[2024-07-24 11:50:16,553] Running step: preprocessing [1/24]
[2024-07-24 11:50:16,811] /home/dais/ioanna/finn/deps/qonnx/src/qonnx/transformation/infer_data_layouts.py:127: UserWarning: Assuming 4D input is NCHW
[2024-07-24 11:50:16,811]   warnings.warn("Assuming 4D input is NCHW")
[2024-07-24 11:50:17,932] Running step: postprocessing [2/24]
[2024-07-24 11:50:18,551] Running step: make_input_channels_last [3/24]
[2024-07-24 11:50:18,578] Running step: step_tidy_up [4/24]
[2024-07-24 11:50:19,231] Running step: name_nodes [5/24]
[2024-07-24 11:50:19,630] Running step: step_qonnx_to_finn [6/24]
[2024-07-24 11:50:20,274] /home/dais/ioanna/finn/deps/qonnx/src/qonnx/transformation/gemm_to_matmul.py:57: UserWarning: The GemmToMatMul transformation only offers explicit support for version 9 of the Gemm node, but the ONNX version of the supplied model is 11. Thus the transformation may fail or return incomplete results.
[2024-07-24 11:50:20,274]   warnings.warn(
[2024-07-24 11:50:22,636] Running step: name_nodes [7/24]
[2024-07-24 11:50:22,848] Running step: streamline_mobilenet [8/24]
[2024-07-24 11:50:23,361] Running step: convert_to_hw_mobilenet [9/24]
[2024-07-24 11:50:24,234] Running step: step_create_dataflow_partition [10/24]
[2024-07-24 11:50:24,288] Running step: step_specialize_layers [11/24]
[2024-07-24 11:50:24,345] Running step: step_apply_folding_config [12/24]
[2024-07-24 11:50:24,368] Running step: step_minimize_bit_width [13/24]
[2024-07-24 11:50:24,402] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_1: INT32 -> INT18
[2024-07-24 11:50:24,402]   warnings.warn(warn_str)
[2024-07-24 11:50:24,452] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_2: INT32 -> INT14
[2024-07-24 11:50:24,453]   warnings.warn(warn_str)
[2024-07-24 11:50:24,503] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_3: INT32 -> INT15
[2024-07-24 11:50:24,503]   warnings.warn(warn_str)
[2024-07-24 11:50:24,556] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_4: INT32 -> INT14
[2024-07-24 11:50:24,556]   warnings.warn(warn_str)
[2024-07-24 11:50:24,607] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_5: INT32 -> INT15
[2024-07-24 11:50:24,607]   warnings.warn(warn_str)
[2024-07-24 11:50:24,660] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_6: INT32 -> INT14
[2024-07-24 11:50:24,660]   warnings.warn(warn_str)
[2024-07-24 11:50:24,711] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_7: INT32 -> INT16
[2024-07-24 11:50:24,711]   warnings.warn(warn_str)
[2024-07-24 11:50:24,763] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_8: INT32 -> INT14
[2024-07-24 11:50:24,763]   warnings.warn(warn_str)
[2024-07-24 11:50:24,815] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_9: INT32 -> INT17
[2024-07-24 11:50:24,815]   warnings.warn(warn_str)
[2024-07-24 11:50:24,868] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_10: INT32 -> INT13
[2024-07-24 11:50:24,868]   warnings.warn(warn_str)
[2024-07-24 11:50:24,922] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_11: INT32 -> INT17
[2024-07-24 11:50:24,922]   warnings.warn(warn_str)
[2024-07-24 11:50:24,975] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_12: INT32 -> INT14
[2024-07-24 11:50:24,975]   warnings.warn(warn_str)
[2024-07-24 11:50:25,029] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_13: INT32 -> INT17
[2024-07-24 11:50:25,029]   warnings.warn(warn_str)
[2024-07-24 11:50:25,085] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_14: INT32 -> INT14
[2024-07-24 11:50:25,085]   warnings.warn(warn_str)
[2024-07-24 11:50:25,142] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_15: INT32 -> INT18
[2024-07-24 11:50:25,142]   warnings.warn(warn_str)
[2024-07-24 11:50:25,199] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_16: INT32 -> INT14
[2024-07-24 11:50:25,199]   warnings.warn(warn_str)
[2024-07-24 11:50:25,256] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_17: INT32 -> INT17
[2024-07-24 11:50:25,257]   warnings.warn(warn_str)
[2024-07-24 11:50:25,312] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_18: INT32 -> INT14
[2024-07-24 11:50:25,312]   warnings.warn(warn_str)
[2024-07-24 11:50:25,370] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_19: INT32 -> INT17
[2024-07-24 11:50:25,371]   warnings.warn(warn_str)
[2024-07-24 11:50:25,427] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_20: INT32 -> INT14
[2024-07-24 11:50:25,427]   warnings.warn(warn_str)
[2024-07-24 11:50:25,484] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_21: INT32 -> INT17
[2024-07-24 11:50:25,484]   warnings.warn(warn_str)
[2024-07-24 11:50:25,540] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_22: INT32 -> INT14
[2024-07-24 11:50:25,540]   warnings.warn(warn_str)
[2024-07-24 11:50:25,597] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_23: INT32 -> INT16
[2024-07-24 11:50:25,597]   warnings.warn(warn_str)
[2024-07-24 11:50:25,653] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_24: INT32 -> INT13
[2024-07-24 11:50:25,653]   warnings.warn(warn_str)
[2024-07-24 11:50:25,712] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_25: INT32 -> INT17
[2024-07-24 11:50:25,712]   warnings.warn(warn_str)
[2024-07-24 11:50:25,772] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_26: INT32 -> INT14
[2024-07-24 11:50:25,772]   warnings.warn(warn_str)
[2024-07-24 11:50:25,841] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/thresholding.py:84: UserWarning: inputDataType changing for Thresholding_rtl_27: INT32 -> INT18
[2024-07-24 11:50:25,841]   warnings.warn(warn_str)
[2024-07-24 11:50:25,968] Running step: step_generate_estimate_reports [14/24]
[2024-07-24 11:50:26,064] Running step: name_nodes [15/24]
[2024-07-24 11:50:26,147] Running step: step_hw_codegen [16/24]
[2024-07-24 11:50:26,148] Optype: Thresholding_rtl Name: Thresholding_rtl_0
[2024-07-24 11:50:26,202] Optype: FMPadding_rtl Name: FMPadding_rtl_0
[2024-07-24 11:50:26,203] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_0
[2024-07-24 11:50:26,204] Optype: MVAU_rtl Name: MVAU_rtl_0
[2024-07-24 11:50:26,227] Optype: Thresholding_rtl Name: Thresholding_rtl_1
[2024-07-24 11:50:26,268] Optype: FMPadding_rtl Name: FMPadding_rtl_1
[2024-07-24 11:50:26,268] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_1
[2024-07-24 11:50:26,269] Optype: VVAU_hls Name: VVAU_hls_0
[2024-07-24 11:50:26,278] Optype: Thresholding_rtl Name: Thresholding_rtl_2
[2024-07-24 11:50:26,359] Optype: MVAU_rtl Name: MVAU_rtl_1
[2024-07-24 11:50:26,395] Optype: Thresholding_rtl Name: Thresholding_rtl_3
[2024-07-24 11:50:26,475] Optype: FMPadding_rtl Name: FMPadding_rtl_2
[2024-07-24 11:50:26,476] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_2
[2024-07-24 11:50:26,477] Optype: VVAU_hls Name: VVAU_hls_1
[2024-07-24 11:50:26,492] Optype: Thresholding_rtl Name: Thresholding_rtl_4
[2024-07-24 11:50:26,573] Optype: MVAU_rtl Name: MVAU_rtl_2
[2024-07-24 11:50:26,715] Optype: Thresholding_rtl Name: Thresholding_rtl_5
[2024-07-24 11:50:26,875] Optype: FMPadding_rtl Name: FMPadding_rtl_3
[2024-07-24 11:50:26,876] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_3
[2024-07-24 11:50:26,877] Optype: VVAU_hls Name: VVAU_hls_2
[2024-07-24 11:50:26,907] Optype: Thresholding_rtl Name: Thresholding_rtl_6
[2024-07-24 11:50:27,067] Optype: MVAU_rtl Name: MVAU_rtl_3
[2024-07-24 11:50:27,277] Optype: Thresholding_rtl Name: Thresholding_rtl_7
[2024-07-24 11:50:27,418] Optype: FMPadding_rtl Name: FMPadding_rtl_4
[2024-07-24 11:50:27,418] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_4
[2024-07-24 11:50:27,419] Optype: VVAU_hls Name: VVAU_hls_3
[2024-07-24 11:50:27,450] Optype: Thresholding_rtl Name: Thresholding_rtl_8
[2024-07-24 11:50:27,609] Optype: MVAU_rtl Name: MVAU_rtl_4
[2024-07-24 11:50:28,182] Optype: Thresholding_rtl Name: Thresholding_rtl_9
[2024-07-24 11:50:28,503] Optype: FMPadding_rtl Name: FMPadding_rtl_5
[2024-07-24 11:50:28,503] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_5
[2024-07-24 11:50:28,504] Optype: VVAU_hls Name: VVAU_hls_4
[2024-07-24 11:50:28,564] Optype: Thresholding_rtl Name: Thresholding_rtl_10
[2024-07-24 11:50:28,881] Optype: MVAU_rtl Name: MVAU_rtl_5
[2024-07-24 11:50:29,761] Optype: Thresholding_rtl Name: Thresholding_rtl_11
[2024-07-24 11:50:30,105] Optype: FMPadding_rtl Name: FMPadding_rtl_6
[2024-07-24 11:50:30,106] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_6
[2024-07-24 11:50:30,107] Optype: VVAU_hls Name: VVAU_hls_5
[2024-07-24 11:50:30,166] Optype: Thresholding_rtl Name: Thresholding_rtl_12
[2024-07-24 11:50:30,484] Optype: MVAU_rtl Name: MVAU_rtl_6
[2024-07-24 11:50:32,776] Optype: Thresholding_rtl Name: Thresholding_rtl_13
[2024-07-24 11:50:33,419] Optype: FMPadding_rtl Name: FMPadding_rtl_7
[2024-07-24 11:50:33,420] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_7
[2024-07-24 11:50:33,420] Optype: VVAU_hls Name: VVAU_hls_6
[2024-07-24 11:50:33,541] Optype: Thresholding_rtl Name: Thresholding_rtl_14
[2024-07-24 11:50:34,178] Optype: MVAU_rtl Name: MVAU_rtl_7
[2024-07-24 11:50:37,614] Optype: Thresholding_rtl Name: Thresholding_rtl_15
[2024-07-24 11:50:38,257] Optype: FMPadding_rtl Name: FMPadding_rtl_8
[2024-07-24 11:50:38,257] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_8
[2024-07-24 11:50:38,258] Optype: VVAU_hls Name: VVAU_hls_7
[2024-07-24 11:50:38,378] Optype: Thresholding_rtl Name: Thresholding_rtl_16
[2024-07-24 11:50:39,016] Optype: MVAU_rtl Name: MVAU_rtl_8
[2024-07-24 11:50:42,435] Optype: Thresholding_rtl Name: Thresholding_rtl_17
[2024-07-24 11:50:43,079] Optype: FMPadding_rtl Name: FMPadding_rtl_9
[2024-07-24 11:50:43,080] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_9
[2024-07-24 11:50:43,080] Optype: VVAU_hls Name: VVAU_hls_8
[2024-07-24 11:50:43,198] Optype: Thresholding_rtl Name: Thresholding_rtl_18
[2024-07-24 11:50:43,835] Optype: MVAU_rtl Name: MVAU_rtl_9
[2024-07-24 11:50:47,196] Optype: Thresholding_rtl Name: Thresholding_rtl_19
[2024-07-24 11:50:47,842] Optype: FMPadding_rtl Name: FMPadding_rtl_10
[2024-07-24 11:50:47,842] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_10
[2024-07-24 11:50:47,843] Optype: VVAU_hls Name: VVAU_hls_9
[2024-07-24 11:50:47,962] Optype: Thresholding_rtl Name: Thresholding_rtl_20
[2024-07-24 11:50:48,601] Optype: MVAU_rtl Name: MVAU_rtl_10
[2024-07-24 11:50:51,951] Optype: Thresholding_rtl Name: Thresholding_rtl_21
[2024-07-24 11:50:52,596] Optype: FMPadding_rtl Name: FMPadding_rtl_11
[2024-07-24 11:50:52,597] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_11
[2024-07-24 11:50:52,598] Optype: VVAU_hls Name: VVAU_hls_10
[2024-07-24 11:50:52,719] Optype: Thresholding_rtl Name: Thresholding_rtl_22
[2024-07-24 11:50:53,359] Optype: MVAU_rtl Name: MVAU_rtl_11
[2024-07-24 11:50:56,769] Optype: Thresholding_rtl Name: Thresholding_rtl_23
[2024-07-24 11:50:57,330] Optype: FMPadding_rtl Name: FMPadding_rtl_12
[2024-07-24 11:50:57,331] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_12
[2024-07-24 11:50:57,332] Optype: VVAU_hls Name: VVAU_hls_11
[2024-07-24 11:50:57,451] Optype: Thresholding_rtl Name: Thresholding_rtl_24
[2024-07-24 11:50:58,089] Optype: MVAU_rtl Name: MVAU_rtl_12
[2024-07-24 11:51:07,378] Optype: Thresholding_rtl Name: Thresholding_rtl_25
[2024-07-24 11:51:08,667] Optype: FMPadding_rtl Name: FMPadding_rtl_13
[2024-07-24 11:51:08,667] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_13
[2024-07-24 11:51:08,668] Optype: VVAU_hls Name: VVAU_hls_12
[2024-07-24 11:51:08,924] Optype: Thresholding_rtl Name: Thresholding_rtl_26
[2024-07-24 11:51:10,239] Optype: MVAU_rtl Name: MVAU_rtl_13
[2024-07-24 11:51:23,737] Optype: Thresholding_rtl Name: Thresholding_rtl_27
[2024-07-24 11:51:25,023] Optype: GlobalAccPool_hls Name: GlobalAccPool_hls_0
[2024-07-24 11:51:25,023] Optype: Thresholding_rtl Name: Thresholding_rtl_28
[2024-07-24 11:51:26,261] Optype: MVAU_hls Name: MVAU_hls_0
[2024-07-24 11:51:26,582] Optype: LabelSelect_hls Name: LabelSelect_hls_0
[2024-07-24 11:51:26,596] Running step: step_hw_ipgen [17/24]
[2024-07-24 11:55:08,851] Running step: step_set_fifo_depths [18/24]
[2024-07-24 11:55:09,209] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_0
[2024-07-24 11:55:09,209] Optype: Thresholding_rtl Name: Thresholding_rtl_0
[2024-07-24 11:55:09,210] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2024-07-24 11:55:09,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,210] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_1
[2024-07-24 11:55:09,210] Optype: FMPadding_rtl Name: FMPadding_rtl_0
[2024-07-24 11:55:09,210] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_0
[2024-07-24 11:55:09,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,210] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_2
[2024-07-24 11:55:09,210] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_0
[2024-07-24 11:55:09,210] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2024-07-24 11:55:09,210]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,210] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_3
[2024-07-24 11:55:09,211] Optype: MVAU_rtl Name: MVAU_rtl_0
[2024-07-24 11:55:09,211] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_0
[2024-07-24 11:55:09,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,211] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_4
[2024-07-24 11:55:09,211] Optype: Thresholding_rtl Name: Thresholding_rtl_1
[2024-07-24 11:55:09,211] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_1
[2024-07-24 11:55:09,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,211] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_5
[2024-07-24 11:55:09,211] Optype: FMPadding_rtl Name: FMPadding_rtl_1
[2024-07-24 11:55:09,211] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_1
[2024-07-24 11:55:09,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,211] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_6
[2024-07-24 11:55:09,211] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_1
[2024-07-24 11:55:09,211] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2024-07-24 11:55:09,211]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,211] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_7
[2024-07-24 11:55:09,212] Optype: VVAU_hls Name: VVAU_hls_0
[2024-07-24 11:55:09,212] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_0
[2024-07-24 11:55:09,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,212] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_8
[2024-07-24 11:55:09,212] Optype: Thresholding_rtl Name: Thresholding_rtl_2
[2024-07-24 11:55:09,212] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_2
[2024-07-24 11:55:09,212]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,212] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_9
[2024-07-24 11:55:09,212] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_0
[2024-07-24 11:55:09,212] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_10
[2024-07-24 11:55:09,213] Optype: MVAU_rtl Name: MVAU_rtl_1
[2024-07-24 11:55:09,213] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_1
[2024-07-24 11:55:09,213]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,213] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_11
[2024-07-24 11:55:09,213] Optype: Thresholding_rtl Name: Thresholding_rtl_3
[2024-07-24 11:55:09,213] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_3
[2024-07-24 11:55:09,213]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,213] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_12
[2024-07-24 11:55:09,213] Optype: FMPadding_rtl Name: FMPadding_rtl_2
[2024-07-24 11:55:09,213] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_2
[2024-07-24 11:55:09,213]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,213] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_13
[2024-07-24 11:55:09,214] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_2
[2024-07-24 11:55:09,214] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2024-07-24 11:55:09,214]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,214] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_14
[2024-07-24 11:55:09,214] Optype: VVAU_hls Name: VVAU_hls_1
[2024-07-24 11:55:09,214] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_1
[2024-07-24 11:55:09,214]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,214] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_15
[2024-07-24 11:55:09,214] Optype: Thresholding_rtl Name: Thresholding_rtl_4
[2024-07-24 11:55:09,214] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_4
[2024-07-24 11:55:09,214]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,214] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_16
[2024-07-24 11:55:09,214] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_1
[2024-07-24 11:55:09,215] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_17
[2024-07-24 11:55:09,215] Optype: MVAU_rtl Name: MVAU_rtl_2
[2024-07-24 11:55:09,215] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_2
[2024-07-24 11:55:09,215]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,215] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_18
[2024-07-24 11:55:09,215] Optype: Thresholding_rtl Name: Thresholding_rtl_5
[2024-07-24 11:55:09,215] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_5
[2024-07-24 11:55:09,215]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,215] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_19
[2024-07-24 11:55:09,215] Optype: FMPadding_rtl Name: FMPadding_rtl_3
[2024-07-24 11:55:09,216] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_3
[2024-07-24 11:55:09,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,216] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20
[2024-07-24 11:55:09,216] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_3
[2024-07-24 11:55:09,216] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_3
[2024-07-24 11:55:09,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,216] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_21
[2024-07-24 11:55:09,216] Optype: VVAU_hls Name: VVAU_hls_2
[2024-07-24 11:55:09,216] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_2
[2024-07-24 11:55:09,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,216] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_22
[2024-07-24 11:55:09,216] Optype: Thresholding_rtl Name: Thresholding_rtl_6
[2024-07-24 11:55:09,216] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_6
[2024-07-24 11:55:09,216]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,216] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_23
[2024-07-24 11:55:09,217] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_2
[2024-07-24 11:55:09,217] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_24
[2024-07-24 11:55:09,217] Optype: MVAU_rtl Name: MVAU_rtl_3
[2024-07-24 11:55:09,217] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_3
[2024-07-24 11:55:09,217]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,217] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_25
[2024-07-24 11:55:09,217] Optype: Thresholding_rtl Name: Thresholding_rtl_7
[2024-07-24 11:55:09,217] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_7
[2024-07-24 11:55:09,217]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,217] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_26
[2024-07-24 11:55:09,218] Optype: FMPadding_rtl Name: FMPadding_rtl_4
[2024-07-24 11:55:09,218] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_4
[2024-07-24 11:55:09,218]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,218] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_27
[2024-07-24 11:55:09,218] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_4
[2024-07-24 11:55:09,218] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_4
[2024-07-24 11:55:09,218]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,218] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_28
[2024-07-24 11:55:09,218] Optype: VVAU_hls Name: VVAU_hls_3
[2024-07-24 11:55:09,218] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_3
[2024-07-24 11:55:09,218]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,218] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_29
[2024-07-24 11:55:09,218] Optype: Thresholding_rtl Name: Thresholding_rtl_8
[2024-07-24 11:55:09,219] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_8
[2024-07-24 11:55:09,219]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,219] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_30
[2024-07-24 11:55:09,219] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_3
[2024-07-24 11:55:09,219] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_31
[2024-07-24 11:55:09,219] Optype: MVAU_rtl Name: MVAU_rtl_4
[2024-07-24 11:55:09,219] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_4
[2024-07-24 11:55:09,219]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,219] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_32
[2024-07-24 11:55:09,219] Optype: Thresholding_rtl Name: Thresholding_rtl_9
[2024-07-24 11:55:09,219] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_9
[2024-07-24 11:55:09,220]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,220] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_33
[2024-07-24 11:55:09,220] Optype: FMPadding_rtl Name: FMPadding_rtl_5
[2024-07-24 11:55:09,220] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_5
[2024-07-24 11:55:09,220]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,220] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_34
[2024-07-24 11:55:09,220] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_5
[2024-07-24 11:55:09,220] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_5
[2024-07-24 11:55:09,220]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,220] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_35
[2024-07-24 11:55:09,220] Optype: VVAU_hls Name: VVAU_hls_4
[2024-07-24 11:55:09,220] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_4
[2024-07-24 11:55:09,220]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,220] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_36
[2024-07-24 11:55:09,221] Optype: Thresholding_rtl Name: Thresholding_rtl_10
[2024-07-24 11:55:09,221] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_10
[2024-07-24 11:55:09,221]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,221] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_37
[2024-07-24 11:55:09,221] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_4
[2024-07-24 11:55:09,221] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_38
[2024-07-24 11:55:09,221] Optype: MVAU_rtl Name: MVAU_rtl_5
[2024-07-24 11:55:09,221] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_5
[2024-07-24 11:55:09,221]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,221] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_39
[2024-07-24 11:55:09,222] Optype: Thresholding_rtl Name: Thresholding_rtl_11
[2024-07-24 11:55:09,222] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_11
[2024-07-24 11:55:09,222]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,222] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_40
[2024-07-24 11:55:09,222] Optype: FMPadding_rtl Name: FMPadding_rtl_6
[2024-07-24 11:55:09,222] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_6
[2024-07-24 11:55:09,222]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,222] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_41
[2024-07-24 11:55:09,222] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_6
[2024-07-24 11:55:09,222] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_6
[2024-07-24 11:55:09,222]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,222] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_42
[2024-07-24 11:55:09,222] Optype: VVAU_hls Name: VVAU_hls_5
[2024-07-24 11:55:09,223] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_5
[2024-07-24 11:55:09,223]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,223] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_43
[2024-07-24 11:55:09,223] Optype: Thresholding_rtl Name: Thresholding_rtl_12
[2024-07-24 11:55:09,223] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_12
[2024-07-24 11:55:09,223]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,223] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_44
[2024-07-24 11:55:09,223] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_5
[2024-07-24 11:55:09,223] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_45
[2024-07-24 11:55:09,223] Optype: MVAU_rtl Name: MVAU_rtl_6
[2024-07-24 11:55:09,224] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_6
[2024-07-24 11:55:09,224]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,224] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_46
[2024-07-24 11:55:09,224] Optype: Thresholding_rtl Name: Thresholding_rtl_13
[2024-07-24 11:55:09,224] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_13
[2024-07-24 11:55:09,224]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,224] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_47
[2024-07-24 11:55:09,224] Optype: FMPadding_rtl Name: FMPadding_rtl_7
[2024-07-24 11:55:09,224] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_7
[2024-07-24 11:55:09,224]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,224] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_48
[2024-07-24 11:55:09,224] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_7
[2024-07-24 11:55:09,224] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_7
[2024-07-24 11:55:09,224]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,224] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_49
[2024-07-24 11:55:09,225] Optype: VVAU_hls Name: VVAU_hls_6
[2024-07-24 11:55:09,225] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_6
[2024-07-24 11:55:09,225]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,225] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_50
[2024-07-24 11:55:09,225] Optype: Thresholding_rtl Name: Thresholding_rtl_14
[2024-07-24 11:55:09,225] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_14
[2024-07-24 11:55:09,225]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,225] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_51
[2024-07-24 11:55:09,225] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_6
[2024-07-24 11:55:09,225] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_52
[2024-07-24 11:55:09,226] Optype: MVAU_rtl Name: MVAU_rtl_7
[2024-07-24 11:55:09,226] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_7
[2024-07-24 11:55:09,226]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,226] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_53
[2024-07-24 11:55:09,226] Optype: Thresholding_rtl Name: Thresholding_rtl_15
[2024-07-24 11:55:09,226] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_15
[2024-07-24 11:55:09,226]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,226] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_54
[2024-07-24 11:55:09,226] Optype: FMPadding_rtl Name: FMPadding_rtl_8
[2024-07-24 11:55:09,226] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_8
[2024-07-24 11:55:09,226]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,226] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_55
[2024-07-24 11:55:09,227] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_8
[2024-07-24 11:55:09,227] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_8
[2024-07-24 11:55:09,227]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,227] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_56
[2024-07-24 11:55:09,227] Optype: VVAU_hls Name: VVAU_hls_7
[2024-07-24 11:55:09,227] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_7
[2024-07-24 11:55:09,227]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,227] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_57
[2024-07-24 11:55:09,227] Optype: Thresholding_rtl Name: Thresholding_rtl_16
[2024-07-24 11:55:09,227] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_16
[2024-07-24 11:55:09,227]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,227] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_58
[2024-07-24 11:55:09,227] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_7
[2024-07-24 11:55:09,228] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_59
[2024-07-24 11:55:09,228] Optype: MVAU_rtl Name: MVAU_rtl_8
[2024-07-24 11:55:09,228] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_8
[2024-07-24 11:55:09,228]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,228] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_60
[2024-07-24 11:55:09,228] Optype: Thresholding_rtl Name: Thresholding_rtl_17
[2024-07-24 11:55:09,228] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_17
[2024-07-24 11:55:09,228]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,228] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_61
[2024-07-24 11:55:09,228] Optype: FMPadding_rtl Name: FMPadding_rtl_9
[2024-07-24 11:55:09,228] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_9
[2024-07-24 11:55:09,228]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,228] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_62
[2024-07-24 11:55:09,229] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_9
[2024-07-24 11:55:09,229] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_9
[2024-07-24 11:55:09,229]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,229] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_63
[2024-07-24 11:55:09,229] Optype: VVAU_hls Name: VVAU_hls_8
[2024-07-24 11:55:09,229] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_8
[2024-07-24 11:55:09,229]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,229] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_64
[2024-07-24 11:55:09,229] Optype: Thresholding_rtl Name: Thresholding_rtl_18
[2024-07-24 11:55:09,229] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_18
[2024-07-24 11:55:09,229]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,229] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_65
[2024-07-24 11:55:09,230] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_8
[2024-07-24 11:55:09,230] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_66
[2024-07-24 11:55:09,230] Optype: MVAU_rtl Name: MVAU_rtl_9
[2024-07-24 11:55:09,230] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_9
[2024-07-24 11:55:09,230]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,230] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_67
[2024-07-24 11:55:09,230] Optype: Thresholding_rtl Name: Thresholding_rtl_19
[2024-07-24 11:55:09,230] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_19
[2024-07-24 11:55:09,230]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,230] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_68
[2024-07-24 11:55:09,231] Optype: FMPadding_rtl Name: FMPadding_rtl_10
[2024-07-24 11:55:09,231] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_10
[2024-07-24 11:55:09,231]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,231] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_69
[2024-07-24 11:55:09,231] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_10
[2024-07-24 11:55:09,231] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_10
[2024-07-24 11:55:09,231]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,231] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_70
[2024-07-24 11:55:09,231] Optype: VVAU_hls Name: VVAU_hls_9
[2024-07-24 11:55:09,231] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_9
[2024-07-24 11:55:09,231]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,231] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_71
[2024-07-24 11:55:09,231] Optype: Thresholding_rtl Name: Thresholding_rtl_20
[2024-07-24 11:55:09,231] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_20
[2024-07-24 11:55:09,231]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,231] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_72
[2024-07-24 11:55:09,232] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_9
[2024-07-24 11:55:09,232] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_73
[2024-07-24 11:55:09,232] Optype: MVAU_rtl Name: MVAU_rtl_10
[2024-07-24 11:55:09,232] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_10
[2024-07-24 11:55:09,232]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,232] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_74
[2024-07-24 11:55:09,232] Optype: Thresholding_rtl Name: Thresholding_rtl_21
[2024-07-24 11:55:09,232] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_21
[2024-07-24 11:55:09,232]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,232] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_75
[2024-07-24 11:55:09,233] Optype: FMPadding_rtl Name: FMPadding_rtl_11
[2024-07-24 11:55:09,233] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_11
[2024-07-24 11:55:09,233]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,233] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_76
[2024-07-24 11:55:09,233] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_11
[2024-07-24 11:55:09,233] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_11
[2024-07-24 11:55:09,233]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,233] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_77
[2024-07-24 11:55:09,233] Optype: VVAU_hls Name: VVAU_hls_10
[2024-07-24 11:55:09,233] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_10
[2024-07-24 11:55:09,233]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,233] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_78
[2024-07-24 11:55:09,234] Optype: Thresholding_rtl Name: Thresholding_rtl_22
[2024-07-24 11:55:09,234] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_22
[2024-07-24 11:55:09,234]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,234] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_79
[2024-07-24 11:55:09,234] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_10
[2024-07-24 11:55:09,234] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_80
[2024-07-24 11:55:09,234] Optype: MVAU_rtl Name: MVAU_rtl_11
[2024-07-24 11:55:09,234] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_11
[2024-07-24 11:55:09,234]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,234] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_81
[2024-07-24 11:55:09,235] Optype: Thresholding_rtl Name: Thresholding_rtl_23
[2024-07-24 11:55:09,235] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_23
[2024-07-24 11:55:09,235]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,235] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_82
[2024-07-24 11:55:09,235] Optype: FMPadding_rtl Name: FMPadding_rtl_12
[2024-07-24 11:55:09,235] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_12
[2024-07-24 11:55:09,235]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,235] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_83
[2024-07-24 11:55:09,235] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_12
[2024-07-24 11:55:09,235] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_12
[2024-07-24 11:55:09,235]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,235] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_84
[2024-07-24 11:55:09,235] Optype: VVAU_hls Name: VVAU_hls_11
[2024-07-24 11:55:09,235] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_11
[2024-07-24 11:55:09,235]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,236] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_85
[2024-07-24 11:55:09,236] Optype: Thresholding_rtl Name: Thresholding_rtl_24
[2024-07-24 11:55:09,236] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_24
[2024-07-24 11:55:09,236]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,236] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_86
[2024-07-24 11:55:09,236] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_11
[2024-07-24 11:55:09,236] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_87
[2024-07-24 11:55:09,236] Optype: MVAU_rtl Name: MVAU_rtl_12
[2024-07-24 11:55:09,237] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_12
[2024-07-24 11:55:09,237]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,237] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_88
[2024-07-24 11:55:09,237] Optype: Thresholding_rtl Name: Thresholding_rtl_25
[2024-07-24 11:55:09,237] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_25
[2024-07-24 11:55:09,237]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,237] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_89
[2024-07-24 11:55:09,237] Optype: FMPadding_rtl Name: FMPadding_rtl_13
[2024-07-24 11:55:09,237] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_13
[2024-07-24 11:55:09,237]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,237] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90
[2024-07-24 11:55:09,237] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_13
[2024-07-24 11:55:09,237] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_13
[2024-07-24 11:55:09,237]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,237] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_91
[2024-07-24 11:55:09,238] Optype: VVAU_hls Name: VVAU_hls_12
[2024-07-24 11:55:09,238] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_12
[2024-07-24 11:55:09,238]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,238] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_92
[2024-07-24 11:55:09,238] Optype: Thresholding_rtl Name: Thresholding_rtl_26
[2024-07-24 11:55:09,238] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_26
[2024-07-24 11:55:09,238]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,238] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_93
[2024-07-24 11:55:09,238] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_12
[2024-07-24 11:55:09,238] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_94
[2024-07-24 11:55:09,239] Optype: MVAU_rtl Name: MVAU_rtl_13
[2024-07-24 11:55:09,239] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_13
[2024-07-24 11:55:09,239]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,239] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_95
[2024-07-24 11:55:09,239] Optype: Thresholding_rtl Name: Thresholding_rtl_27
[2024-07-24 11:55:09,239] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_27
[2024-07-24 11:55:09,239]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,239] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_96
[2024-07-24 11:55:09,239] Optype: GlobalAccPool_hls Name: GlobalAccPool_hls_0
[2024-07-24 11:55:09,239] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for GlobalAccPool_hls_0
[2024-07-24 11:55:09,239]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,239] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_97
[2024-07-24 11:55:09,239] Optype: Thresholding_rtl Name: Thresholding_rtl_28
[2024-07-24 11:55:09,239] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_28
[2024-07-24 11:55:09,239]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,239] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_98
[2024-07-24 11:55:09,240] Optype: MVAU_hls Name: MVAU_hls_0
[2024-07-24 11:55:09,240] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_hls_0
[2024-07-24 11:55:09,240]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,240] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_99
[2024-07-24 11:55:09,240] Optype: LabelSelect_hls Name: LabelSelect_hls_0
[2024-07-24 11:55:09,240] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for LabelSelect_hls_0
[2024-07-24 11:55:09,240]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 11:55:09,240] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_100
[2024-07-24 11:55:09,353] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0
[2024-07-24 11:55:09,353]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:09,421] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2024-07-24 11:55:09,422]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:09,481] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for GlobalAccPool_hls_0
[2024-07-24 11:55:09,481]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:09,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_12
[2024-07-24 11:55:09,653]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:09,882] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_11
[2024-07-24 11:55:09,883]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:10,117] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_10
[2024-07-24 11:55:10,117]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:10,356] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_9
[2024-07-24 11:55:10,356]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:10,605] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_8
[2024-07-24 11:55:10,605]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:10,843] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_7
[2024-07-24 11:55:10,843]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:11,075] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_6
[2024-07-24 11:55:11,075]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:11,314] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_5
[2024-07-24 11:55:11,314]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:11,552] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_4
[2024-07-24 11:55:11,552]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:11,785] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_3
[2024-07-24 11:55:11,785]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:12,028] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_2
[2024-07-24 11:55:12,028]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:12,263] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_1
[2024-07-24 11:55:12,263]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:55:12,494] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_0
[2024-07-24 11:55:12,494]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 11:59:46,548] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3318:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,548]  3318 | module fmpadding #(
[2024-07-24 11:59:46,548]       |        ^~~~~~~~~
[2024-07-24 11:59:46,548]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,548]  2094 | module fmpadding #(
[2024-07-24 11:59:46,548]       |        ^~~~~~~~~
[2024-07-24 11:59:46,548]                  ... For warning description see https://verilator.org/warn/MODDUP?v=4.224
[2024-07-24 11:59:46,549]                  ... Use "/* verilator lint_off MODDUP */" and lint_on around source to disable this message.
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4703:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549]  4703 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:5039:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,549]  5039 | module dwc_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:5426:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,549]  5426 | module fmpadding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  2094 | module fmpadding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:6092:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,549]  6092 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:6440:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549]  6440 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:7384:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,549]  7384 | module fmpadding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  2094 | module fmpadding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8642:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549]  8642 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:9307:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549]  9307 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:9523:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,549]  9523 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3912 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10002:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,549] 10002 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11656:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,549] 11656 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3912 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12122:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 12122 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13378:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,549] 13378 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13536:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549] 13536 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13772:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 13772 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:14302:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 14302 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:14963:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549] 14963 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:16246:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 16246 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17849:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 17849 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19336:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,549] 19336 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3912 | module dwc #(
[2024-07-24 11:59:46,549]       |        ^~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19495:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549] 19495 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:21346:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,549] 21346 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,549]  3651 | module axi4lite_if
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:21582:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,549] 21582 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,549]   979 | module thresholding #(
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,549] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:21938:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,549] 21938 | module swg_controller
[2024-07-24 11:59:46,549]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,549]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12725 | module swg_controller
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22053:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,550] 22053 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22080:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,550] 22080 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22109:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,550] 22109 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22418:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,550] 22418 | module dwc #(
[2024-07-24 11:59:46,550]       |        ^~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3912 | module dwc #(
[2024-07-24 11:59:46,550]       |        ^~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:23064:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,550] 23064 | module thresholding #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,550]   979 | module thresholding #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:23729:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,550] 23729 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3651 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24401:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,550] 24401 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3651 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24669:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,550] 24669 | module thresholding_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46269:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,550] 46269 | module swg_controller
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12725 | module swg_controller
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46384:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,550] 46384 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46411:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,550] 46411 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46440:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,550] 46440 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47188:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,550] 47188 | module axi2we #(
[2024-07-24 11:59:46,550]       |        ^~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 20076 | module axi2we #(
[2024-07-24 11:59:46,550]       |        ^~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47512:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,550] 47512 | module fmpadding #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  2094 | module fmpadding #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:48030:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,550] 48030 | module thresholding_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:48312:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,550] 48312 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3651 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:48573:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,550] 48573 | module dwc_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49074:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,550] 49074 | module dwc_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50071:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,550] 50071 | module swg_controller
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12725 | module swg_controller
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50186:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,550] 50186 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50213:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,550] 50213 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50242:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,550] 50242 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,550] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51338:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,550] 51338 | module dwc #(
[2024-07-24 11:59:46,550]       |        ^~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3912 | module dwc #(
[2024-07-24 11:59:46,550]       |        ^~~
[2024-07-24 11:59:46,550] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52829:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,550] 52829 | module axi4lite_if
[2024-07-24 11:59:46,550]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,550]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,550]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53045:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,551] 53045 | module swg_controller
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 12725 | module swg_controller
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53160:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,551] 53160 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53187:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,551] 53187 | module swg_reg_buffer
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53216:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,551] 53216 | module swg_ram_buffer
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54618:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,551] 54618 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55450:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,551] 55450 | module fmpadding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56011:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,551] 56011 | module thresholding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,551]   979 | module thresholding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:57365:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,551] 57365 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:57532:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,551] 57532 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:58553:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,551] 58553 | module thresholding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,551]   979 | module thresholding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:60346:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,551] 60346 | module axi2we #(
[2024-07-24 11:59:46,551]       |        ^~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 20076 | module axi2we #(
[2024-07-24 11:59:46,551]       |        ^~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:60471:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,551] 60471 | module fmpadding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  2094 | module fmpadding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:60695:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,551] 60695 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:60918:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,551] 60918 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:62239:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,551] 62239 | module axi2we #(
[2024-07-24 11:59:46,551]       |        ^~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 20076 | module axi2we #(
[2024-07-24 11:59:46,551]       |        ^~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:64786:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,551] 64786 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66259:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,551] 66259 | module fmpadding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  2094 | module fmpadding #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68505:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,551] 68505 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68618:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,551] 68618 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:69163:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,551] 69163 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:70420:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,551] 70420 | module fmpadding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,551] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:71728:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,551] 71728 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:71996:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,551] 71996 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,551] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:73705:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,551] 73705 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,551]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,551]  3651 | module axi4lite_if
[2024-07-24 11:59:46,551]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:74074:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,552] 74074 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3651 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75581:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,552] 75581 | module fmpadding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76063:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,552] 76063 | module fmpadding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  2094 | module fmpadding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:78426:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,552] 78426 | module swg_controller
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 12725 | module swg_controller
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:78541:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,552] 78541 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:78568:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,552] 78568 | module swg_reg_buffer
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:78597:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,552] 78597 | module swg_ram_buffer
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79571:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,552] 79571 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 20076 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80072:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,552] 80072 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:81015:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,552] 81015 | module dwc #(
[2024-07-24 11:59:46,552]       |        ^~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3912 | module dwc #(
[2024-07-24 11:59:46,552]       |        ^~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:82968:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,552] 82968 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84361:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,552] 84361 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 20076 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84695:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,552] 84695 | module dwc_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:85275:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,552] 85275 | module dwc #(
[2024-07-24 11:59:46,552]       |        ^~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3912 | module dwc #(
[2024-07-24 11:59:46,552]       |        ^~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:85434:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,552] 85434 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3651 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:86272:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,552] 86272 | module dwc_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87739:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,552] 87739 | module fmpadding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  2094 | module fmpadding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87963:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,552] 87963 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3651 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:88674:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,552] 88674 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:89398:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,552] 89398 | module thresholding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,552]   979 | module thresholding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90121:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,552] 90121 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,552] 20076 | module axi2we #(
[2024-07-24 11:59:46,552]       |        ^~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:98168:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,552] 98168 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:100293:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,552] 100293 | module axi4lite_if
[2024-07-24 11:59:46,552]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,552]  3651 | module axi4lite_if
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:100854:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,552] 100854 | module thresholding #(
[2024-07-24 11:59:46,552]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,552]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,552]   979 | module thresholding #(
[2024-07-24 11:59:46,552]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,552] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:101601:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,553] 101601 | module axi2we #(
[2024-07-24 11:59:46,553]        |        ^~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20076 | module axi2we #(
[2024-07-24 11:59:46,553]       |        ^~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103209:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,553] 103209 | module thresholding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,553]   979 | module thresholding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103572:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 103572 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105241:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,553] 105241 | module dwc_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105374:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,553] 105374 | module thresholding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,553]   979 | module thresholding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:107707:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,553] 107707 | module thresholding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,553]   979 | module thresholding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:108064:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,553] 108064 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:108974:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,553] 108974 | module axi4lite_if
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  3651 | module axi4lite_if
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:109332:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 109332 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:109493:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,553] 109493 | module axi2we #(
[2024-07-24 11:59:46,553]        |        ^~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20076 | module axi2we #(
[2024-07-24 11:59:46,553]       |        ^~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:110670:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,553] 110670 | module thresholding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,553]   979 | module thresholding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:111027:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,553] 111027 | module axi2we #(
[2024-07-24 11:59:46,553]        |        ^~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20076 | module axi2we #(
[2024-07-24 11:59:46,553]       |        ^~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:112210:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,553] 112210 | module axi4lite_if
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  3651 | module axi4lite_if
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:112805:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,553] 112805 | module thresholding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,553]   979 | module thresholding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:113161:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,553] 113161 | module dwc #(
[2024-07-24 11:59:46,553]        |        ^~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  3912 | module dwc #(
[2024-07-24 11:59:46,553]       |        ^~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:113640:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 113640 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:113955:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,553] 113955 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114153:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,553] 114153 | module axi4lite_if
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  3651 | module axi4lite_if
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:115174:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,553] 115174 | module axi2we #(
[2024-07-24 11:59:46,553]        |        ^~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20076 | module axi2we #(
[2024-07-24 11:59:46,553]       |        ^~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:115650:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,553] 115650 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:116292:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 116292 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:116991:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 116991 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:118110:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,553] 118110 | module thresholding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:118833:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,553] 118833 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,553] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124698:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,553] 124698 | module fmpadding #(
[2024-07-24 11:59:46,553]        |        ^~~~~~~~~
[2024-07-24 11:59:46,553]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,553]  2094 | module fmpadding #(
[2024-07-24 11:59:46,553]       |        ^~~~~~~~~
[2024-07-24 11:59:46,553] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125921:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,554] 125921 | module dwc_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:126009:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,554] 126009 | module thresholding #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,554]   979 | module thresholding #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:126779:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,554] 126779 | module fmpadding_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:127509:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,554] 127509 | module thresholding #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,554]   979 | module thresholding #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:128918:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,554] 128918 | module fmpadding_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:129749:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,554] 129749 | module dwc_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130886:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,554] 130886 | module thresholding_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131066:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,554] 131066 | module thresholding #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,554]   979 | module thresholding #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:133081:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,554] 133081 | module swg_controller
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12725 | module swg_controller
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:133196:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,554] 133196 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:133223:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,554] 133223 | module swg_reg_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:133252:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,554] 133252 | module swg_ram_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:133529:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,554] 133529 | module axi4lite_if
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  3651 | module axi4lite_if
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:134440:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,554] 134440 | module fmpadding #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  2094 | module fmpadding #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135354:8: Duplicate declaration of module: 'dwc_axi'
[2024-07-24 11:59:46,554] 135354 | module dwc_axi #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1674:8: ... Location of original declaration
[2024-07-24 11:59:46,554]  1674 | module dwc_axi #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135423:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,554] 135423 | module axi2we #(
[2024-07-24 11:59:46,554]        |        ^~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 20076 | module axi2we #(
[2024-07-24 11:59:46,554]       |        ^~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135637:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,554] 135637 | module swg_controller
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12725 | module swg_controller
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135752:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,554] 135752 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135779:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,554] 135779 | module swg_reg_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135808:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,554] 135808 | module swg_ram_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135963:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,554] 135963 | module swg_controller
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12725 | module swg_controller
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:136078:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,554] 136078 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:136105:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,554] 136105 | module swg_reg_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:136134:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,554] 136134 | module swg_ram_buffer
[2024-07-24 11:59:46,554]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,554]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:136215:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,554] 136215 | module axi2we #(
[2024-07-24 11:59:46,554]        |        ^~~~~~
[2024-07-24 11:59:46,554]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,554] 20076 | module axi2we #(
[2024-07-24 11:59:46,554]       |        ^~~~~~
[2024-07-24 11:59:46,554] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:136359:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,554] 136359 | module thresholding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,555]   979 | module thresholding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137595:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,555] 137595 | module thresholding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,555]   979 | module thresholding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141038:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,555] 141038 | module fmpadding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  2094 | module fmpadding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143346:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,555] 143346 | module fmpadding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  2094 | module fmpadding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143902:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,555] 143902 | module thresholding_axi #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:145136:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,555] 145136 | module thresholding_axi #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:147289:8: Duplicate declaration of module: 'fmpadding'
[2024-07-24 11:59:46,555] 147289 | module fmpadding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2094:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  2094 | module fmpadding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:151392:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,555] 151392 | module fmpadding_axi #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:151524:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,555] 151524 | module thresholding_axi #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:151682:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,555] 151682 | module axi4lite_if
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  3651 | module axi4lite_if
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153057:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,555] 153057 | module dwc #(
[2024-07-24 11:59:46,555]        |        ^~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  3912 | module dwc #(
[2024-07-24 11:59:46,555]       |        ^~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153419:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,555] 153419 | module thresholding_axi #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153674:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,555] 153674 | module thresholding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,555]   979 | module thresholding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:154834:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,555] 154834 | module axi4lite_if
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  3651 | module axi4lite_if
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156701:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,555] 156701 | module axi4lite_if
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  3651 | module axi4lite_if
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:158239:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,555] 158239 | module thresholding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,555]   979 | module thresholding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:160681:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,555] 160681 | module swg_controller
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12725 | module swg_controller
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:160796:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,555] 160796 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:160823:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,555] 160823 | module swg_reg_buffer
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:160852:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,555] 160852 | module swg_ram_buffer
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:161800:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,555] 161800 | module thresholding #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,555]   979 | module thresholding #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166274:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,555] 166274 | module axi4lite_if
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,555]  3651 | module axi4lite_if
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166535:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,555] 166535 | module swg_controller
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12725 | module swg_controller
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166650:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,555] 166650 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166677:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,555] 166677 | module swg_reg_buffer
[2024-07-24 11:59:46,555]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,555] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,555]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,555] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166706:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,555] 166706 | module swg_ram_buffer
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:167382:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,556] 167382 | module dwc #(
[2024-07-24 11:59:46,556]        |        ^~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  3912 | module dwc #(
[2024-07-24 11:59:46,556]       |        ^~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:169912:8: Duplicate declaration of module: 'axi4lite_if'
[2024-07-24 11:59:46,556] 169912 | module axi4lite_if
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3651:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  3651 | module axi4lite_if
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:170148:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,556] 170148 | module thresholding #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,556]   979 | module thresholding #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:170504:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,556] 170504 | module dwc #(
[2024-07-24 11:59:46,556]        |        ^~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  3912 | module dwc #(
[2024-07-24 11:59:46,556]       |        ^~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:170862:8: Duplicate declaration of module: 'dwc'
[2024-07-24 11:59:46,556] 170862 | module dwc #(
[2024-07-24 11:59:46,556]        |        ^~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3912:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  3912 | module dwc #(
[2024-07-24 11:59:46,556]       |        ^~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171828:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,556] 171828 | module swg_controller
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12725 | module swg_controller
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171943:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,556] 171943 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171970:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,556] 171970 | module swg_reg_buffer
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171999:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,556] 171999 | module swg_ram_buffer
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:172189:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,556] 172189 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:173482:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,556] 173482 | module thresholding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:173643:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,556] 173643 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:173846:8: Duplicate declaration of module: 'fmpadding_axi'
[2024-07-24 11:59:46,556] 173846 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20246:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 20246 | module fmpadding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:173978:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,556] 173978 | module thresholding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174870:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,556] 174870 | module thresholding #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,556]   979 | module thresholding #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175380:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,556] 175380 | module swg_controller
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12725 | module swg_controller
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175495:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,556] 175495 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175522:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,556] 175522 | module swg_reg_buffer
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175551:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,556] 175551 | module swg_ram_buffer
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175713:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,556] 175713 | module thresholding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:176056:8: Duplicate declaration of module: 'axi2we'
[2024-07-24 11:59:46,556] 176056 | module axi2we #(
[2024-07-24 11:59:46,556]        |        ^~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20076:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 20076 | module axi2we #(
[2024-07-24 11:59:46,556]       |        ^~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:176867:8: Duplicate declaration of module: 'thresholding'
[2024-07-24 11:59:46,556] 176867 | module thresholding #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:979:8: ... Location of original declaration
[2024-07-24 11:59:46,556]   979 | module thresholding #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177695:8: Duplicate declaration of module: 'thresholding_axi'
[2024-07-24 11:59:46,556] 177695 | module thresholding_axi #(
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4080:8: ... Location of original declaration
[2024-07-24 11:59:46,556]  4080 | module thresholding_axi #(
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178298:8: Duplicate declaration of module: 'swg_controller'
[2024-07-24 11:59:46,556] 178298 | module swg_controller
[2024-07-24 11:59:46,556]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12725:8: ... Location of original declaration
[2024-07-24 11:59:46,556] 12725 | module swg_controller
[2024-07-24 11:59:46,556]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,556] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178413:8: Duplicate declaration of module: 'swg_cyclic_buffer_addressable'
[2024-07-24 11:59:46,557] 178413 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,557]        |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12840:8: ... Location of original declaration
[2024-07-24 11:59:46,557] 12840 | module swg_cyclic_buffer_addressable #(
[2024-07-24 11:59:46,557]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178440:8: Duplicate declaration of module: 'swg_reg_buffer'
[2024-07-24 11:59:46,557] 178440 | module swg_reg_buffer
[2024-07-24 11:59:46,557]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,557]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12867:8: ... Location of original declaration
[2024-07-24 11:59:46,557] 12867 | module swg_reg_buffer
[2024-07-24 11:59:46,557]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-MODDUP: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178469:8: Duplicate declaration of module: 'swg_ram_buffer'
[2024-07-24 11:59:46,557] 178469 | module swg_ram_buffer
[2024-07-24 11:59:46,557]        |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,557]                  /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12896:8: ... Location of original declaration
[2024-07-24 11:59:46,557] 12896 | module swg_ram_buffer
[2024-07-24 11:59:46,557]       |        ^~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119276:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,557] 119276 |   finn_design_MVAU_hls_0_wstrm_0 MVAU_hls_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119345:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,557] 119345 |   finn_design_MVAU_rtl_0_wstrm_0 MVAU_rtl_0_wstrm
[2024-07-24 11:59:46,557]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119414:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,557] 119414 |   finn_design_MVAU_rtl_10_wstrm_0 MVAU_rtl_10_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119483:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,557] 119483 |   finn_design_MVAU_rtl_11_wstrm_0 MVAU_rtl_11_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119552:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,557] 119552 |   finn_design_MVAU_rtl_12_wstrm_0 MVAU_rtl_12_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,557] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,557] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,557] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,557] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,557]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,557] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,558]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,558]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,558]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119621:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119621 |   finn_design_MVAU_rtl_13_wstrm_0 MVAU_rtl_13_wstrm
[2024-07-24 11:59:46,558]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119690:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119690 |   finn_design_MVAU_rtl_1_wstrm_0 MVAU_rtl_1_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119759:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119759 |   finn_design_MVAU_rtl_2_wstrm_0 MVAU_rtl_2_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119828:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119828 |   finn_design_MVAU_rtl_3_wstrm_0 MVAU_rtl_3_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119897:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119897 |   finn_design_MVAU_rtl_4_wstrm_0 MVAU_rtl_4_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119966:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,558] 119966 |   finn_design_MVAU_rtl_5_wstrm_0 MVAU_rtl_5_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,558] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,558]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,558] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120035:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120035 |   finn_design_MVAU_rtl_6_wstrm_0 MVAU_rtl_6_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120104:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120104 |   finn_design_MVAU_rtl_7_wstrm_0 MVAU_rtl_7_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120173:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120173 |   finn_design_MVAU_rtl_8_wstrm_0 MVAU_rtl_8_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120242:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120242 |   finn_design_MVAU_rtl_9_wstrm_0 MVAU_rtl_9_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120311:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120311 |   finn_design_VVAU_hls_0_wstrm_0 VVAU_hls_0_wstrm
[2024-07-24 11:59:46,559]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120380:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120380 |   finn_design_VVAU_hls_10_wstrm_0 VVAU_hls_10_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120449:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,559] 120449 |   finn_design_VVAU_hls_11_wstrm_0 VVAU_hls_11_wstrm
[2024-07-24 11:59:46,559]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,559] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120518:35: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120518 |   finn_design_VVAU_hls_12_wstrm_0 VVAU_hls_12_wstrm
[2024-07-24 11:59:46,560]        |                                   ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120587:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120587 |   finn_design_VVAU_hls_1_wstrm_0 VVAU_hls_1_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120656:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120656 |   finn_design_VVAU_hls_2_wstrm_0 VVAU_hls_2_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120725:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120725 |   finn_design_VVAU_hls_3_wstrm_0 VVAU_hls_3_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120794:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120794 |   finn_design_VVAU_hls_4_wstrm_0 VVAU_hls_4_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120863:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,560] 120863 |   finn_design_VVAU_hls_5_wstrm_0 VVAU_hls_5_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,560] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,560] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,560] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,560]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:120932:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,561] 120932 |   finn_design_VVAU_hls_6_wstrm_0 VVAU_hls_6_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121001:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,561] 121001 |   finn_design_VVAU_hls_7_wstrm_0 VVAU_hls_7_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121070:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,561] 121070 |   finn_design_VVAU_hls_8_wstrm_0 VVAU_hls_8_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'awready'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'wready'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'bvalid'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'bresp'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'arready'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'rvalid'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'rresp'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:121139:34: Cell has missing pin: 'rdata'
[2024-07-24 11:59:46,561] 121139 |   finn_design_VVAU_hls_9_wstrm_0 VVAU_hls_9_wstrm
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122324:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,561] 122324 |   finn_design_FMPadding_rtl_0_0 FMPadding_rtl_0
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122342:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,561] 122342 |   finn_design_FMPadding_rtl_1_0 FMPadding_rtl_1
[2024-07-24 11:59:46,561]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,561] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,561] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,561] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,561] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,561] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,561]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122360:34: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122360 |   finn_design_FMPadding_rtl_10_0 FMPadding_rtl_10
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122378:34: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122378 |   finn_design_FMPadding_rtl_11_0 FMPadding_rtl_11
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122396:34: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122396 |   finn_design_FMPadding_rtl_12_0 FMPadding_rtl_12
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122414:34: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122414 |   finn_design_FMPadding_rtl_13_0 FMPadding_rtl_13
[2024-07-24 11:59:46,562]        |                                  ^~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122432:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122432 |   finn_design_FMPadding_rtl_2_0 FMPadding_rtl_2
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122450:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,562] 122450 |   finn_design_FMPadding_rtl_3_0 FMPadding_rtl_3
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,562]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,562] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,562] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122468:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122468 |   finn_design_FMPadding_rtl_4_0 FMPadding_rtl_4
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122486:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122486 |   finn_design_FMPadding_rtl_5_0 FMPadding_rtl_5
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122504:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122504 |   finn_design_FMPadding_rtl_6_0 FMPadding_rtl_6
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122522:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122522 |   finn_design_FMPadding_rtl_7_0 FMPadding_rtl_7
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122540:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122540 |   finn_design_FMPadding_rtl_8_0 FMPadding_rtl_8
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122558:33: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,563] 122558 |   finn_design_FMPadding_rtl_9_0 FMPadding_rtl_9
[2024-07-24 11:59:46,563]        |                                 ^~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122846:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122846 |   finn_design_StreamingFIFO_rtl_0_0 StreamingFIFO_rtl_0
[2024-07-24 11:59:46,563]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122856:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122856 |   finn_design_StreamingFIFO_rtl_1_0 StreamingFIFO_rtl_1
[2024-07-24 11:59:46,563]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122866:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122866 |   finn_design_StreamingFIFO_rtl_10_0 StreamingFIFO_rtl_10
[2024-07-24 11:59:46,563]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122876:39: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122876 |   finn_design_StreamingFIFO_rtl_100_0 StreamingFIFO_rtl_100
[2024-07-24 11:59:46,563]        |                                       ^~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122886:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122886 |   finn_design_StreamingFIFO_rtl_11_0 StreamingFIFO_rtl_11
[2024-07-24 11:59:46,563]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122896:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122896 |   finn_design_StreamingFIFO_rtl_12_0 StreamingFIFO_rtl_12
[2024-07-24 11:59:46,563]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122906:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122906 |   finn_design_StreamingFIFO_rtl_13_0 StreamingFIFO_rtl_13
[2024-07-24 11:59:46,563]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,563] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122916:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,563] 122916 |   finn_design_StreamingFIFO_rtl_14_0 StreamingFIFO_rtl_14
[2024-07-24 11:59:46,563]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122926:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122926 |   finn_design_StreamingFIFO_rtl_15_0 StreamingFIFO_rtl_15
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122936:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122936 |   finn_design_StreamingFIFO_rtl_16_0 StreamingFIFO_rtl_16
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122946:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122946 |   finn_design_StreamingFIFO_rtl_17_0 StreamingFIFO_rtl_17
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122956:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122956 |   finn_design_StreamingFIFO_rtl_18_0 StreamingFIFO_rtl_18
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122966:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122966 |   finn_design_StreamingFIFO_rtl_19_0 StreamingFIFO_rtl_19
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122976:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122976 |   finn_design_StreamingFIFO_rtl_2_0 StreamingFIFO_rtl_2
[2024-07-24 11:59:46,564]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122986:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122986 |   finn_design_StreamingFIFO_rtl_20_0 StreamingFIFO_rtl_20
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:122996:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 122996 |   finn_design_StreamingFIFO_rtl_21_0 StreamingFIFO_rtl_21
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123006:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123006 |   finn_design_StreamingFIFO_rtl_22_0 StreamingFIFO_rtl_22
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123016:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123016 |   finn_design_StreamingFIFO_rtl_23_0 StreamingFIFO_rtl_23
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123026:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123026 |   finn_design_StreamingFIFO_rtl_24_0 StreamingFIFO_rtl_24
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123036:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123036 |   finn_design_StreamingFIFO_rtl_25_0 StreamingFIFO_rtl_25
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123046:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123046 |   finn_design_StreamingFIFO_rtl_26_0 StreamingFIFO_rtl_26
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123056:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123056 |   finn_design_StreamingFIFO_rtl_27_0 StreamingFIFO_rtl_27
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123066:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123066 |   finn_design_StreamingFIFO_rtl_28_0 StreamingFIFO_rtl_28
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123076:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123076 |   finn_design_StreamingFIFO_rtl_29_0 StreamingFIFO_rtl_29
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123086:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123086 |   finn_design_StreamingFIFO_rtl_3_0 StreamingFIFO_rtl_3
[2024-07-24 11:59:46,564]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123096:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123096 |   finn_design_StreamingFIFO_rtl_30_0 StreamingFIFO_rtl_30
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123106:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123106 |   finn_design_StreamingFIFO_rtl_31_0 StreamingFIFO_rtl_31
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123116:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123116 |   finn_design_StreamingFIFO_rtl_32_0 StreamingFIFO_rtl_32
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123126:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123126 |   finn_design_StreamingFIFO_rtl_33_0 StreamingFIFO_rtl_33
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123136:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123136 |   finn_design_StreamingFIFO_rtl_34_0 StreamingFIFO_rtl_34
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123146:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123146 |   finn_design_StreamingFIFO_rtl_35_0 StreamingFIFO_rtl_35
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123156:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123156 |   finn_design_StreamingFIFO_rtl_36_0 StreamingFIFO_rtl_36
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123166:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123166 |   finn_design_StreamingFIFO_rtl_37_0 StreamingFIFO_rtl_37
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123176:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123176 |   finn_design_StreamingFIFO_rtl_38_0 StreamingFIFO_rtl_38
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123186:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123186 |   finn_design_StreamingFIFO_rtl_39_0 StreamingFIFO_rtl_39
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123196:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123196 |   finn_design_StreamingFIFO_rtl_4_0 StreamingFIFO_rtl_4
[2024-07-24 11:59:46,564]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123206:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123206 |   finn_design_StreamingFIFO_rtl_40_0 StreamingFIFO_rtl_40
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123216:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123216 |   finn_design_StreamingFIFO_rtl_41_0 StreamingFIFO_rtl_41
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123226:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123226 |   finn_design_StreamingFIFO_rtl_42_0 StreamingFIFO_rtl_42
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123236:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123236 |   finn_design_StreamingFIFO_rtl_43_0 StreamingFIFO_rtl_43
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123246:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123246 |   finn_design_StreamingFIFO_rtl_44_0 StreamingFIFO_rtl_44
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123256:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123256 |   finn_design_StreamingFIFO_rtl_45_0 StreamingFIFO_rtl_45
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123266:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123266 |   finn_design_StreamingFIFO_rtl_46_0 StreamingFIFO_rtl_46
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123276:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123276 |   finn_design_StreamingFIFO_rtl_47_0 StreamingFIFO_rtl_47
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123286:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123286 |   finn_design_StreamingFIFO_rtl_48_0 StreamingFIFO_rtl_48
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123296:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123296 |   finn_design_StreamingFIFO_rtl_49_0 StreamingFIFO_rtl_49
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123306:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123306 |   finn_design_StreamingFIFO_rtl_5_0 StreamingFIFO_rtl_5
[2024-07-24 11:59:46,564]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123316:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123316 |   finn_design_StreamingFIFO_rtl_50_0 StreamingFIFO_rtl_50
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123326:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123326 |   finn_design_StreamingFIFO_rtl_51_0 StreamingFIFO_rtl_51
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123336:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123336 |   finn_design_StreamingFIFO_rtl_52_0 StreamingFIFO_rtl_52
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123346:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123346 |   finn_design_StreamingFIFO_rtl_53_0 StreamingFIFO_rtl_53
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123356:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123356 |   finn_design_StreamingFIFO_rtl_54_0 StreamingFIFO_rtl_54
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123366:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123366 |   finn_design_StreamingFIFO_rtl_55_0 StreamingFIFO_rtl_55
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123376:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123376 |   finn_design_StreamingFIFO_rtl_56_0 StreamingFIFO_rtl_56
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123386:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123386 |   finn_design_StreamingFIFO_rtl_57_0 StreamingFIFO_rtl_57
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123396:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123396 |   finn_design_StreamingFIFO_rtl_58_0 StreamingFIFO_rtl_58
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123406:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123406 |   finn_design_StreamingFIFO_rtl_59_0 StreamingFIFO_rtl_59
[2024-07-24 11:59:46,564]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,564] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123416:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,564] 123416 |   finn_design_StreamingFIFO_rtl_6_0 StreamingFIFO_rtl_6
[2024-07-24 11:59:46,565]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123426:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123426 |   finn_design_StreamingFIFO_rtl_60_0 StreamingFIFO_rtl_60
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123436:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123436 |   finn_design_StreamingFIFO_rtl_61_0 StreamingFIFO_rtl_61
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123446:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123446 |   finn_design_StreamingFIFO_rtl_62_0 StreamingFIFO_rtl_62
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123456:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123456 |   finn_design_StreamingFIFO_rtl_63_0 StreamingFIFO_rtl_63
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123466:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123466 |   finn_design_StreamingFIFO_rtl_64_0 StreamingFIFO_rtl_64
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123476:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123476 |   finn_design_StreamingFIFO_rtl_65_0 StreamingFIFO_rtl_65
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123486:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123486 |   finn_design_StreamingFIFO_rtl_66_0 StreamingFIFO_rtl_66
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123496:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123496 |   finn_design_StreamingFIFO_rtl_67_0 StreamingFIFO_rtl_67
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123506:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123506 |   finn_design_StreamingFIFO_rtl_68_0 StreamingFIFO_rtl_68
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123516:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123516 |   finn_design_StreamingFIFO_rtl_69_0 StreamingFIFO_rtl_69
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123526:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123526 |   finn_design_StreamingFIFO_rtl_7_0 StreamingFIFO_rtl_7
[2024-07-24 11:59:46,565]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123536:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123536 |   finn_design_StreamingFIFO_rtl_70_0 StreamingFIFO_rtl_70
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123546:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123546 |   finn_design_StreamingFIFO_rtl_71_0 StreamingFIFO_rtl_71
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123556:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123556 |   finn_design_StreamingFIFO_rtl_72_0 StreamingFIFO_rtl_72
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123566:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123566 |   finn_design_StreamingFIFO_rtl_73_0 StreamingFIFO_rtl_73
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123576:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123576 |   finn_design_StreamingFIFO_rtl_74_0 StreamingFIFO_rtl_74
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123586:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123586 |   finn_design_StreamingFIFO_rtl_75_0 StreamingFIFO_rtl_75
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123596:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123596 |   finn_design_StreamingFIFO_rtl_76_0 StreamingFIFO_rtl_76
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123606:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123606 |   finn_design_StreamingFIFO_rtl_77_0 StreamingFIFO_rtl_77
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123616:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123616 |   finn_design_StreamingFIFO_rtl_78_0 StreamingFIFO_rtl_78
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123626:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123626 |   finn_design_StreamingFIFO_rtl_79_0 StreamingFIFO_rtl_79
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123636:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123636 |   finn_design_StreamingFIFO_rtl_8_0 StreamingFIFO_rtl_8
[2024-07-24 11:59:46,565]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123646:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123646 |   finn_design_StreamingFIFO_rtl_80_0 StreamingFIFO_rtl_80
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123656:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123656 |   finn_design_StreamingFIFO_rtl_81_0 StreamingFIFO_rtl_81
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123666:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123666 |   finn_design_StreamingFIFO_rtl_82_0 StreamingFIFO_rtl_82
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123676:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123676 |   finn_design_StreamingFIFO_rtl_83_0 StreamingFIFO_rtl_83
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123686:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123686 |   finn_design_StreamingFIFO_rtl_84_0 StreamingFIFO_rtl_84
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123696:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123696 |   finn_design_StreamingFIFO_rtl_85_0 StreamingFIFO_rtl_85
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123706:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123706 |   finn_design_StreamingFIFO_rtl_86_0 StreamingFIFO_rtl_86
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123716:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123716 |   finn_design_StreamingFIFO_rtl_87_0 StreamingFIFO_rtl_87
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123726:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123726 |   finn_design_StreamingFIFO_rtl_88_0 StreamingFIFO_rtl_88
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123736:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123736 |   finn_design_StreamingFIFO_rtl_89_0 StreamingFIFO_rtl_89
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123746:37: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123746 |   finn_design_StreamingFIFO_rtl_9_0 StreamingFIFO_rtl_9
[2024-07-24 11:59:46,565]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123756:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123756 |   finn_design_StreamingFIFO_rtl_90_0 StreamingFIFO_rtl_90
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123766:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123766 |   finn_design_StreamingFIFO_rtl_91_0 StreamingFIFO_rtl_91
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123776:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123776 |   finn_design_StreamingFIFO_rtl_92_0 StreamingFIFO_rtl_92
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123786:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123786 |   finn_design_StreamingFIFO_rtl_93_0 StreamingFIFO_rtl_93
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123796:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123796 |   finn_design_StreamingFIFO_rtl_94_0 StreamingFIFO_rtl_94
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123806:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123806 |   finn_design_StreamingFIFO_rtl_95_0 StreamingFIFO_rtl_95
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123816:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123816 |   finn_design_StreamingFIFO_rtl_96_0 StreamingFIFO_rtl_96
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123826:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123826 |   finn_design_StreamingFIFO_rtl_97_0 StreamingFIFO_rtl_97
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123836:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123836 |   finn_design_StreamingFIFO_rtl_98_0 StreamingFIFO_rtl_98
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123846:38: Cell has missing pin: 'count'
[2024-07-24 11:59:46,565] 123846 |   finn_design_StreamingFIFO_rtl_99_0 StreamingFIFO_rtl_99
[2024-07-24 11:59:46,565]        |                                      ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,565] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,565]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,565] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123856:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123856 |   finn_design_Thresholding_rtl_0_0 Thresholding_rtl_0
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123874:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123874 |   finn_design_Thresholding_rtl_1_0 Thresholding_rtl_1
[2024-07-24 11:59:46,566]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123892:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123892 |   finn_design_Thresholding_rtl_10_0 Thresholding_rtl_10
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123910:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123910 |   finn_design_Thresholding_rtl_11_0 Thresholding_rtl_11
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123928:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123928 |   finn_design_Thresholding_rtl_12_0 Thresholding_rtl_12
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123946:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123946 |   finn_design_Thresholding_rtl_13_0 Thresholding_rtl_13
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123964:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,566] 123964 |   finn_design_Thresholding_rtl_14_0 Thresholding_rtl_14
[2024-07-24 11:59:46,566]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,566] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,566] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:123982:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 123982 |   finn_design_Thresholding_rtl_15_0 Thresholding_rtl_15
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124000:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 124000 |   finn_design_Thresholding_rtl_16_0 Thresholding_rtl_16
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124018:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 124018 |   finn_design_Thresholding_rtl_17_0 Thresholding_rtl_17
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124036:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 124036 |   finn_design_Thresholding_rtl_18_0 Thresholding_rtl_18
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124054:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 124054 |   finn_design_Thresholding_rtl_19_0 Thresholding_rtl_19
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124072:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,567] 124072 |   finn_design_Thresholding_rtl_2_0 Thresholding_rtl_2
[2024-07-24 11:59:46,567]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,567] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,567] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,567]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,567] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,567] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124090:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124090 |   finn_design_Thresholding_rtl_20_0 Thresholding_rtl_20
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124108:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124108 |   finn_design_Thresholding_rtl_21_0 Thresholding_rtl_21
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124126:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124126 |   finn_design_Thresholding_rtl_22_0 Thresholding_rtl_22
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124144:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124144 |   finn_design_Thresholding_rtl_23_0 Thresholding_rtl_23
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124162:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124162 |   finn_design_Thresholding_rtl_24_0 Thresholding_rtl_24
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124180:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,568] 124180 |   finn_design_Thresholding_rtl_25_0 Thresholding_rtl_25
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,568] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,568] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,568] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,568] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,568] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,568]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124198:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124198 |   finn_design_Thresholding_rtl_26_0 Thresholding_rtl_26
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124216:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124216 |   finn_design_Thresholding_rtl_27_0 Thresholding_rtl_27
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124234:37: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124234 |   finn_design_Thresholding_rtl_28_0 Thresholding_rtl_28
[2024-07-24 11:59:46,569]        |                                     ^~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124252:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124252 |   finn_design_Thresholding_rtl_3_0 Thresholding_rtl_3
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124270:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124270 |   finn_design_Thresholding_rtl_4_0 Thresholding_rtl_4
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124288:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,569] 124288 |   finn_design_Thresholding_rtl_5_0 Thresholding_rtl_5
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,569] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,569] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,569]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,570] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124306:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,570] 124306 |   finn_design_Thresholding_rtl_6_0 Thresholding_rtl_6
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124324:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,570] 124324 |   finn_design_Thresholding_rtl_7_0 Thresholding_rtl_7
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124342:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,570] 124342 |   finn_design_Thresholding_rtl_8_0 Thresholding_rtl_8
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_AWREADY'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_WREADY'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_BVALID'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_BRESP'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_ARREADY'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_RVALID'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_RDATA'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-PINMISSING: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124360:36: Cell has missing pin: 's_axilite_RRESP'
[2024-07-24 11:59:46,570] 124360 |   finn_design_Thresholding_rtl_9_0 Thresholding_rtl_9
[2024-07-24 11:59:46,570]        |                                    ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-TIMESCALEMOD: /home/dais/ioanna/finn/finn-rtllib/swg/swg_pkg.sv:32:9: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-07-24 11:59:46,570]    32 | package swg;
[2024-07-24 11:59:46,570]       |         ^~~
[2024-07-24 11:59:46,570]                        /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:484:8: ... Location of module with timescale
[2024-07-24 11:59:46,570]   484 | module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-TIMESCALEMOD: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:35:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-07-24 11:59:46,570]    35 | module StreamingFIFO_rtl_95(
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570]                        /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:484:8: ... Location of module with timescale
[2024-07-24 11:59:46,570]   484 | module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-TIMESCALEMOD: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:112:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-07-24 11:59:46,570]   112 | module MVAU_rtl_9 #(
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~
[2024-07-24 11:59:46,570]                        /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:484:8: ... Location of module with timescale
[2024-07-24 11:59:46,570]   484 | module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-TIMESCALEMOD: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:236:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-07-24 11:59:46,570]   236 | module finn_design_ConvolutionInputGenerator_rtl_0_0 (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570]                        /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:484:8: ... Location of module with timescale
[2024-07-24 11:59:46,570]   484 | module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-TIMESCALEMOD: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:348:8: Timescale missing on this module as other modules have it (IEEE 1800-2017 3.14.2.3)
[2024-07-24 11:59:46,570]   348 | module finn_design_Thresholding_rtl_11_0 (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570]                        /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:484:8: ... Location of module with timescale
[2024-07-24 11:59:46,570]   484 | module MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R (
[2024-07-24 11:59:46,570]       |        ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68723:21: Operator VAR 'SIMD_UNEVEN' expects 1 bits on the Initial value, but Initial value's MODDIV generates 32 bits.
[2024-07-24 11:59:46,570]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2024-07-24 11:59:46,570] 68723 |  localparam bit     SIMD_UNEVEN = SIMD % 2
[2024-07-24 11:59:46,570]       |                     ^~~~~~~~~~~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68840:69: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'PUMPED_COMPUTE' generates 1 bits.
[2024-07-24 11:59:46,570]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2024-07-24 11:59:46,570] 68840 |   localparam int unsigned  DSP_SIMD = EFFECTIVE_SIMD/(PUMPED_COMPUTE+1);
[2024-07-24 11:59:46,570]       |                                                                     ^
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68952:3: Operator GENCASE expects 144 bits on the Case expression, but Case expression's VARREF 'COMPUTE_CORE' generates 120 bits.
[2024-07-24 11:59:46,570]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst
[2024-07-24 11:59:46,570] 68952 |   case(COMPUTE_CORE)
[2024-07-24 11:59:46,570]       |   ^~~~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1057:55: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'DEEP_PIPELINE' generates 1 bits.
[2024-07-24 11:59:46,570]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,570]  1057 |  localparam int unsigned  MAX_PENDING = (DEEP_PIPELINE+1)*N + 3;
[2024-07-24 11:59:46,570]       |                                                       ^
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1145:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_URAM' generates 32 bits.
[2024-07-24 11:59:46,570]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,570]  1145 |      DEPTH_TRIGGER_URAM && (DEPTH >= DEPTH_TRIGGER_URAM)? "ultra" :
[2024-07-24 11:59:46,570]       |                         ^~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1146:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2024-07-24 11:59:46,570]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,570]  1146 |      DEPTH_TRIGGER_BRAM && (DEPTH >= DEPTH_TRIGGER_BRAM)? "block" :
[2024-07-24 11:59:46,570]       |                         ^~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1148:25: Logical operator LOGAND expects 1 bit on the LHS, but LHS's VARREF 'DEPTH_TRIGGER_BRAM' generates 32 bits.
[2024-07-24 11:59:46,570]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,570]  1148 |      DEPTH_TRIGGER_BRAM && (DEPTH >= 64)? "distributed" : "auto";
[2024-07-24 11:59:46,570]       |                         ^~
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13234:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 5 bits.
[2024-07-24 11:59:46,570]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_5s_4s_16s_16_4_1_U2.MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1_DSP48_0_U
[2024-07-24 11:59:46,570] 13234 | assign a  = $signed(in0);
[2024-07-24 11:59:46,570]       |           ^
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13235:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SIGNED generates 4 bits.
[2024-07-24 11:59:46,570]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_5s_4s_16s_16_4_1_U2.MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1_DSP48_0_U
[2024-07-24 11:59:46,570] 13235 | assign b  = $signed(in1);
[2024-07-24 11:59:46,570]       |           ^
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13236:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,570]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_5s_4s_16s_16_4_1_U2.MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1_DSP48_0_U
[2024-07-24 11:59:46,570] 13236 | assign c  = $signed(in2);
[2024-07-24 11:59:46,570]       |           ^
[2024-07-24 11:59:46,570] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13239:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,571]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_5s_4s_16s_16_4_1_U2.MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1_DSP48_0_U
[2024-07-24 11:59:46,571] 13239 | assign p  = m_reg + c;
[2024-07-24 11:59:46,571]       |                   ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:13250:13: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,571]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.mac_muladd_5s_4s_16s_16_4_1_U2.MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1_DSP48_0_U
[2024-07-24 11:59:46,571] 13250 | assign dout = p_reg;
[2024-07-24 11:59:46,571]       |             ^
[2024-07-24 11:59:46,571] %Warning-UNPACKED: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105835:10: Unsupported: Unpacked struct/union
[2024-07-24 11:59:46,571]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105835 |  typedef struct {
[2024-07-24 11:59:46,571]        |          ^~~~~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 13 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 13 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 13 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 12 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 12 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3782:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 8 bits.
[2024-07-24 11:59:46,571]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4_wstrm.inst.core.config_if
[2024-07-24 11:59:46,571]  3782 |     assign internal_rdata = ip_rdata;
[2024-07-24 11:59:46,571]       |                           ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 11 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 11 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 14 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 14 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 10 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 10 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 9 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 9 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 16 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_9.MVAU_rtl_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_9.MVAU_rtl_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,571]        |                      ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 16 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_9.MVAU_rtl_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,571]        |                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 16 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_9.MVAU_rtl_9_wstrm.inst.core.mem
[2024-07-24 11:59:46,571] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,571]        |                   ^~~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3782:27: Operator ASSIGNW expects 32 bits on the Assign RHS, but Assign RHS's VARREF 'ip_rdata' generates 16 bits.
[2024-07-24 11:59:46,571]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6_wstrm.inst.core.config_if
[2024-07-24 11:59:46,571]  3782 |     assign internal_rdata = ip_rdata;
[2024-07-24 11:59:46,571]       |                           ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,571] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,571]        |                    ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:11: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,571] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,571]        |           ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 7 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,571] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,571]        |                          ^
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:52: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,571] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,571]        |                                                    ^~
[2024-07-24 11:59:46,571] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 9 bits.
[2024-07-24 11:59:46,571]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |                       ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |             ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 9 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,572]        |                            ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:55: Logical operator LOGOR expects 1 bit on the LHS, but LHS's AND generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,572]        |                                                       ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152422:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 8 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152422 |   assign irdy = !((WP-FP) >> AWIDTH);
[2024-07-24 11:59:46,572]        |                 ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 8 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:10: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |          ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152449:16: Operator ADD expects 8 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_6.MVAU_rtl_6.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152449 |       FP <= FP + last_rep;
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 6 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |                    ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:11: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |           ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 6 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,572]        |                          ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 8 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |                       ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |             ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 8 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,572]        |                            ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152422:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 7 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152422 |   assign irdy = !((WP-FP) >> AWIDTH);
[2024-07-24 11:59:46,572]        |                 ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 7 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:10: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |          ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152449:16: Operator ADD expects 7 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_5.MVAU_rtl_5.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152449 |       FP <= FP + last_rep;
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 5 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |                    ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:11: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |           ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 5 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,572]        |                          ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 7 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |                       ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,572]        |             ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 7 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,572]        |                            ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152422:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 6 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152422 |   assign irdy = !((WP-FP) >> AWIDTH);
[2024-07-24 11:59:46,572]        |                 ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 6 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:10: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,572]        |          ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152449:16: Operator ADD expects 6 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2024-07-24 11:59:46,572]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_3.MVAU_rtl_3.inst.inst.activation_replay
[2024-07-24 11:59:46,572] 152449 |       FP <= FP + last_rep;
[2024-07-24 11:59:46,572]        |                ^
[2024-07-24 11:59:46,572] %Warning-LITENDIAN: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68019:8: Little bit endian vector: left < right of bit range: [1:5]
[2024-07-24 11:59:46,572]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68019 |  logic [1:5] L = '0;
[2024-07-24 11:59:46,572]       |        ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68072:44: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's ARRAYSEL generates 8 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68072 |       dd[D[pe + PE_REM] +: WEIGHT_WIDTH-1] = ww[pe];
[2024-07-24 11:59:46,572]       |                                            ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68094:29: Operator SUB expects 30 bits on the LHS, but LHS's VARREF 'dd' generates 27 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68094 |      else if(en)  AD1 <= dd - aa;
[2024-07-24 11:59:46,572]       |                             ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68094:23: Operator ASSIGNDLY expects 27 bits on the Assign RHS, but Assign RHS's SUB generates 30 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68094 |      else if(en)  AD1 <= dd - aa;
[2024-07-24 11:59:46,572]       |                       ^~
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68112:28: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'M2' generates 46 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68112 |      else if(en)  P3 <= M2 + (L[3]? 0 : P3);
[2024-07-24 11:59:46,572]       |                            ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68384:17: Operator ASSIGNW expects 58 bits on the Assign RHS, but Assign RHS's VARREF 'pp' generates 48 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68384 |    assign p3[s] = pp;
[2024-07-24 11:59:46,572]       |                 ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68428:65: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SEL generates 15 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68428 |     for(genvar  s = 0; s < SIMD;   s++)  assign  tree[SIMD-1+s] = p3[s][D[i]+:LO_WIDTH];
[2024-07-24 11:59:46,572]       |                                                                 ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68442:29: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'Lo4' generates 16 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68442 |     if(i == 1)  assign  up4 = Lo4;
[2024-07-24 11:59:46,572]       |                             ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 15 bits on the RHS, but RHS's VARREF 'hi4' generates 4 bits.
[2024-07-24 11:59:46,572]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,572] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,572]       |                    ^
[2024-07-24 11:59:46,572] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 16 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |                                                        ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:13: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's ADD generates 16 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_2.MVAU_rtl_2.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |             ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:36: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13_wstrm.inst.core.mem
[2024-07-24 11:59:46,573] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,573]        |                                    ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105858:22: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13_wstrm.inst.core.mem
[2024-07-24 11:59:46,573] 105858 |   assign ptr_nxt.val = ptr_eff.val + (config_ce? 0 : !ptr_eff.lst? 1 : WRAP_INC);
[2024-07-24 11:59:46,573]        |                      ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105863:20: Operator EQ expects 32 bits on the LHS, but LHS's SEL generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13_wstrm.inst.core.mem
[2024-07-24 11:59:46,573] 105863 |        ptr_eff.val == DEPTH-2;
[2024-07-24 11:59:46,573]        |                    ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:105886:19: Operator PATMEMBER expects 18 bits on the Pattern value, but Pattern value's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13_wstrm.inst.core.mem
[2024-07-24 11:59:46,573] 105886 |      Ptr[1] <= '{ val: config_address, lst: 'x };
[2024-07-24 11:59:46,573]        |                   ^~~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68428:65: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's SEL generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68428 |     for(genvar  s = 0; s < SIMD;   s++)  assign  tree[SIMD-1+s] = p3[s][D[i]+:LO_WIDTH];
[2024-07-24 11:59:46,573]       |                                                                 ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:32: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's ADD generates 20 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68432 |      uwire [NODE_WIDTH-1:0]  s = $signed(tree[2*n+1]) + $signed(tree[2*n+2]);
[2024-07-24 11:59:46,573]       |                                ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68433:22: Operator ASSIGNW expects 20 bits on the Assign RHS, but Assign RHS's VARREF 's' generates 19 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68433 |      assign  tree[n] = s;
[2024-07-24 11:59:46,573]       |                      ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68442:29: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 'Lo4' generates 20 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68442 |     if(i == 1)  assign  up4 = Lo4;
[2024-07-24 11:59:46,573]       |                             ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 18 bits on the RHS, but RHS's VARREF 'hi4' generates 7 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,573]       |                    ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 19 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |                                                        ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:13: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's ADD generates 19 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |             ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 8 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,573]        |                    ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:11: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,573]        |           ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 8 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,573]        |                          ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 10 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,573]        |                       ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,573]        |             ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 10 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,573]        |                            ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152422:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 9 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152422 |   assign irdy = !((WP-FP) >> AWIDTH);
[2024-07-24 11:59:46,573]        |                 ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 9 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,573]        |                ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:10: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,573]        |          ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152449:16: Operator ADD expects 9 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2024-07-24 11:59:46,573]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13.inst.inst.activation_replay
[2024-07-24 11:59:46,573] 152449 |       FP <= FP + last_rep;
[2024-07-24 11:59:46,573]        |                ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68428:65: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SEL generates 17 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_12.MVAU_rtl_12.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68428 |     for(genvar  s = 0; s < SIMD;   s++)  assign  tree[SIMD-1+s] = p3[s][D[i]+:LO_WIDTH];
[2024-07-24 11:59:46,573]       |                                                                 ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68442:29: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'Lo4' generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_12.MVAU_rtl_12.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68442 |     if(i == 1)  assign  up4 = Lo4;
[2024-07-24 11:59:46,573]       |                             ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 17 bits on the RHS, but RHS's VARREF 'hi4' generates 6 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_12.MVAU_rtl_12.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,573]       |                    ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_12.MVAU_rtl_12.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |                                                        ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:13: Operator ASSIGNDLY expects 17 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_12.MVAU_rtl_12.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |             ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68428:65: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's SEL generates 16 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68428 |     for(genvar  s = 0; s < SIMD;   s++)  assign  tree[SIMD-1+s] = p3[s][D[i]+:LO_WIDTH];
[2024-07-24 11:59:46,573]       |                                                                 ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:32: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's ADD generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68432 |      uwire [NODE_WIDTH-1:0]  s = $signed(tree[2*n+1]) + $signed(tree[2*n+2]);
[2024-07-24 11:59:46,573]       |                                ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68433:22: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's VARREF 's' generates 17 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68433 |      assign  tree[n] = s;
[2024-07-24 11:59:46,573]       |                      ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68442:29: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'Lo4' generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68442 |     if(i == 1)  assign  up4 = Lo4;
[2024-07-24 11:59:46,573]       |                             ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 16 bits on the RHS, but RHS's VARREF 'hi4' generates 5 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,573]       |                    ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 17 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |                                                        ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:13: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's ADD generates 17 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_11.MVAU_rtl_11.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,573]       |             ^~
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68428:65: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's SEL generates 17 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68428 |     for(genvar  s = 0; s < SIMD;   s++)  assign  tree[SIMD-1+s] = p3[s][D[i]+:LO_WIDTH];
[2024-07-24 11:59:46,573]       |                                                                 ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:32: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's ADD generates 19 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68432 |      uwire [NODE_WIDTH-1:0]  s = $signed(tree[2*n+1]) + $signed(tree[2*n+2]);
[2024-07-24 11:59:46,573]       |                                ^
[2024-07-24 11:59:46,573] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68433:22: Operator ASSIGNW expects 19 bits on the Assign RHS, but Assign RHS's VARREF 's' generates 18 bits.
[2024-07-24 11:59:46,573]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,573] 68433 |      assign  tree[n] = s;
[2024-07-24 11:59:46,574]       |                      ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68442:29: Operator ASSIGNW expects 17 bits on the Assign RHS, but Assign RHS's VARREF 'Lo4' generates 19 bits.
[2024-07-24 11:59:46,574]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,574] 68442 |     if(i == 1)  assign  up4 = Lo4;
[2024-07-24 11:59:46,574]       |                             ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 18 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2024-07-24 11:59:46,574]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,574] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,574]       |                                                        ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 15 bits on the RHS, but RHS's VARREF 'hi4' generates 3 bits.
[2024-07-24 11:59:46,574]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,574] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,574]       |                    ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:20: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,574]        |                    ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152357:11: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152357 |     Count <= Count + (Last? 2**$clog2(LEN)-LEN+1 : 1);
[2024-07-24 11:59:46,574]        |           ^~
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152358:26: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'Count' generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152358 |     Last  <= (((LEN-2) & ~Count) == 0) && ((LEN&1) || !Last);
[2024-07-24 11:59:46,574]        |                          ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 6 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,574]        |                       ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,574]        |             ^~
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 6 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,574]        |                            ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152422:17: Logical operator LOGNOT expects 1 bit on the LHS, but LHS's SHIFTR generates 5 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152422 |   assign irdy = !((WP-FP) >> AWIDTH);
[2024-07-24 11:59:46,574]        |                 ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:16: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RP' generates 5 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,574]        |                ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152448:10: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152448 |       RP <= RP + (rewind? 2**(AWIDTH+1)-LEN+1 : 1);
[2024-07-24 11:59:46,574]        |          ^~
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152449:16: Operator ADD expects 5 bits on the RHS, but RHS's VARREF 'last_rep' generates 1 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152449 |       FP <= FP + last_rep;
[2024-07-24 11:59:46,574]        |                ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68456:20: Operator SUB expects 18 bits on the RHS, but RHS's VARREF 'hi4' generates 3 bits.
[2024-07-24 11:59:46,574]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,574] 68456 |     Res5[1] <= up4 - hi4;
[2024-07-24 11:59:46,574]       |                    ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68457:56: Operator ADD expects 19 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,574]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.blkDsp.genblk2.core
[2024-07-24 11:59:46,574] 68457 |     Res5[0] <= $signed({ hi4, {(D[1] - D[0]){1'b0}} }) + $signed({ 1'b0, lo4 });
[2024-07-24 11:59:46,574]       |                                                        ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 5 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,574]        |                       ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152387:13: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152387 |      RepCnt <= RepCnt + (RepLst? 2**$clog2(REP)-REP+1 : 1);
[2024-07-24 11:59:46,574]        |             ^~
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152388:28: Operator NOT expects 32 bits on the LHS, but LHS's VARREF 'RepCnt' generates 5 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_0.MVAU_rtl_0.inst.inst.activation_replay
[2024-07-24 11:59:46,574] 152388 |      RepLst <= (((REP-2) & ~RepCnt) == 0) && ((REP&1) || !RepLst);
[2024-07-24 11:59:46,574]        |                            ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177974:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 177974 | assign a  = $signed(in0);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177975:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 177975 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177976:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 177976 | assign c  = $signed(in2);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177979:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 177979 | assign p  = m_reg + c;
[2024-07-24 11:59:46,574]        |                   ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:177990:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 177990 | assign dout = p_reg;
[2024-07-24 11:59:46,574]        |             ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163456:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 163456 | assign a  = $signed(in0);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163457:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 163457 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163458:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 163458 | assign c  = $signed(in2);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163461:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 163461 | assign p  = m_reg + c;
[2024-07-24 11:59:46,574]        |                   ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163472:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 163472 | assign dout = p_reg;
[2024-07-24 11:59:46,574]        |             ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157447:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 157447 | assign a  = $signed(in0);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157448:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 157448 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157449:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 157449 | assign c  = $signed(in2);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157452:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 157452 | assign p  = m_reg + c;
[2024-07-24 11:59:46,574]        |                   ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157463:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 157463 | assign dout = p_reg;
[2024-07-24 11:59:46,574]        |             ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152177:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 152177 | assign a  = $signed(in0);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152178:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 152178 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152179:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 152179 | assign c  = $signed(in2);
[2024-07-24 11:59:46,574]        |           ^
[2024-07-24 11:59:46,574] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152182:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,574]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,574] 152182 | assign p  = m_reg + c;
[2024-07-24 11:59:46,574]        |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:152193:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 152193 | assign dout = p_reg;
[2024-07-24 11:59:46,575]        |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:138950:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 138950 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:138951:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 138951 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:138952:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 138952 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:138955:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 138955 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]        |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:138966:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 138966 | assign dout = p_reg;
[2024-07-24 11:59:46,575]        |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137438:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 137438 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137439:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 137439 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137440:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 137440 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137443:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 137443 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]        |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:137454:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 137454 | assign dout = p_reg;
[2024-07-24 11:59:46,575]        |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117386:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 117386 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117387:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 117387 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117388:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 117388 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]        |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117391:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 117391 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]        |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117402:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 117402 | assign dout = p_reg;
[2024-07-24 11:59:46,575]        |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90240:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 90240 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90241:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 90241 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90242:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 90242 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90245:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 90245 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]       |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:90256:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 90256 | assign dout = p_reg;
[2024-07-24 11:59:46,575]       |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80400:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 80400 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80401:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 80401 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80402:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 80402 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80405:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 80405 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]       |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:80416:13: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.mac_muladd_8s_4ns_13s_13_4_1_U1.VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 80416 | assign dout = p_reg;
[2024-07-24 11:59:46,575]       |             ^
[2024-07-24 11:59:46,575] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79052:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,575] 79052 | #0 ap_loop_init_int = 1'b1;
[2024-07-24 11:59:46,575]       |  ^
[2024-07-24 11:59:46,575] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79053:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,575]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,575] 79053 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,575]       |  ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:77262:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 77262 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:77263:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 77263 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:77264:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 77264 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:77267:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 77267 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]       |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:77278:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 77278 | assign dout = p_reg;
[2024-07-24 11:59:46,575]       |             ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56958:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 56958 | assign a  = $signed(in0);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56959:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 56959 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56960:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 56960 | assign c  = $signed(in2);
[2024-07-24 11:59:46,575]       |           ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56963:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,575] 56963 | assign p  = m_reg + c;
[2024-07-24 11:59:46,575]       |                   ^
[2024-07-24 11:59:46,575] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56974:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,575]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 56974 | assign dout = p_reg;
[2024-07-24 11:59:46,576]       |             ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54829:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 54829 | assign a  = $signed(in0);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54830:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 54830 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54831:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 54831 | assign c  = $signed(in2);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54834:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 54834 | assign p  = m_reg + c;
[2024-07-24 11:59:46,576]       |                   ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:54845:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 54845 | assign dout = p_reg;
[2024-07-24 11:59:46,576]       |             ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18200:11: Operator ASSIGNW expects 27 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 18200 | assign a  = $signed(in0);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18201:11: Operator ASSIGNW expects 18 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 4 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 18201 | assign b  = $unsigned(in1);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18202:11: Operator ASSIGNW expects 48 bits on the Assign RHS, but Assign RHS's SIGNED generates 14 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 18202 | assign c  = $signed(in2);
[2024-07-24 11:59:46,576]       |           ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18205:19: Operator ADD expects 48 bits on the LHS, but LHS's VARREF 'm_reg' generates 45 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 18205 | assign p  = m_reg + c;
[2024-07-24 11:59:46,576]       |                   ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18216:13: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'p_reg' generates 48 bits.
[2024-07-24 11:59:46,576]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.mac_muladd_8s_4ns_14s_14_4_1_U1.VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1_DSP48_0_U
[2024-07-24 11:59:46,576] 18216 | assign dout = p_reg;
[2024-07-24 11:59:46,576]       |             ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 15 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 14 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 13 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 16 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 12 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 11 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0_wstrm.inst.core
[2024-07-24 11:59:46,576] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,576]       |    ^~~~~~~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1062:63: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1062 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;
[2024-07-24 11:59:46,576]       |                                                               ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1065:22: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1065 |    if(rst)  GuardSem <= MAX_PENDING-1;
[2024-07-24 11:59:46,576]       |                      ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 8 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |                       ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |             ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 8 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,576]       |                       ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1138:29: Operator EQ expects 32 or 2 bits on the LHS, but LHS's SEL generates 1 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1138 |    uwire  cs = (p.ptr[SN:0] == 2**SN-1);
[2024-07-24 11:59:46,576]       |                             ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1269:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 5 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1269 |     assert(APtr < $signed(A_DEPTH-1)) else begin
[2024-07-24 11:59:46,576]       |                 ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 12 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,576]       |                                    ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1287:17: Bit extraction of array[9:0] requires 4 bit index, not 5 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1287 |     BDat <= ADat[APtr];
[2024-07-24 11:59:46,576]       |                 ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 4 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,576]       |                               ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:20: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core.impl
[2024-07-24 11:59:46,576]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,576]       |                    ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 7 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |                       ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |             ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 7 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2024-07-24 11:59:46,576]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,576]       |                       ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 11 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core.impl
[2024-07-24 11:59:46,576]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,576]       |                                    ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 6 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_4.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |                       ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_4.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |             ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 6 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_4.inst.core.impl
[2024-07-24 11:59:46,576]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,576]       |                       ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 10 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_4.inst.core.impl
[2024-07-24 11:59:46,576]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,576]       |                                    ^~
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 10 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_28.inst.core.impl
[2024-07-24 11:59:46,576]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,576]       |                       ^
[2024-07-24 11:59:46,576] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,576]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_28.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |             ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 10 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_28.inst.core.impl
[2024-07-24 11:59:46,577]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,577]       |                       ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 14 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_28.inst.core.impl
[2024-07-24 11:59:46,577]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,577]       |                                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 9 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_24.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |                       ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_24.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |             ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 9 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_24.inst.core.impl
[2024-07-24 11:59:46,577]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,577]       |                       ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 13 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_24.inst.core.impl
[2024-07-24 11:59:46,577]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,577]       |                                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |                       ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |             ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 5 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,577]       |                       ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's SEL generates 10 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,577]       |                                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1287:17: Bit extraction of array[11:0] requires 4 bit index, not 5 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1287 |     BDat <= ADat[APtr];
[2024-07-24 11:59:46,577]       |                 ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 5 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,577]       |                               ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:20: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core.impl
[2024-07-24 11:59:46,577]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,577]       |                    ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's SEL generates 9 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_1.inst.core.impl
[2024-07-24 11:59:46,577]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,577]       |                                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1062:63: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1062 |   logic signed [$clog2(MAX_PENDING):0]  GuardSem = MAX_PENDING-1;
[2024-07-24 11:59:46,577]       |                                                               ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1065:22: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1065 |    if(rst)  GuardSem <= MAX_PENDING-1;
[2024-07-24 11:59:46,577]       |                      ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:23: Operator ADD expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 2 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |                       ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1110:13: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1110 |      CnlCnt <= CnlCnt + (CnlLst? 1-CF : 1);
[2024-07-24 11:59:46,577]       |             ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1111:23: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'CnlCnt' generates 2 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1111 |      CnlLst <= CnlCnt == CF-2;
[2024-07-24 11:59:46,577]       |                       ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1269:17: Operator LTS expects 32 bits on the LHS, but LHS's VARREF 'APtr' generates 6 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1269 |     assert(APtr < $signed(A_DEPTH-1)) else begin
[2024-07-24 11:59:46,577]       |                 ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1273:36: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SEL generates 10 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1273 |     foreach(pipe[pe])  ADat[0][pe] <= pipe[pe][N].ptr;
[2024-07-24 11:59:46,577]       |                                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1287:17: Bit extraction of array[17:0] requires 5 bit index, not 6 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1287 |     BDat <= ADat[APtr];
[2024-07-24 11:59:46,577]       |                 ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:31: Operator ADD expects 32 bits on the LHS, but LHS's SEL generates 8 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,577]       |                               ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1294:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's ADD generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_0.inst.core.impl
[2024-07-24 11:59:46,577]  1294 |    assign odat[pe] = BDat[pe] + BIAS;
[2024-07-24 11:59:46,577]       |                    ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3940:4: Logical operator IF expects 1 bit on the If, but If's MODDIV generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_10.inst.impl.core
[2024-07-24 11:59:46,577]  3940 |    if(OBITS % IBITS) begin
[2024-07-24 11:59:46,577]       |    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3950:32: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_10.inst.impl.core
[2024-07-24 11:59:46,577]  3950 |   logic [$clog2(K):0]  ACnt = K-1;
[2024-07-24 11:59:46,577]       |                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3956:10: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_10.inst.impl.core
[2024-07-24 11:59:46,577]  3956 |     ACnt <= K-1;
[2024-07-24 11:59:46,577]       |          ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3961:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 3 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_10.inst.impl.core
[2024-07-24 11:59:46,577]  3961 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-07-24 11:59:46,577]       |                                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3961:48: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_10.inst.impl.core
[2024-07-24 11:59:46,577]  3961 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-07-24 11:59:46,577]       |                                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3950:32: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-07-24 11:59:46,577]  3950 |   logic [$clog2(K):0]  ACnt = K-1;
[2024-07-24 11:59:46,577]       |                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3956:10: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-07-24 11:59:46,577]  3956 |     ACnt <= K-1;
[2024-07-24 11:59:46,577]       |          ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3961:48: Operator COND expects 32 bits on the Conditional False, but Conditional False's VARREF 'ACnt' generates 2 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-07-24 11:59:46,577]  3961 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-07-24 11:59:46,577]       |                                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3961:48: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingDataWidthConverter_rtl_1.inst.impl.core
[2024-07-24 11:59:46,577]  3961 |     automatic type(ACnt)  acnt = (ovld && ordy)? K-1 : ACnt;
[2024-07-24 11:59:46,577]       |                                                ^
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 18 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,577]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_9.MVAU_rtl_9_wstrm.inst.core
[2024-07-24 11:59:46,577] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,577]       |    ^~~~~~~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68761:75: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
[2024-07-24 11:59:46,577]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_7.MVAU_rtl_7.inst.inst
[2024-07-24 11:59:46,577] 68761 |    if (!(SIGNED_ACTIVATIONS == 1 && ACTIVATION_WIDTH == 9 && COMPUTE_CORE == "mvu_vvu_8sx9_dsp58")) begin
[2024-07-24 11:59:46,577]       |                                                                           ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68766:20: Operator EQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
[2024-07-24 11:59:46,577]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_7.MVAU_rtl_7.inst.inst
[2024-07-24 11:59:46,577] 68766 |   if (COMPUTE_CORE == "mvu_vvu_8sx9_dsp58") begin
[2024-07-24 11:59:46,577]       |                    ^~
[2024-07-24 11:59:46,577] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68776:21: Operator NEQ expects 144 bits on the LHS, but LHS's VARREF 'COMPUTE_CORE' generates 120 bits.
[2024-07-24 11:59:46,577]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_7.MVAU_rtl_7.inst.inst
[2024-07-24 11:59:46,577] 68776 |    if (COMPUTE_CORE != "mvu_vvu_8sx9_dsp58" && COMPUTE_CORE != "mvu_vvu_lut") begin
[2024-07-24 11:59:46,577]       |                     ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:50576:4: Output port connection 'ip_addr' expects 20 bits on the pin connection, but pin connection's VARREF 'config_address' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.MVAU_rtl_13.MVAU_rtl_13_wstrm.inst.core
[2024-07-24 11:59:46,578] 50576 |   .ip_addr(config_address),
[2024-07-24 11:59:46,578]       |    ^~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2175:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2175 |  xcount_t  XEnd = INIT_XEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2176:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2176 |  xcount_t  XOn  = INIT_XON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2177:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2177 |  xcount_t  XOff = INIT_XOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2180:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2180 |  ycount_t  YEnd = INIT_YEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2181:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2181 |  ycount_t  YOn  = INIT_YON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2182:19: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2182 |  ycount_t  YOff = INIT_YOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2187:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2187 |    0*4:  XOn  <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2188:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2188 |    1*4:  XOff <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2189:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2189 |    2*4:  XEnd <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2190:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2190 |    3*4:  YOn  <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2191:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2191 |    4*4:  YOff <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2192:15: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2192 |    5*4:  YEnd <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,578]       |                       ^
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,578]       |                        ^~
[2024-07-24 11:59:46,578] %Warning-UNPACKED: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2250:10: Unsupported: Unpacked struct/union
[2024-07-24 11:59:46,578]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_5.inst.impl.padding
[2024-07-24 11:59:46,578]  2250 |  typedef struct {
[2024-07-24 11:59:46,578]       |          ^~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2175:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2175 |  xcount_t  XEnd = INIT_XEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2176:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2176 |  xcount_t  XOn  = INIT_XON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2177:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2177 |  xcount_t  XOff = INIT_XOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2180:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2180 |  ycount_t  YEnd = INIT_YEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2181:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2181 |  ycount_t  YOn  = INIT_YON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2182:19: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2182 |  ycount_t  YOff = INIT_YOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2187:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2187 |    0*4:  XOn  <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2188:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2188 |    1*4:  XOff <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2189:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2189 |    2*4:  XEnd <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2190:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2190 |    3*4:  YOn  <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2191:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2191 |    4*4:  YOff <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2192:15: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2192 |    5*4:  YEnd <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,578]       |                       ^
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_3.inst.impl.padding
[2024-07-24 11:59:46,578]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,578]       |                        ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2175:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2175 |  xcount_t  XEnd = INIT_XEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2176:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2176 |  xcount_t  XOn  = INIT_XON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2177:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2177 |  xcount_t  XOff = INIT_XOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2180:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2180 |  ycount_t  YEnd = INIT_YEND;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2181:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2181 |  ycount_t  YOn  = INIT_YON;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2182:19: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2182 |  ycount_t  YOff = INIT_YOFF;
[2024-07-24 11:59:46,578]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2187:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,578]  2187 |    0*4:  XOn  <= wd;
[2024-07-24 11:59:46,578]       |               ^~
[2024-07-24 11:59:46,578] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2188:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,578]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2188 |    1*4:  XOff <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2189:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2189 |    2*4:  XEnd <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2190:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2190 |    3*4:  YOn  <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2191:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2191 |    4*4:  YOff <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2192:15: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2192 |    5*4:  YEnd <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,579]       |                       ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_2.inst.impl.padding
[2024-07-24 11:59:46,579]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,579]       |                        ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2175:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XEND' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2175 |  xcount_t  XEnd = INIT_XEND;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2176:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XON' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2176 |  xcount_t  XOn  = INIT_XON;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2177:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_XOFF' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2177 |  xcount_t  XOff = INIT_XOFF;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2180:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YEND' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2180 |  ycount_t  YEnd = INIT_YEND;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2181:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YON' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2181 |  ycount_t  YOn  = INIT_YON;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2182:19: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'INIT_YOFF' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2182 |  ycount_t  YOff = INIT_YOFF;
[2024-07-24 11:59:46,579]       |                   ^~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2187:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2187 |    0*4:  XOn  <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2188:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2188 |    1*4:  XOff <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2189:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2189 |    2*4:  XEnd <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2190:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2190 |    3*4:  YOn  <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2191:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2191 |    4*4:  YOff <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2192:15: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'wd' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2192 |    5*4:  YEnd <= wd;
[2024-07-24 11:59:46,579]       |               ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,579]       |                       ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_13.inst.impl.padding
[2024-07-24 11:59:46,579]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,579]       |                        ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_10.inst.impl.padding
[2024-07-24 11:59:46,579]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,579]       |                       ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_10.inst.impl.padding
[2024-07-24 11:59:46,579]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,579]       |                        ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2024-07-24 11:59:46,579]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,579]       |                       ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_1.inst.impl.padding
[2024-07-24 11:59:46,579]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,579]       |                        ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2218:23: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2024-07-24 11:59:46,579]  2218 |  scount_t  SCount = SF-2;
[2024-07-24 11:59:46,579]       |                       ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2223:24: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's SUB generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.FMPadding_rtl_0.inst.impl.padding
[2024-07-24 11:59:46,579]  2223 |   if(sclr)      SCount <= SF-2;
[2024-07-24 11:59:46,579]       |                        ^~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12760:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12760 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,579]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12761:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12761 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,579]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,579]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12763:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12763 |     logic signed [$clog2(LOOP_KW_ITERATIONS  +2)+1-1:0]  Counter_loop_kw   = LOOP_KW_ITERATIONS;
[2024-07-24 11:59:46,579]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12764:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12764 |     logic signed [$clog2(LOOP_SIMD_ITERATIONS+2)+1-1:0]  Counter_loop_simd = LOOP_SIMD_ITERATIONS;
[2024-07-24 11:59:46,579]       |                                                                              ^~~~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12770:41: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12770 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2024-07-24 11:59:46,579]       |                                         ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12771:41: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12771 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2024-07-24 11:59:46,579]       |                                         ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12772:41: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12772 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2024-07-24 11:59:46,579]       |                                         ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12773:41: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12773 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2024-07-24 11:59:46,579]       |                                         ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12774:41: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12774 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2024-07-24 11:59:46,579]       |                                         ^
[2024-07-24 11:59:46,579] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12780:22: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,579]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,579] 12780 |     assign tail_incr =
[2024-07-24 11:59:46,579]       |                      ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12806:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12806 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12807:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12807 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12809:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12809 |             Counter_loop_kw   <= LOOP_KW_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12810:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12810 |             Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12817:39: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_SIMD_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12817 |                     Counter_loop_simd <= LOOP_SIMD_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                       ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12820:41: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KW_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12820 |                         Counter_loop_kw <= LOOP_KW_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                         ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                             ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12826:48: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12826 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12828:54: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12828 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                      ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12760:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12760 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12761:78: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12761 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12806:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12806 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12807:31: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12807 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12826:48: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12826 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12828:54: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12828 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                      ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                             ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12760:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12760 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12761:78: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12761 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12806:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12806 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12807:31: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12807 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12826:48: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12826 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12828:54: Operator ASSIGNDLY expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12828 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                      ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                               ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                             ^~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12760:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12760 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12761:78: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12761 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,580]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12770:41: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12770 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2024-07-24 11:59:46,580]       |                                         ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12771:41: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12771 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2024-07-24 11:59:46,580]       |                                         ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12772:41: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12772 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2024-07-24 11:59:46,580]       |                                         ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12773:41: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12773 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2024-07-24 11:59:46,580]       |                                         ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12774:41: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12774 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2024-07-24 11:59:46,580]       |                                         ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12780:22: Operator ASSIGNW expects 15 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,580]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,580] 12780 |     assign tail_incr =
[2024-07-24 11:59:46,580]       |                      ^
[2024-07-24 11:59:46,580] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12806:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12806 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12807:31: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12807 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                             ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12826:48: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12826 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12828:54: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12828 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                      ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                             ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12760:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12760 |     logic signed [$clog2(LOOP_H_ITERATIONS   +2)+1-1:0]  Counter_loop_h    = LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12761:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12761 |     logic signed [$clog2(LOOP_W_ITERATIONS   +2)+1-1:0]  Counter_loop_w    = LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                                              ^~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12770:41: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12770 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12771:41: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12771 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12772:41: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12772 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12773:41: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12773 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12774:41: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12774 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12780:22: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12780 |     assign tail_incr =
[2024-07-24 11:59:46,581]       |                      ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12806:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12806 |             Counter_loop_h    <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12807:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12807 |             Counter_loop_w    <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                             ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12826:48: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_W_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12826 |                                 Counter_loop_w <= LOOP_W_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12828:54: Operator ASSIGNDLY expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_H_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12828 |                                 else  Counter_loop_h <= LOOP_H_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                      ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12762:78: Operator ASSIGN expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12762 |     logic signed [$clog2(LOOP_KH_ITERATIONS  +2)+1-1:0]  Counter_loop_kh   = LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                                                              ^~~~~~~~~~~~~~~~~~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12770:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_SIMD' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12770 |             STATE_LOOP_SIMD : addr_incr = HEAD_INCR_SIMD;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12771:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KW' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12771 |             STATE_LOOP_KW   : addr_incr = HEAD_INCR_KW;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12772:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_KH' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12772 |             STATE_LOOP_KH   : addr_incr = HEAD_INCR_KH;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12773:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_W' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12773 |             STATE_LOOP_W    : addr_incr = HEAD_INCR_W;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12774:41: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's VARREF 'HEAD_INCR_H' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12774 |             STATE_LOOP_H    : addr_incr = HEAD_INCR_H;
[2024-07-24 11:59:46,581]       |                                         ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12780:22: Operator ASSIGNW expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12780 |     assign tail_incr =
[2024-07-24 11:59:46,581]       |                      ^
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12808:31: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12808 |             Counter_loop_kh   <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                               ^~
[2024-07-24 11:59:46,581] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12823:45: Operator ASSIGNDLY expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'LOOP_KH_ITERATIONS' generates 32 bits.
[2024-07-24 11:59:46,581]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl.controller_inst
[2024-07-24 11:59:46,581] 12823 |                             Counter_loop_kh <= LOOP_KH_ITERATIONS;
[2024-07-24 11:59:46,581]       |                                             ^~
[2024-07-24 11:59:46,581] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:149693:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,581]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,581] 149693 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,581]        |  ^
[2024-07-24 11:59:46,581] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:149694:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,581]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,581] 149694 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,581]        |  ^
[2024-07-24 11:59:46,581] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:147090:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,581]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,581] 147090 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,581]        |  ^
[2024-07-24 11:59:46,581] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:147091:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,581]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,581] 147091 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,581]        |  ^
[2024-07-24 11:59:46,581] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141402:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,581]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,581] 141402 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141403:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 141403 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:140775:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 140775 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:140776:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 140776 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:126570:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 126570 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:126571:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 126571 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:116579:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 116579 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:116580:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 116580 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106737:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 106737 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106738:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 106738 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:102810:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 102810 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:102811:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 102811 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:100527:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 100527 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:100528:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 100528 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]        |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:73985:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,582] 73985 | #0 ap_loop_init_int = 1'b1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:73986:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,582] 73986 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55360:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 55360 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55361:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 55361 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55251:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,582] 55251 | #0 ap_loop_init_int = 1'b1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55252:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45.flow_control_loop_pipe_sequential_init_U
[2024-07-24 11:59:46,582] 55252 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53715:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 53715 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:53716:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 53716 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49160:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 49160 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49161:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,582] 49161 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28732:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28732 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28733:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28733 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28734:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28734 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28735:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28735 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28736:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28736 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:28737:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,582]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 28737 | #0 ap_done_reg = 1'b0;
[2024-07-24 11:59:46,582]       |  ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:42439:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 42439 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,582]       |                             ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:42463:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 42463 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,582]       |                             ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:42487:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 42487 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,582]       |                             ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:42511:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 42511 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,582]       |                             ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:42535:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 42535 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,582]       |                             ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43094:46: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 43094 | assign ap_phi_reg_pp0_iter0_inElem_reg_10060 = 'bx;
[2024-07-24 11:59:46,582]       |                                              ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43632:31: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'nf_2_reg_34604_pp0_iter2_reg' generates 32 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 43632 | assign idxprom2_i_fu_20444_p1 = nf_2_reg_34604_pp0_iter2_reg;
[2024-07-24 11:59:46,582]       |                               ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43644:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,582]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,582] 43644 | assign p_ZL7threshs_0_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,582]       |                                ^
[2024-07-24 11:59:46,582] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43646:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43646 | assign p_ZL7threshs_100_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43648:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43648 | assign p_ZL7threshs_101_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43650:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43650 | assign p_ZL7threshs_102_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43652:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43652 | assign p_ZL7threshs_103_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43654:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43654 | assign p_ZL7threshs_104_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43656:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43656 | assign p_ZL7threshs_105_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43658:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43658 | assign p_ZL7threshs_106_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43660:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43660 | assign p_ZL7threshs_107_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43662:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43662 | assign p_ZL7threshs_108_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43664:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43664 | assign p_ZL7threshs_109_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43666:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43666 | assign p_ZL7threshs_10_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                 ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43668:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43668 | assign p_ZL7threshs_110_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43670:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43670 | assign p_ZL7threshs_111_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43672:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43672 | assign p_ZL7threshs_112_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43674:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43674 | assign p_ZL7threshs_113_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43676:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43676 | assign p_ZL7threshs_114_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43678:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43678 | assign p_ZL7threshs_115_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43680:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43680 | assign p_ZL7threshs_116_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43682:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43682 | assign p_ZL7threshs_117_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43684:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43684 | assign p_ZL7threshs_118_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43686:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43686 | assign p_ZL7threshs_119_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43688:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43688 | assign p_ZL7threshs_11_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                 ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43690:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43690 | assign p_ZL7threshs_120_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43692:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43692 | assign p_ZL7threshs_121_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43694:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43694 | assign p_ZL7threshs_122_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43696:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43696 | assign p_ZL7threshs_123_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43698:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43698 | assign p_ZL7threshs_124_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43700:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43700 | assign p_ZL7threshs_125_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43702:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43702 | assign p_ZL7threshs_126_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43704:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43704 | assign p_ZL7threshs_127_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43706:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43706 | assign p_ZL7threshs_128_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43708:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43708 | assign p_ZL7threshs_129_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43710:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43710 | assign p_ZL7threshs_12_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                 ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43712:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43712 | assign p_ZL7threshs_130_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43714:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43714 | assign p_ZL7threshs_131_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43716:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43716 | assign p_ZL7threshs_132_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43718:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43718 | assign p_ZL7threshs_133_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,583]       |                                  ^
[2024-07-24 11:59:46,583] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43720:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,583]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,583] 43720 | assign p_ZL7threshs_134_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43722:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43722 | assign p_ZL7threshs_135_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43724:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43724 | assign p_ZL7threshs_136_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43726:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43726 | assign p_ZL7threshs_137_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43728:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43728 | assign p_ZL7threshs_138_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43730:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43730 | assign p_ZL7threshs_139_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43732:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43732 | assign p_ZL7threshs_13_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                 ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43734:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43734 | assign p_ZL7threshs_140_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43736:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43736 | assign p_ZL7threshs_141_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43738:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43738 | assign p_ZL7threshs_142_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43740:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43740 | assign p_ZL7threshs_143_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43742:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43742 | assign p_ZL7threshs_144_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43744:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43744 | assign p_ZL7threshs_145_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43746:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43746 | assign p_ZL7threshs_146_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43748:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43748 | assign p_ZL7threshs_147_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43750:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43750 | assign p_ZL7threshs_148_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43752:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43752 | assign p_ZL7threshs_149_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43754:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43754 | assign p_ZL7threshs_14_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                 ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43756:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43756 | assign p_ZL7threshs_150_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43758:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43758 | assign p_ZL7threshs_151_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43760:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43760 | assign p_ZL7threshs_152_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43762:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43762 | assign p_ZL7threshs_153_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43764:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43764 | assign p_ZL7threshs_154_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43766:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43766 | assign p_ZL7threshs_155_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43768:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43768 | assign p_ZL7threshs_156_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43770:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43770 | assign p_ZL7threshs_157_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43772:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43772 | assign p_ZL7threshs_158_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43774:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43774 | assign p_ZL7threshs_159_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43776:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43776 | assign p_ZL7threshs_15_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                 ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43778:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43778 | assign p_ZL7threshs_160_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43780:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43780 | assign p_ZL7threshs_161_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43782:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43782 | assign p_ZL7threshs_162_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43784:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43784 | assign p_ZL7threshs_163_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43786:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43786 | assign p_ZL7threshs_164_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43788:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43788 | assign p_ZL7threshs_165_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43790:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43790 | assign p_ZL7threshs_166_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43792:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43792 | assign p_ZL7threshs_167_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43794:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,584]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,584] 43794 | assign p_ZL7threshs_168_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,584]       |                                  ^
[2024-07-24 11:59:46,584] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43796:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43796 | assign p_ZL7threshs_169_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43798:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43798 | assign p_ZL7threshs_16_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                 ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43800:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43800 | assign p_ZL7threshs_170_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43802:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43802 | assign p_ZL7threshs_171_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43804:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43804 | assign p_ZL7threshs_172_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43806:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43806 | assign p_ZL7threshs_173_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43808:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43808 | assign p_ZL7threshs_174_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43810:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43810 | assign p_ZL7threshs_175_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43812:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43812 | assign p_ZL7threshs_176_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43814:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43814 | assign p_ZL7threshs_177_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43816:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43816 | assign p_ZL7threshs_178_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43818:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43818 | assign p_ZL7threshs_179_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43820:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43820 | assign p_ZL7threshs_17_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                 ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43822:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43822 | assign p_ZL7threshs_180_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43824:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43824 | assign p_ZL7threshs_181_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43826:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43826 | assign p_ZL7threshs_182_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43828:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43828 | assign p_ZL7threshs_183_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43830:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43830 | assign p_ZL7threshs_184_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43832:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43832 | assign p_ZL7threshs_185_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43834:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43834 | assign p_ZL7threshs_186_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43836:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43836 | assign p_ZL7threshs_187_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43838:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43838 | assign p_ZL7threshs_188_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43840:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43840 | assign p_ZL7threshs_189_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43842:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43842 | assign p_ZL7threshs_18_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                 ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43844:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43844 | assign p_ZL7threshs_190_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43846:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43846 | assign p_ZL7threshs_191_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43848:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43848 | assign p_ZL7threshs_192_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43850:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43850 | assign p_ZL7threshs_193_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43852:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43852 | assign p_ZL7threshs_194_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43854:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43854 | assign p_ZL7threshs_195_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43856:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43856 | assign p_ZL7threshs_196_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43858:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43858 | assign p_ZL7threshs_197_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43860:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43860 | assign p_ZL7threshs_198_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43862:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43862 | assign p_ZL7threshs_199_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43864:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43864 | assign p_ZL7threshs_19_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                 ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43866:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43866 | assign p_ZL7threshs_1_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43868:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43868 | assign p_ZL7threshs_200_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,585]       |                                  ^
[2024-07-24 11:59:46,585] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43870:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,585]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,585] 43870 | assign p_ZL7threshs_201_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43872:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43872 | assign p_ZL7threshs_202_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43874:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43874 | assign p_ZL7threshs_203_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43876:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43876 | assign p_ZL7threshs_204_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43878:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43878 | assign p_ZL7threshs_205_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43880:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43880 | assign p_ZL7threshs_206_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43882:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43882 | assign p_ZL7threshs_207_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43884:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43884 | assign p_ZL7threshs_208_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43886:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43886 | assign p_ZL7threshs_209_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43888:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43888 | assign p_ZL7threshs_20_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                 ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43890:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43890 | assign p_ZL7threshs_210_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43892:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43892 | assign p_ZL7threshs_211_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43894:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43894 | assign p_ZL7threshs_212_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43896:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43896 | assign p_ZL7threshs_213_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43898:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43898 | assign p_ZL7threshs_214_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43900:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43900 | assign p_ZL7threshs_215_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43902:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43902 | assign p_ZL7threshs_216_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43904:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43904 | assign p_ZL7threshs_217_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43906:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43906 | assign p_ZL7threshs_218_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43908:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43908 | assign p_ZL7threshs_219_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43910:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43910 | assign p_ZL7threshs_21_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                 ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43912:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43912 | assign p_ZL7threshs_220_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43914:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43914 | assign p_ZL7threshs_221_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43916:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43916 | assign p_ZL7threshs_222_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43918:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43918 | assign p_ZL7threshs_223_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43920:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43920 | assign p_ZL7threshs_224_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43922:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43922 | assign p_ZL7threshs_225_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43924:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43924 | assign p_ZL7threshs_226_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43926:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43926 | assign p_ZL7threshs_227_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43928:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43928 | assign p_ZL7threshs_228_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43930:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43930 | assign p_ZL7threshs_229_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43932:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43932 | assign p_ZL7threshs_22_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                 ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43934:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43934 | assign p_ZL7threshs_230_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43936:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43936 | assign p_ZL7threshs_231_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43938:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43938 | assign p_ZL7threshs_232_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43940:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43940 | assign p_ZL7threshs_233_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43942:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43942 | assign p_ZL7threshs_234_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,586] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43944:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,586]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,586] 43944 | assign p_ZL7threshs_235_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,586]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43946:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43946 | assign p_ZL7threshs_236_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43948:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43948 | assign p_ZL7threshs_237_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43950:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43950 | assign p_ZL7threshs_238_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43952:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43952 | assign p_ZL7threshs_239_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43954:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43954 | assign p_ZL7threshs_23_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43956:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43956 | assign p_ZL7threshs_240_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43958:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43958 | assign p_ZL7threshs_241_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43960:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43960 | assign p_ZL7threshs_242_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43962:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43962 | assign p_ZL7threshs_243_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43964:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43964 | assign p_ZL7threshs_244_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43966:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43966 | assign p_ZL7threshs_245_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43968:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43968 | assign p_ZL7threshs_246_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43970:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43970 | assign p_ZL7threshs_247_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43972:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43972 | assign p_ZL7threshs_248_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43974:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43974 | assign p_ZL7threshs_249_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43976:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43976 | assign p_ZL7threshs_24_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43978:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43978 | assign p_ZL7threshs_250_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43980:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43980 | assign p_ZL7threshs_251_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43982:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43982 | assign p_ZL7threshs_252_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43984:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43984 | assign p_ZL7threshs_253_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43986:34: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43986 | assign p_ZL7threshs_254_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                  ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43988:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43988 | assign p_ZL7threshs_25_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43990:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43990 | assign p_ZL7threshs_26_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43992:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43992 | assign p_ZL7threshs_27_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43994:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43994 | assign p_ZL7threshs_28_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43996:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43996 | assign p_ZL7threshs_29_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:43998:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 43998 | assign p_ZL7threshs_2_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44000:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44000 | assign p_ZL7threshs_30_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44002:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44002 | assign p_ZL7threshs_31_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44004:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44004 | assign p_ZL7threshs_32_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44006:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44006 | assign p_ZL7threshs_33_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44008:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44008 | assign p_ZL7threshs_34_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44010:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44010 | assign p_ZL7threshs_35_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44012:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44012 | assign p_ZL7threshs_36_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44014:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44014 | assign p_ZL7threshs_37_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44016:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44016 | assign p_ZL7threshs_38_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44018:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,587]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,587] 44018 | assign p_ZL7threshs_39_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,587]       |                                 ^
[2024-07-24 11:59:46,587] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44020:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44020 | assign p_ZL7threshs_3_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44022:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44022 | assign p_ZL7threshs_40_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44024:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44024 | assign p_ZL7threshs_41_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44026:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44026 | assign p_ZL7threshs_42_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44028:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44028 | assign p_ZL7threshs_43_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44030:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44030 | assign p_ZL7threshs_44_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44032:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44032 | assign p_ZL7threshs_45_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44034:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44034 | assign p_ZL7threshs_46_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44036:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44036 | assign p_ZL7threshs_47_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44038:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44038 | assign p_ZL7threshs_48_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44040:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44040 | assign p_ZL7threshs_49_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44042:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44042 | assign p_ZL7threshs_4_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44044:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44044 | assign p_ZL7threshs_50_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44046:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44046 | assign p_ZL7threshs_51_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44048:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44048 | assign p_ZL7threshs_52_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44050:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44050 | assign p_ZL7threshs_53_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44052:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44052 | assign p_ZL7threshs_54_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44054:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44054 | assign p_ZL7threshs_55_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44056:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44056 | assign p_ZL7threshs_56_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44058:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44058 | assign p_ZL7threshs_57_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44060:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44060 | assign p_ZL7threshs_58_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44062:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44062 | assign p_ZL7threshs_59_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44064:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44064 | assign p_ZL7threshs_5_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44066:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44066 | assign p_ZL7threshs_60_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44068:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44068 | assign p_ZL7threshs_61_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44070:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44070 | assign p_ZL7threshs_62_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44072:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44072 | assign p_ZL7threshs_63_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44074:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44074 | assign p_ZL7threshs_64_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44076:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44076 | assign p_ZL7threshs_65_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44078:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44078 | assign p_ZL7threshs_66_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44080:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44080 | assign p_ZL7threshs_67_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44082:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44082 | assign p_ZL7threshs_68_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44084:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44084 | assign p_ZL7threshs_69_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44086:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44086 | assign p_ZL7threshs_6_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44088:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44088 | assign p_ZL7threshs_70_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44090:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44090 | assign p_ZL7threshs_71_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44092:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44092 | assign p_ZL7threshs_72_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,588]       |                                 ^
[2024-07-24 11:59:46,588] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44094:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,588]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,588] 44094 | assign p_ZL7threshs_73_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44096:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44096 | assign p_ZL7threshs_74_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44098:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44098 | assign p_ZL7threshs_75_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44100:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44100 | assign p_ZL7threshs_76_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44102:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44102 | assign p_ZL7threshs_77_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44104:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44104 | assign p_ZL7threshs_78_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44106:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44106 | assign p_ZL7threshs_79_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44108:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44108 | assign p_ZL7threshs_7_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44110:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44110 | assign p_ZL7threshs_80_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44112:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44112 | assign p_ZL7threshs_81_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44114:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44114 | assign p_ZL7threshs_82_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44116:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44116 | assign p_ZL7threshs_83_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44118:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44118 | assign p_ZL7threshs_84_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44120:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44120 | assign p_ZL7threshs_85_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44122:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44122 | assign p_ZL7threshs_86_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44124:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44124 | assign p_ZL7threshs_87_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44126:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44126 | assign p_ZL7threshs_88_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44128:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44128 | assign p_ZL7threshs_89_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44130:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44130 | assign p_ZL7threshs_8_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44132:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44132 | assign p_ZL7threshs_90_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44134:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44134 | assign p_ZL7threshs_91_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44136:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44136 | assign p_ZL7threshs_92_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44138:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44138 | assign p_ZL7threshs_93_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44140:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44140 | assign p_ZL7threshs_94_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44142:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44142 | assign p_ZL7threshs_95_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44144:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44144 | assign p_ZL7threshs_96_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44146:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44146 | assign p_ZL7threshs_97_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44148:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44148 | assign p_ZL7threshs_98_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44150:33: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44150 | assign p_ZL7threshs_99_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                 ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44152:32: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'idxprom2_i_fu_20444_p1' generates 64 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44152 | assign p_ZL7threshs_9_address0 = idxprom2_i_fu_20444_p1;
[2024-07-24 11:59:46,589]       |                                ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44154:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44154 | assign sext_ln108_100_fu_22598_p1 = $signed(p_ZL7threshs_100_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44156:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44156 | assign sext_ln108_101_fu_22617_p1 = $signed(p_ZL7threshs_101_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44158:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44158 | assign sext_ln108_102_fu_22636_p1 = $signed(p_ZL7threshs_102_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44160:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44160 | assign sext_ln108_103_fu_22655_p1 = $signed(p_ZL7threshs_103_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44162:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44162 | assign sext_ln108_104_fu_22674_p1 = $signed(p_ZL7threshs_104_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44164:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44164 | assign sext_ln108_105_fu_22693_p1 = $signed(p_ZL7threshs_105_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44166:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44166 | assign sext_ln108_106_fu_22712_p1 = $signed(p_ZL7threshs_106_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,589] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44168:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,589]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,589] 44168 | assign sext_ln108_107_fu_22731_p1 = $signed(p_ZL7threshs_107_q0);
[2024-07-24 11:59:46,589]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44170:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44170 | assign sext_ln108_108_fu_22750_p1 = $signed(p_ZL7threshs_108_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44172:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44172 | assign sext_ln108_109_fu_22769_p1 = $signed(p_ZL7threshs_109_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44174:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44174 | assign sext_ln108_10_fu_20888_p1 = $signed(p_ZL7threshs_10_q0);
[2024-07-24 11:59:46,590]       |                                  ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44176:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44176 | assign sext_ln108_110_fu_22788_p1 = $signed(p_ZL7threshs_110_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44178:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44178 | assign sext_ln108_111_fu_22807_p1 = $signed(p_ZL7threshs_111_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44180:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44180 | assign sext_ln108_112_fu_22826_p1 = $signed(p_ZL7threshs_112_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44182:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44182 | assign sext_ln108_113_fu_22845_p1 = $signed(p_ZL7threshs_113_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44184:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44184 | assign sext_ln108_114_fu_22864_p1 = $signed(p_ZL7threshs_114_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44186:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44186 | assign sext_ln108_115_fu_22883_p1 = $signed(p_ZL7threshs_115_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44188:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44188 | assign sext_ln108_116_fu_22902_p1 = $signed(p_ZL7threshs_116_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44190:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44190 | assign sext_ln108_117_fu_22921_p1 = $signed(p_ZL7threshs_117_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44192:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44192 | assign sext_ln108_118_fu_22940_p1 = $signed(p_ZL7threshs_118_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44194:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44194 | assign sext_ln108_119_fu_22959_p1 = $signed(p_ZL7threshs_119_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44196:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44196 | assign sext_ln108_11_fu_20907_p1 = $signed(p_ZL7threshs_11_q0);
[2024-07-24 11:59:46,590]       |                                  ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44198:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44198 | assign sext_ln108_120_fu_22978_p1 = $signed(p_ZL7threshs_120_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44200:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44200 | assign sext_ln108_121_fu_22997_p1 = $signed(p_ZL7threshs_121_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44202:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44202 | assign sext_ln108_122_fu_23016_p1 = $signed(p_ZL7threshs_122_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44204:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44204 | assign sext_ln108_123_fu_23035_p1 = $signed(p_ZL7threshs_123_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44206:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44206 | assign sext_ln108_124_fu_23054_p1 = $signed(p_ZL7threshs_124_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44208:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44208 | assign sext_ln108_125_fu_23073_p1 = $signed(p_ZL7threshs_125_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44210:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44210 | assign sext_ln108_126_fu_23092_p1 = $signed(p_ZL7threshs_126_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44212:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44212 | assign sext_ln108_127_fu_23111_p1 = $signed(p_ZL7threshs_127_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44214:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44214 | assign sext_ln108_128_fu_23130_p1 = $signed(p_ZL7threshs_128_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44216:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44216 | assign sext_ln108_129_fu_23149_p1 = $signed(p_ZL7threshs_129_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44218:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44218 | assign sext_ln108_12_fu_20926_p1 = $signed(p_ZL7threshs_12_q0);
[2024-07-24 11:59:46,590]       |                                  ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44220:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44220 | assign sext_ln108_130_fu_23168_p1 = $signed(p_ZL7threshs_130_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44222:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 8 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44222 | assign sext_ln108_131_fu_23187_p1 = $signed(p_ZL7threshs_131_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44224:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44224 | assign sext_ln108_132_fu_23928_p1 = $signed(p_ZL7threshs_170_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44226:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44226 | assign sext_ln108_133_fu_23951_p1 = $signed(p_ZL7threshs_171_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44228:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44228 | assign sext_ln108_134_fu_23974_p1 = $signed(p_ZL7threshs_172_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44230:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44230 | assign sext_ln108_135_fu_23997_p1 = $signed(p_ZL7threshs_173_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44232:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44232 | assign sext_ln108_136_fu_24020_p1 = $signed(p_ZL7threshs_174_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44234:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44234 | assign sext_ln108_137_fu_24043_p1 = $signed(p_ZL7threshs_175_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44236:35: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44236 | assign sext_ln108_138_fu_24066_p1 = $signed(p_ZL7threshs_176_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44238:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44238 | assign sext_ln108_139_fu_24697_p1 = $signed(p_ZL7threshs_209_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44240:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44240 | assign sext_ln108_13_fu_20945_p1 = $signed(p_ZL7threshs_13_q0);
[2024-07-24 11:59:46,590]       |                                  ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44242:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,590] 44242 | assign sext_ln108_140_fu_24720_p1 = $signed(p_ZL7threshs_210_q0);
[2024-07-24 11:59:46,590]       |                                   ^
[2024-07-24 11:59:46,590] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44244:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,590]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44244 | assign sext_ln108_141_fu_24743_p1 = $signed(p_ZL7threshs_211_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44246:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44246 | assign sext_ln108_142_fu_24766_p1 = $signed(p_ZL7threshs_212_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44248:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44248 | assign sext_ln108_143_fu_24789_p1 = $signed(p_ZL7threshs_213_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44250:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44250 | assign sext_ln108_144_fu_24812_p1 = $signed(p_ZL7threshs_214_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44252:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44252 | assign sext_ln108_145_fu_24835_p1 = $signed(p_ZL7threshs_215_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44254:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44254 | assign sext_ln108_146_fu_24858_p1 = $signed(p_ZL7threshs_216_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44256:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44256 | assign sext_ln108_147_fu_24881_p1 = $signed(p_ZL7threshs_217_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44258:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44258 | assign sext_ln108_148_fu_24904_p1 = $signed(p_ZL7threshs_218_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44260:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44260 | assign sext_ln108_149_fu_24927_p1 = $signed(p_ZL7threshs_219_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44262:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44262 | assign sext_ln108_14_fu_20964_p1 = $signed(p_ZL7threshs_14_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44264:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44264 | assign sext_ln108_150_fu_24950_p1 = $signed(p_ZL7threshs_220_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44266:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 10 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44266 | assign sext_ln108_151_fu_24973_p1 = $signed(p_ZL7threshs_221_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44268:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44268 | assign sext_ln108_152_fu_24996_p1 = $signed(p_ZL7threshs_222_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44270:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44270 | assign sext_ln108_153_fu_25019_p1 = $signed(p_ZL7threshs_223_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44272:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44272 | assign sext_ln108_154_fu_25042_p1 = $signed(p_ZL7threshs_224_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44274:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44274 | assign sext_ln108_155_fu_25065_p1 = $signed(p_ZL7threshs_225_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44276:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44276 | assign sext_ln108_156_fu_25088_p1 = $signed(p_ZL7threshs_226_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44278:35: Operator ASSIGNW expects 11 bits on the Assign RHS, but Assign RHS's SIGNED generates 9 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44278 | assign sext_ln108_157_fu_25111_p1 = $signed(p_ZL7threshs_227_q0);
[2024-07-24 11:59:46,591]       |                                   ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44280:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44280 | assign sext_ln108_15_fu_20983_p1 = $signed(p_ZL7threshs_15_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44282:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44282 | assign sext_ln108_16_fu_21002_p1 = $signed(p_ZL7threshs_16_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44284:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44284 | assign sext_ln108_17_fu_21021_p1 = $signed(p_ZL7threshs_17_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44286:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44286 | assign sext_ln108_18_fu_21040_p1 = $signed(p_ZL7threshs_18_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44288:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44288 | assign sext_ln108_19_fu_21059_p1 = $signed(p_ZL7threshs_19_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44290:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44290 | assign sext_ln108_1_fu_20717_p1 = $signed(p_ZL7threshs_1_q0);
[2024-07-24 11:59:46,591]       |                                 ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44292:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44292 | assign sext_ln108_20_fu_21078_p1 = $signed(p_ZL7threshs_20_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44294:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44294 | assign sext_ln108_21_fu_21097_p1 = $signed(p_ZL7threshs_21_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44296:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44296 | assign sext_ln108_22_fu_21116_p1 = $signed(p_ZL7threshs_22_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44298:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44298 | assign sext_ln108_23_fu_21135_p1 = $signed(p_ZL7threshs_23_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44300:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44300 | assign sext_ln108_24_fu_21154_p1 = $signed(p_ZL7threshs_24_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44302:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44302 | assign sext_ln108_25_fu_21173_p1 = $signed(p_ZL7threshs_25_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44304:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44304 | assign sext_ln108_26_fu_21192_p1 = $signed(p_ZL7threshs_26_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44306:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44306 | assign sext_ln108_27_fu_21211_p1 = $signed(p_ZL7threshs_27_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44308:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44308 | assign sext_ln108_28_fu_21230_p1 = $signed(p_ZL7threshs_28_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44310:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44310 | assign sext_ln108_29_fu_21249_p1 = $signed(p_ZL7threshs_29_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44312:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44312 | assign sext_ln108_2_fu_20736_p1 = $signed(p_ZL7threshs_2_q0);
[2024-07-24 11:59:46,591]       |                                 ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44314:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44314 | assign sext_ln108_30_fu_21268_p1 = $signed(p_ZL7threshs_30_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44316:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44316 | assign sext_ln108_31_fu_21287_p1 = $signed(p_ZL7threshs_31_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,591] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44318:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,591]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,591] 44318 | assign sext_ln108_32_fu_21306_p1 = $signed(p_ZL7threshs_32_q0);
[2024-07-24 11:59:46,591]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44320:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44320 | assign sext_ln108_33_fu_21325_p1 = $signed(p_ZL7threshs_33_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44322:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44322 | assign sext_ln108_34_fu_21344_p1 = $signed(p_ZL7threshs_34_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44324:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44324 | assign sext_ln108_35_fu_21363_p1 = $signed(p_ZL7threshs_35_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44326:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44326 | assign sext_ln108_36_fu_21382_p1 = $signed(p_ZL7threshs_36_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44328:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44328 | assign sext_ln108_37_fu_21401_p1 = $signed(p_ZL7threshs_37_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44330:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44330 | assign sext_ln108_38_fu_21420_p1 = $signed(p_ZL7threshs_38_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44332:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44332 | assign sext_ln108_39_fu_21439_p1 = $signed(p_ZL7threshs_39_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44334:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44334 | assign sext_ln108_3_fu_20755_p1 = $signed(p_ZL7threshs_3_q0);
[2024-07-24 11:59:46,592]       |                                 ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44336:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44336 | assign sext_ln108_40_fu_21458_p1 = $signed(p_ZL7threshs_40_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44338:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44338 | assign sext_ln108_41_fu_21477_p1 = $signed(p_ZL7threshs_41_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44340:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44340 | assign sext_ln108_42_fu_21496_p1 = $signed(p_ZL7threshs_42_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44342:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44342 | assign sext_ln108_43_fu_21515_p1 = $signed(p_ZL7threshs_43_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44344:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44344 | assign sext_ln108_44_fu_21534_p1 = $signed(p_ZL7threshs_44_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44346:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44346 | assign sext_ln108_45_fu_21553_p1 = $signed(p_ZL7threshs_45_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44348:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44348 | assign sext_ln108_46_fu_21572_p1 = $signed(p_ZL7threshs_46_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44350:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44350 | assign sext_ln108_47_fu_21591_p1 = $signed(p_ZL7threshs_47_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44352:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44352 | assign sext_ln108_48_fu_21610_p1 = $signed(p_ZL7threshs_48_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44354:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44354 | assign sext_ln108_49_fu_21629_p1 = $signed(p_ZL7threshs_49_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44356:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44356 | assign sext_ln108_4_fu_20774_p1 = $signed(p_ZL7threshs_4_q0);
[2024-07-24 11:59:46,592]       |                                 ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44358:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44358 | assign sext_ln108_50_fu_21648_p1 = $signed(p_ZL7threshs_50_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44360:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44360 | assign sext_ln108_51_fu_21667_p1 = $signed(p_ZL7threshs_51_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44362:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44362 | assign sext_ln108_52_fu_21686_p1 = $signed(p_ZL7threshs_52_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44364:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44364 | assign sext_ln108_53_fu_21705_p1 = $signed(p_ZL7threshs_53_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44366:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44366 | assign sext_ln108_54_fu_21724_p1 = $signed(p_ZL7threshs_54_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44368:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44368 | assign sext_ln108_55_fu_21743_p1 = $signed(p_ZL7threshs_55_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44370:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44370 | assign sext_ln108_56_fu_21762_p1 = $signed(p_ZL7threshs_56_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44372:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44372 | assign sext_ln108_57_fu_21781_p1 = $signed(p_ZL7threshs_57_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44374:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44374 | assign sext_ln108_58_fu_21800_p1 = $signed(p_ZL7threshs_58_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44376:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44376 | assign sext_ln108_59_fu_21819_p1 = $signed(p_ZL7threshs_59_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44378:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44378 | assign sext_ln108_5_fu_20793_p1 = $signed(p_ZL7threshs_5_q0);
[2024-07-24 11:59:46,592]       |                                 ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44380:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44380 | assign sext_ln108_60_fu_21838_p1 = $signed(p_ZL7threshs_60_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44382:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44382 | assign sext_ln108_61_fu_21857_p1 = $signed(p_ZL7threshs_61_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44384:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44384 | assign sext_ln108_62_fu_21876_p1 = $signed(p_ZL7threshs_62_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44386:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44386 | assign sext_ln108_63_fu_21895_p1 = $signed(p_ZL7threshs_63_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44388:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44388 | assign sext_ln108_64_fu_21914_p1 = $signed(p_ZL7threshs_64_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44390:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44390 | assign sext_ln108_65_fu_21933_p1 = $signed(p_ZL7threshs_65_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44392:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,592]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,592] 44392 | assign sext_ln108_66_fu_21952_p1 = $signed(p_ZL7threshs_66_q0);
[2024-07-24 11:59:46,592]       |                                  ^
[2024-07-24 11:59:46,592] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44394:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44394 | assign sext_ln108_67_fu_21971_p1 = $signed(p_ZL7threshs_67_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44396:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44396 | assign sext_ln108_68_fu_21990_p1 = $signed(p_ZL7threshs_68_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44398:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44398 | assign sext_ln108_69_fu_22009_p1 = $signed(p_ZL7threshs_69_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44400:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44400 | assign sext_ln108_6_fu_20812_p1 = $signed(p_ZL7threshs_6_q0);
[2024-07-24 11:59:46,593]       |                                 ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44402:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44402 | assign sext_ln108_70_fu_22028_p1 = $signed(p_ZL7threshs_70_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44404:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44404 | assign sext_ln108_71_fu_22047_p1 = $signed(p_ZL7threshs_71_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44406:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44406 | assign sext_ln108_72_fu_22066_p1 = $signed(p_ZL7threshs_72_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44408:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44408 | assign sext_ln108_73_fu_22085_p1 = $signed(p_ZL7threshs_73_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44410:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44410 | assign sext_ln108_74_fu_22104_p1 = $signed(p_ZL7threshs_74_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44412:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44412 | assign sext_ln108_75_fu_22123_p1 = $signed(p_ZL7threshs_75_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44414:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44414 | assign sext_ln108_76_fu_22142_p1 = $signed(p_ZL7threshs_76_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44416:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44416 | assign sext_ln108_77_fu_22161_p1 = $signed(p_ZL7threshs_77_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44418:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44418 | assign sext_ln108_78_fu_22180_p1 = $signed(p_ZL7threshs_78_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44420:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44420 | assign sext_ln108_79_fu_22199_p1 = $signed(p_ZL7threshs_79_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44422:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44422 | assign sext_ln108_7_fu_20831_p1 = $signed(p_ZL7threshs_7_q0);
[2024-07-24 11:59:46,593]       |                                 ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44424:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 12 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44424 | assign sext_ln108_80_fu_22218_p1 = $signed(p_ZL7threshs_80_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44426:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44426 | assign sext_ln108_81_fu_22237_p1 = $signed(p_ZL7threshs_81_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44428:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44428 | assign sext_ln108_82_fu_22256_p1 = $signed(p_ZL7threshs_82_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44430:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44430 | assign sext_ln108_83_fu_22275_p1 = $signed(p_ZL7threshs_83_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44432:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44432 | assign sext_ln108_84_fu_22294_p1 = $signed(p_ZL7threshs_84_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44434:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44434 | assign sext_ln108_85_fu_22313_p1 = $signed(p_ZL7threshs_85_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44436:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44436 | assign sext_ln108_86_fu_22332_p1 = $signed(p_ZL7threshs_86_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44438:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44438 | assign sext_ln108_87_fu_22351_p1 = $signed(p_ZL7threshs_87_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44440:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44440 | assign sext_ln108_88_fu_22370_p1 = $signed(p_ZL7threshs_88_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44442:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44442 | assign sext_ln108_89_fu_22389_p1 = $signed(p_ZL7threshs_89_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44444:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44444 | assign sext_ln108_8_fu_20850_p1 = $signed(p_ZL7threshs_8_q0);
[2024-07-24 11:59:46,593]       |                                 ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44446:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44446 | assign sext_ln108_90_fu_22408_p1 = $signed(p_ZL7threshs_90_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44448:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44448 | assign sext_ln108_91_fu_22427_p1 = $signed(p_ZL7threshs_91_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44450:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44450 | assign sext_ln108_92_fu_22446_p1 = $signed(p_ZL7threshs_92_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44452:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44452 | assign sext_ln108_93_fu_22465_p1 = $signed(p_ZL7threshs_93_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44454:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44454 | assign sext_ln108_94_fu_22484_p1 = $signed(p_ZL7threshs_94_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44456:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44456 | assign sext_ln108_95_fu_22503_p1 = $signed(p_ZL7threshs_95_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44458:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44458 | assign sext_ln108_96_fu_22522_p1 = $signed(p_ZL7threshs_96_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44460:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44460 | assign sext_ln108_97_fu_22541_p1 = $signed(p_ZL7threshs_97_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44462:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44462 | assign sext_ln108_98_fu_22560_p1 = $signed(p_ZL7threshs_98_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44464:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 11 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44464 | assign sext_ln108_99_fu_22579_p1 = $signed(p_ZL7threshs_99_q0);
[2024-07-24 11:59:46,593]       |                                  ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44466:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44466 | assign sext_ln108_9_fu_20869_p1 = $signed(p_ZL7threshs_9_q0);
[2024-07-24 11:59:46,593]       |                                 ^
[2024-07-24 11:59:46,593] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44468:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,593]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,593] 44468 | assign sext_ln108_fu_20702_p1 = $signed(p_ZL7threshs_0_q0);
[2024-07-24 11:59:46,594]       |                               ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44986:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_232_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44986 | assign zext_ln108_100_fu_25210_p1 = p_ZL7threshs_232_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44988:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_233_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44988 | assign zext_ln108_101_fu_25229_p1 = p_ZL7threshs_233_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44990:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_234_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44990 | assign zext_ln108_102_fu_25248_p1 = p_ZL7threshs_234_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44992:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_235_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44992 | assign zext_ln108_103_fu_25267_p1 = p_ZL7threshs_235_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44994:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_236_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44994 | assign zext_ln108_104_fu_25286_p1 = p_ZL7threshs_236_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44996:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_237_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44996 | assign zext_ln108_105_fu_25305_p1 = p_ZL7threshs_237_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:44998:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_238_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 44998 | assign zext_ln108_106_fu_25324_p1 = p_ZL7threshs_238_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45000:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_239_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45000 | assign zext_ln108_107_fu_25343_p1 = p_ZL7threshs_239_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45002:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_240_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45002 | assign zext_ln108_108_fu_25362_p1 = p_ZL7threshs_240_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45004:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_241_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45004 | assign zext_ln108_109_fu_25381_p1 = p_ZL7threshs_241_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45006:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_142_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45006 | assign zext_ln108_10_fu_23396_p1 = p_ZL7threshs_142_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45008:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_242_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45008 | assign zext_ln108_110_fu_25400_p1 = p_ZL7threshs_242_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45010:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_243_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45010 | assign zext_ln108_111_fu_25419_p1 = p_ZL7threshs_243_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45012:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_244_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45012 | assign zext_ln108_112_fu_25438_p1 = p_ZL7threshs_244_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45014:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_245_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45014 | assign zext_ln108_113_fu_25457_p1 = p_ZL7threshs_245_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45016:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_246_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45016 | assign zext_ln108_114_fu_25476_p1 = p_ZL7threshs_246_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45018:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_247_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45018 | assign zext_ln108_115_fu_25495_p1 = p_ZL7threshs_247_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45020:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_248_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45020 | assign zext_ln108_116_fu_25514_p1 = p_ZL7threshs_248_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45022:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_249_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45022 | assign zext_ln108_117_fu_25533_p1 = p_ZL7threshs_249_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45024:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_250_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45024 | assign zext_ln108_118_fu_25552_p1 = p_ZL7threshs_250_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45026:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_251_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45026 | assign zext_ln108_119_fu_25571_p1 = p_ZL7threshs_251_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45028:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_143_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45028 | assign zext_ln108_11_fu_23415_p1 = p_ZL7threshs_143_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45030:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_252_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45030 | assign zext_ln108_120_fu_25590_p1 = p_ZL7threshs_252_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45032:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_253_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45032 | assign zext_ln108_121_fu_25609_p1 = p_ZL7threshs_253_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45034:35: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_254_q0' generates 12 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45034 | assign zext_ln108_122_fu_25628_p1 = p_ZL7threshs_254_q0;
[2024-07-24 11:59:46,594]       |                                   ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45036:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_144_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45036 | assign zext_ln108_12_fu_23434_p1 = p_ZL7threshs_144_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45038:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_145_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45038 | assign zext_ln108_13_fu_23453_p1 = p_ZL7threshs_145_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45040:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_146_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45040 | assign zext_ln108_14_fu_23472_p1 = p_ZL7threshs_146_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45042:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_147_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45042 | assign zext_ln108_15_fu_23491_p1 = p_ZL7threshs_147_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45044:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_148_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45044 | assign zext_ln108_16_fu_23510_p1 = p_ZL7threshs_148_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45046:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_149_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45046 | assign zext_ln108_17_fu_23529_p1 = p_ZL7threshs_149_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45048:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_150_q0' generates 9 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45048 | assign zext_ln108_18_fu_23548_p1 = p_ZL7threshs_150_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45050:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_151_q0' generates 10 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45050 | assign zext_ln108_19_fu_23567_p1 = p_ZL7threshs_151_q0;
[2024-07-24 11:59:46,594]       |                                  ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45052:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_133_q0' generates 8 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45052 | assign zext_ln108_1_fu_23225_p1 = p_ZL7threshs_133_q0;
[2024-07-24 11:59:46,594]       |                                 ^
[2024-07-24 11:59:46,594] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45054:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_152_q0' generates 10 bits.
[2024-07-24 11:59:46,594]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,594] 45054 | assign zext_ln108_20_fu_23586_p1 = p_ZL7threshs_152_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45056:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_153_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45056 | assign zext_ln108_21_fu_23605_p1 = p_ZL7threshs_153_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45058:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_154_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45058 | assign zext_ln108_22_fu_23624_p1 = p_ZL7threshs_154_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45060:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_155_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45060 | assign zext_ln108_23_fu_23643_p1 = p_ZL7threshs_155_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45062:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_156_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45062 | assign zext_ln108_24_fu_23662_p1 = p_ZL7threshs_156_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45064:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_157_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45064 | assign zext_ln108_25_fu_23681_p1 = p_ZL7threshs_157_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45066:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_158_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45066 | assign zext_ln108_26_fu_23700_p1 = p_ZL7threshs_158_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45068:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_159_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45068 | assign zext_ln108_27_fu_23719_p1 = p_ZL7threshs_159_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45070:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_160_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45070 | assign zext_ln108_28_fu_23738_p1 = p_ZL7threshs_160_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45072:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_161_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45072 | assign zext_ln108_29_fu_23757_p1 = p_ZL7threshs_161_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45074:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_134_q0' generates 8 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45074 | assign zext_ln108_2_fu_23244_p1 = p_ZL7threshs_134_q0;
[2024-07-24 11:59:46,595]       |                                 ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45076:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_162_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45076 | assign zext_ln108_30_fu_23776_p1 = p_ZL7threshs_162_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45078:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_163_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45078 | assign zext_ln108_31_fu_23795_p1 = p_ZL7threshs_163_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45080:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_164_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45080 | assign zext_ln108_32_fu_23814_p1 = p_ZL7threshs_164_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45082:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_165_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45082 | assign zext_ln108_33_fu_23833_p1 = p_ZL7threshs_165_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45084:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_166_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45084 | assign zext_ln108_34_fu_23852_p1 = p_ZL7threshs_166_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45086:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_167_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45086 | assign zext_ln108_35_fu_23871_p1 = p_ZL7threshs_167_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45088:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_168_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45088 | assign zext_ln108_36_fu_23890_p1 = p_ZL7threshs_168_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45090:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_169_q0' generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45090 | assign zext_ln108_37_fu_23909_p1 = p_ZL7threshs_169_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45092:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45092 | assign zext_ln108_38_fu_23932_p1 = $unsigned(sext_ln108_132_fu_23928_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45094:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45094 | assign zext_ln108_39_fu_23955_p1 = $unsigned(sext_ln108_133_fu_23951_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45096:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_135_q0' generates 8 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45096 | assign zext_ln108_3_fu_23263_p1 = p_ZL7threshs_135_q0;
[2024-07-24 11:59:46,595]       |                                 ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45098:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45098 | assign zext_ln108_40_fu_23978_p1 = $unsigned(sext_ln108_134_fu_23974_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45100:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45100 | assign zext_ln108_41_fu_24001_p1 = $unsigned(sext_ln108_135_fu_23997_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45102:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45102 | assign zext_ln108_42_fu_24024_p1 = $unsigned(sext_ln108_136_fu_24020_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45104:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45104 | assign zext_ln108_43_fu_24047_p1 = $unsigned(sext_ln108_137_fu_24043_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45106:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 10 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45106 | assign zext_ln108_44_fu_24070_p1 = $unsigned(sext_ln108_138_fu_24066_p1);
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45108:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_177_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45108 | assign zext_ln108_45_fu_24089_p1 = p_ZL7threshs_177_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45110:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_178_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45110 | assign zext_ln108_46_fu_24108_p1 = p_ZL7threshs_178_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45112:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_179_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45112 | assign zext_ln108_47_fu_24127_p1 = p_ZL7threshs_179_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45114:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_180_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45114 | assign zext_ln108_48_fu_24146_p1 = p_ZL7threshs_180_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45116:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_181_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45116 | assign zext_ln108_49_fu_24165_p1 = p_ZL7threshs_181_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45118:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_136_q0' generates 8 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45118 | assign zext_ln108_4_fu_23282_p1 = p_ZL7threshs_136_q0;
[2024-07-24 11:59:46,595]       |                                 ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45120:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_182_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45120 | assign zext_ln108_50_fu_24184_p1 = p_ZL7threshs_182_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45122:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_183_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45122 | assign zext_ln108_51_fu_24203_p1 = p_ZL7threshs_183_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45124:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_184_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45124 | assign zext_ln108_52_fu_24222_p1 = p_ZL7threshs_184_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45126:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_185_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45126 | assign zext_ln108_53_fu_24241_p1 = p_ZL7threshs_185_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,595] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45128:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_186_q0' generates 11 bits.
[2024-07-24 11:59:46,595]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,595] 45128 | assign zext_ln108_54_fu_24260_p1 = p_ZL7threshs_186_q0;
[2024-07-24 11:59:46,595]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45130:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_187_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45130 | assign zext_ln108_55_fu_24279_p1 = p_ZL7threshs_187_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45132:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_188_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45132 | assign zext_ln108_56_fu_24298_p1 = p_ZL7threshs_188_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45134:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_189_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45134 | assign zext_ln108_57_fu_24317_p1 = p_ZL7threshs_189_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45136:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_190_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45136 | assign zext_ln108_58_fu_24336_p1 = p_ZL7threshs_190_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45138:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_191_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45138 | assign zext_ln108_59_fu_24355_p1 = p_ZL7threshs_191_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45140:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_137_q0' generates 8 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45140 | assign zext_ln108_5_fu_23301_p1 = p_ZL7threshs_137_q0;
[2024-07-24 11:59:46,596]       |                                 ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45142:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_192_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45142 | assign zext_ln108_60_fu_24374_p1 = p_ZL7threshs_192_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45144:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_193_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45144 | assign zext_ln108_61_fu_24393_p1 = p_ZL7threshs_193_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45146:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_194_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45146 | assign zext_ln108_62_fu_24412_p1 = p_ZL7threshs_194_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45148:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_195_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45148 | assign zext_ln108_63_fu_24431_p1 = p_ZL7threshs_195_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45150:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_196_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45150 | assign zext_ln108_64_fu_24450_p1 = p_ZL7threshs_196_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45152:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_197_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45152 | assign zext_ln108_65_fu_24469_p1 = p_ZL7threshs_197_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45154:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_198_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45154 | assign zext_ln108_66_fu_24488_p1 = p_ZL7threshs_198_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45156:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_199_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45156 | assign zext_ln108_67_fu_24507_p1 = p_ZL7threshs_199_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45158:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_200_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45158 | assign zext_ln108_68_fu_24526_p1 = p_ZL7threshs_200_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45160:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_201_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45160 | assign zext_ln108_69_fu_24545_p1 = p_ZL7threshs_201_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45162:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_138_q0' generates 9 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45162 | assign zext_ln108_6_fu_23320_p1 = p_ZL7threshs_138_q0;
[2024-07-24 11:59:46,596]       |                                 ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45164:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_202_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45164 | assign zext_ln108_70_fu_24564_p1 = p_ZL7threshs_202_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45166:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_203_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45166 | assign zext_ln108_71_fu_24583_p1 = p_ZL7threshs_203_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45168:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_204_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45168 | assign zext_ln108_72_fu_24602_p1 = p_ZL7threshs_204_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45170:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_205_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45170 | assign zext_ln108_73_fu_24621_p1 = p_ZL7threshs_205_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45172:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_206_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45172 | assign zext_ln108_74_fu_24640_p1 = p_ZL7threshs_206_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45174:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_207_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45174 | assign zext_ln108_75_fu_24659_p1 = p_ZL7threshs_207_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45176:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_208_q0' generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45176 | assign zext_ln108_76_fu_24678_p1 = p_ZL7threshs_208_q0;
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45178:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45178 | assign zext_ln108_77_fu_24701_p1 = $unsigned(sext_ln108_139_fu_24697_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45180:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45180 | assign zext_ln108_78_fu_24724_p1 = $unsigned(sext_ln108_140_fu_24720_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45182:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45182 | assign zext_ln108_79_fu_24747_p1 = $unsigned(sext_ln108_141_fu_24743_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45184:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_139_q0' generates 9 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45184 | assign zext_ln108_7_fu_23339_p1 = p_ZL7threshs_139_q0;
[2024-07-24 11:59:46,596]       |                                 ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45186:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45186 | assign zext_ln108_80_fu_24770_p1 = $unsigned(sext_ln108_142_fu_24766_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45188:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45188 | assign zext_ln108_81_fu_24793_p1 = $unsigned(sext_ln108_143_fu_24789_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45190:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45190 | assign zext_ln108_82_fu_24816_p1 = $unsigned(sext_ln108_144_fu_24812_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45192:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45192 | assign zext_ln108_83_fu_24839_p1 = $unsigned(sext_ln108_145_fu_24835_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45194:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45194 | assign zext_ln108_84_fu_24862_p1 = $unsigned(sext_ln108_146_fu_24858_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45196:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45196 | assign zext_ln108_85_fu_24885_p1 = $unsigned(sext_ln108_147_fu_24881_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45198:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45198 | assign zext_ln108_86_fu_24908_p1 = $unsigned(sext_ln108_148_fu_24904_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45200:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45200 | assign zext_ln108_87_fu_24931_p1 = $unsigned(sext_ln108_149_fu_24927_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45202:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,596] 45202 | assign zext_ln108_88_fu_24954_p1 = $unsigned(sext_ln108_150_fu_24950_p1);
[2024-07-24 11:59:46,596]       |                                  ^
[2024-07-24 11:59:46,596] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45204:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,596]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45204 | assign zext_ln108_89_fu_24977_p1 = $unsigned(sext_ln108_151_fu_24973_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45206:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_140_q0' generates 9 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45206 | assign zext_ln108_8_fu_23358_p1 = p_ZL7threshs_140_q0;
[2024-07-24 11:59:46,597]       |                                 ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45208:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45208 | assign zext_ln108_90_fu_25000_p1 = $unsigned(sext_ln108_152_fu_24996_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45210:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45210 | assign zext_ln108_91_fu_25023_p1 = $unsigned(sext_ln108_153_fu_25019_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45212:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45212 | assign zext_ln108_92_fu_25046_p1 = $unsigned(sext_ln108_154_fu_25042_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45214:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45214 | assign zext_ln108_93_fu_25069_p1 = $unsigned(sext_ln108_155_fu_25065_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45216:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45216 | assign zext_ln108_94_fu_25092_p1 = $unsigned(sext_ln108_156_fu_25088_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45218:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 11 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45218 | assign zext_ln108_95_fu_25115_p1 = $unsigned(sext_ln108_157_fu_25111_p1);
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45220:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_228_q0' generates 12 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45220 | assign zext_ln108_96_fu_25134_p1 = p_ZL7threshs_228_q0;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45222:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_229_q0' generates 12 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45222 | assign zext_ln108_97_fu_25153_p1 = p_ZL7threshs_229_q0;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45224:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_230_q0' generates 12 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45224 | assign zext_ln108_98_fu_25172_p1 = p_ZL7threshs_230_q0;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45226:34: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_231_q0' generates 12 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45226 | assign zext_ln108_99_fu_25191_p1 = p_ZL7threshs_231_q0;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45228:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_141_q0' generates 9 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45228 | assign zext_ln108_9_fu_23377_p1 = p_ZL7threshs_141_q0;
[2024-07-24 11:59:46,597]       |                                 ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45230:31: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's VARREF 'p_ZL7threshs_132_q0' generates 8 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45230 | assign zext_ln108_fu_23206_p1 = p_ZL7threshs_132_q0;
[2024-07-24 11:59:46,597]       |                               ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45232:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_101_fu_22626_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45232 | assign zext_ln218_100_fu_22632_p1 = xor_ln108_101_fu_22626_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45234:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_102_fu_22645_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45234 | assign zext_ln218_101_fu_22651_p1 = xor_ln108_102_fu_22645_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45236:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_103_fu_22664_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45236 | assign zext_ln218_102_fu_22670_p1 = xor_ln108_103_fu_22664_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45238:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_104_fu_22683_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45238 | assign zext_ln218_103_fu_22689_p1 = xor_ln108_104_fu_22683_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45240:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_105_fu_22702_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45240 | assign zext_ln218_104_fu_22708_p1 = xor_ln108_105_fu_22702_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45242:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_106_fu_22721_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45242 | assign zext_ln218_105_fu_22727_p1 = xor_ln108_106_fu_22721_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45244:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_107_fu_22740_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45244 | assign zext_ln218_106_fu_22746_p1 = xor_ln108_107_fu_22740_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45246:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_108_fu_22759_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45246 | assign zext_ln218_107_fu_22765_p1 = xor_ln108_108_fu_22759_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45248:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_109_fu_22778_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45248 | assign zext_ln218_108_fu_22784_p1 = xor_ln108_109_fu_22778_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45250:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_110_fu_22797_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45250 | assign zext_ln218_109_fu_22803_p1 = xor_ln108_110_fu_22797_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45252:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_11_fu_20916_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45252 | assign zext_ln218_10_fu_20922_p1 = xor_ln108_11_fu_20916_p2;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45254:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_111_fu_22816_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45254 | assign zext_ln218_110_fu_22822_p1 = xor_ln108_111_fu_22816_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45256:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_112_fu_22835_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45256 | assign zext_ln218_111_fu_22841_p1 = xor_ln108_112_fu_22835_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45258:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_113_fu_22854_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45258 | assign zext_ln218_112_fu_22860_p1 = xor_ln108_113_fu_22854_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45260:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_114_fu_22873_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45260 | assign zext_ln218_113_fu_22879_p1 = xor_ln108_114_fu_22873_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45262:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_115_fu_22892_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45262 | assign zext_ln218_114_fu_22898_p1 = xor_ln108_115_fu_22892_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45264:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_116_fu_22911_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45264 | assign zext_ln218_115_fu_22917_p1 = xor_ln108_116_fu_22911_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45266:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_117_fu_22930_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45266 | assign zext_ln218_116_fu_22936_p1 = xor_ln108_117_fu_22930_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45268:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_118_fu_22949_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45268 | assign zext_ln218_117_fu_22955_p1 = xor_ln108_118_fu_22949_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45270:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_119_fu_22968_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45270 | assign zext_ln218_118_fu_22974_p1 = xor_ln108_119_fu_22968_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45272:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_120_fu_22987_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45272 | assign zext_ln218_119_fu_22993_p1 = xor_ln108_120_fu_22987_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45274:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_12_fu_20935_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45274 | assign zext_ln218_11_fu_20941_p1 = xor_ln108_12_fu_20935_p2;
[2024-07-24 11:59:46,597]       |                                  ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45276:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_121_fu_23006_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45276 | assign zext_ln218_120_fu_23012_p1 = xor_ln108_121_fu_23006_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,597] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45278:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_122_fu_23025_p2' generates 1 bits.
[2024-07-24 11:59:46,597]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,597] 45278 | assign zext_ln218_121_fu_23031_p1 = xor_ln108_122_fu_23025_p2;
[2024-07-24 11:59:46,597]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45280:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_123_fu_23044_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45280 | assign zext_ln218_122_fu_23050_p1 = xor_ln108_123_fu_23044_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45282:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_124_fu_23063_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45282 | assign zext_ln218_123_fu_23069_p1 = xor_ln108_124_fu_23063_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45284:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_125_fu_23082_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45284 | assign zext_ln218_124_fu_23088_p1 = xor_ln108_125_fu_23082_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45286:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_126_fu_23101_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45286 | assign zext_ln218_125_fu_23107_p1 = xor_ln108_126_fu_23101_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45288:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_127_fu_23120_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45288 | assign zext_ln218_126_fu_23126_p1 = xor_ln108_127_fu_23120_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45290:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_128_fu_23139_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45290 | assign zext_ln218_127_fu_23145_p1 = xor_ln108_128_fu_23139_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45292:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_129_fu_23158_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45292 | assign zext_ln218_128_fu_23164_p1 = xor_ln108_129_fu_23158_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45294:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_130_fu_23177_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45294 | assign zext_ln218_129_fu_23183_p1 = xor_ln108_130_fu_23177_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45296:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_13_fu_20954_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45296 | assign zext_ln218_12_fu_20960_p1 = xor_ln108_13_fu_20954_p2;
[2024-07-24 11:59:46,598]       |                                  ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45298:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_131_fu_23196_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45298 | assign zext_ln218_130_fu_23202_p1 = xor_ln108_131_fu_23196_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45300:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_132_fu_23215_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45300 | assign zext_ln218_131_fu_23221_p1 = xor_ln108_132_fu_23215_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45302:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_133_fu_23234_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45302 | assign zext_ln218_132_fu_23240_p1 = xor_ln108_133_fu_23234_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45304:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_134_fu_23253_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45304 | assign zext_ln218_133_fu_23259_p1 = xor_ln108_134_fu_23253_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45306:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_135_fu_23272_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45306 | assign zext_ln218_134_fu_23278_p1 = xor_ln108_135_fu_23272_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45308:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_136_fu_23291_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45308 | assign zext_ln218_135_fu_23297_p1 = xor_ln108_136_fu_23291_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45310:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_137_fu_23310_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45310 | assign zext_ln218_136_fu_23316_p1 = xor_ln108_137_fu_23310_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45312:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_138_fu_23329_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45312 | assign zext_ln218_137_fu_23335_p1 = xor_ln108_138_fu_23329_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45314:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_139_fu_23348_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45314 | assign zext_ln218_138_fu_23354_p1 = xor_ln108_139_fu_23348_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45316:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_140_fu_23367_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45316 | assign zext_ln218_139_fu_23373_p1 = xor_ln108_140_fu_23367_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45318:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_14_fu_20973_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45318 | assign zext_ln218_13_fu_20979_p1 = xor_ln108_14_fu_20973_p2;
[2024-07-24 11:59:46,598]       |                                  ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45320:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_141_fu_23386_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45320 | assign zext_ln218_140_fu_23392_p1 = xor_ln108_141_fu_23386_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45322:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_142_fu_23405_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45322 | assign zext_ln218_141_fu_23411_p1 = xor_ln108_142_fu_23405_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45324:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_143_fu_23424_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45324 | assign zext_ln218_142_fu_23430_p1 = xor_ln108_143_fu_23424_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45326:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_144_fu_23443_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45326 | assign zext_ln218_143_fu_23449_p1 = xor_ln108_144_fu_23443_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45328:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_145_fu_23462_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45328 | assign zext_ln218_144_fu_23468_p1 = xor_ln108_145_fu_23462_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45330:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_146_fu_23481_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45330 | assign zext_ln218_145_fu_23487_p1 = xor_ln108_146_fu_23481_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45332:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_147_fu_23500_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45332 | assign zext_ln218_146_fu_23506_p1 = xor_ln108_147_fu_23500_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45334:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_148_fu_23519_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45334 | assign zext_ln218_147_fu_23525_p1 = xor_ln108_148_fu_23519_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45336:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_149_fu_23538_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45336 | assign zext_ln218_148_fu_23544_p1 = xor_ln108_149_fu_23538_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45338:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_150_fu_23557_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45338 | assign zext_ln218_149_fu_23563_p1 = xor_ln108_150_fu_23557_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45340:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_15_fu_20992_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45340 | assign zext_ln218_14_fu_20998_p1 = xor_ln108_15_fu_20992_p2;
[2024-07-24 11:59:46,598]       |                                  ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45342:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_151_fu_23576_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45342 | assign zext_ln218_150_fu_23582_p1 = xor_ln108_151_fu_23576_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45344:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_152_fu_23595_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45344 | assign zext_ln218_151_fu_23601_p1 = xor_ln108_152_fu_23595_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45346:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_153_fu_23614_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45346 | assign zext_ln218_152_fu_23620_p1 = xor_ln108_153_fu_23614_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45348:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_154_fu_23633_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45348 | assign zext_ln218_153_fu_23639_p1 = xor_ln108_154_fu_23633_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45350:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_155_fu_23652_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45350 | assign zext_ln218_154_fu_23658_p1 = xor_ln108_155_fu_23652_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45352:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_156_fu_23671_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,598] 45352 | assign zext_ln218_155_fu_23677_p1 = xor_ln108_156_fu_23671_p2;
[2024-07-24 11:59:46,598]       |                                   ^
[2024-07-24 11:59:46,598] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45354:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_157_fu_23690_p2' generates 1 bits.
[2024-07-24 11:59:46,598]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45354 | assign zext_ln218_156_fu_23696_p1 = xor_ln108_157_fu_23690_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45356:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_158_fu_23709_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45356 | assign zext_ln218_157_fu_23715_p1 = xor_ln108_158_fu_23709_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45358:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_159_fu_23728_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45358 | assign zext_ln218_158_fu_23734_p1 = xor_ln108_159_fu_23728_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45360:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_160_fu_23747_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45360 | assign zext_ln218_159_fu_23753_p1 = xor_ln108_160_fu_23747_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45362:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_16_fu_21011_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45362 | assign zext_ln218_15_fu_21017_p1 = xor_ln108_16_fu_21011_p2;
[2024-07-24 11:59:46,599]       |                                  ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45364:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_161_fu_23766_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45364 | assign zext_ln218_160_fu_23772_p1 = xor_ln108_161_fu_23766_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45366:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_162_fu_23785_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45366 | assign zext_ln218_161_fu_23791_p1 = xor_ln108_162_fu_23785_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45368:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_163_fu_23804_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45368 | assign zext_ln218_162_fu_23810_p1 = xor_ln108_163_fu_23804_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45370:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_164_fu_23823_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45370 | assign zext_ln218_163_fu_23829_p1 = xor_ln108_164_fu_23823_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45372:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_165_fu_23842_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45372 | assign zext_ln218_164_fu_23848_p1 = xor_ln108_165_fu_23842_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45374:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_166_fu_23861_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45374 | assign zext_ln218_165_fu_23867_p1 = xor_ln108_166_fu_23861_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45376:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_167_fu_23880_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45376 | assign zext_ln218_166_fu_23886_p1 = xor_ln108_167_fu_23880_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45378:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_168_fu_23899_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45378 | assign zext_ln218_167_fu_23905_p1 = xor_ln108_168_fu_23899_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45380:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_169_fu_23918_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45380 | assign zext_ln218_168_fu_23924_p1 = xor_ln108_169_fu_23918_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45382:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_170_fu_23941_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45382 | assign zext_ln218_169_fu_23947_p1 = xor_ln108_170_fu_23941_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45384:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_17_fu_21030_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45384 | assign zext_ln218_16_fu_21036_p1 = xor_ln108_17_fu_21030_p2;
[2024-07-24 11:59:46,599]       |                                  ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45386:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_171_fu_23964_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45386 | assign zext_ln218_170_fu_23970_p1 = xor_ln108_171_fu_23964_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45388:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_172_fu_23987_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45388 | assign zext_ln218_171_fu_23993_p1 = xor_ln108_172_fu_23987_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45390:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_173_fu_24010_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45390 | assign zext_ln218_172_fu_24016_p1 = xor_ln108_173_fu_24010_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45392:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_174_fu_24033_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45392 | assign zext_ln218_173_fu_24039_p1 = xor_ln108_174_fu_24033_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45394:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_175_fu_24056_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45394 | assign zext_ln218_174_fu_24062_p1 = xor_ln108_175_fu_24056_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45396:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_176_fu_24079_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45396 | assign zext_ln218_175_fu_24085_p1 = xor_ln108_176_fu_24079_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45398:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_177_fu_24098_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45398 | assign zext_ln218_176_fu_24104_p1 = xor_ln108_177_fu_24098_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45400:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_178_fu_24117_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45400 | assign zext_ln218_177_fu_24123_p1 = xor_ln108_178_fu_24117_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45402:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_179_fu_24136_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45402 | assign zext_ln218_178_fu_24142_p1 = xor_ln108_179_fu_24136_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45404:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_180_fu_24155_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45404 | assign zext_ln218_179_fu_24161_p1 = xor_ln108_180_fu_24155_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45406:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_18_fu_21049_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45406 | assign zext_ln218_17_fu_21055_p1 = xor_ln108_18_fu_21049_p2;
[2024-07-24 11:59:46,599]       |                                  ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45408:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_181_fu_24174_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45408 | assign zext_ln218_180_fu_24180_p1 = xor_ln108_181_fu_24174_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45410:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_182_fu_24193_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45410 | assign zext_ln218_181_fu_24199_p1 = xor_ln108_182_fu_24193_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45412:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_183_fu_24212_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45412 | assign zext_ln218_182_fu_24218_p1 = xor_ln108_183_fu_24212_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45414:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_184_fu_24231_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45414 | assign zext_ln218_183_fu_24237_p1 = xor_ln108_184_fu_24231_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45416:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_185_fu_24250_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45416 | assign zext_ln218_184_fu_24256_p1 = xor_ln108_185_fu_24250_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45418:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_186_fu_24269_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45418 | assign zext_ln218_185_fu_24275_p1 = xor_ln108_186_fu_24269_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45420:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_187_fu_24288_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45420 | assign zext_ln218_186_fu_24294_p1 = xor_ln108_187_fu_24288_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45422:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_188_fu_24307_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45422 | assign zext_ln218_187_fu_24313_p1 = xor_ln108_188_fu_24307_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45424:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_189_fu_24326_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45424 | assign zext_ln218_188_fu_24332_p1 = xor_ln108_189_fu_24326_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45426:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_190_fu_24345_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45426 | assign zext_ln218_189_fu_24351_p1 = xor_ln108_190_fu_24345_p2;
[2024-07-24 11:59:46,599]       |                                   ^
[2024-07-24 11:59:46,599] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45428:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_19_fu_21068_p2' generates 1 bits.
[2024-07-24 11:59:46,599]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,599] 45428 | assign zext_ln218_18_fu_21074_p1 = xor_ln108_19_fu_21068_p2;
[2024-07-24 11:59:46,600]       |                                  ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45430:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_191_fu_24364_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45430 | assign zext_ln218_190_fu_24370_p1 = xor_ln108_191_fu_24364_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45432:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_192_fu_24383_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45432 | assign zext_ln218_191_fu_24389_p1 = xor_ln108_192_fu_24383_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45434:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_193_fu_24402_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45434 | assign zext_ln218_192_fu_24408_p1 = xor_ln108_193_fu_24402_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45436:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_194_fu_24421_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45436 | assign zext_ln218_193_fu_24427_p1 = xor_ln108_194_fu_24421_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45438:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_195_fu_24440_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45438 | assign zext_ln218_194_fu_24446_p1 = xor_ln108_195_fu_24440_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45440:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_196_fu_24459_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45440 | assign zext_ln218_195_fu_24465_p1 = xor_ln108_196_fu_24459_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45442:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_197_fu_24478_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45442 | assign zext_ln218_196_fu_24484_p1 = xor_ln108_197_fu_24478_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45444:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_198_fu_24497_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45444 | assign zext_ln218_197_fu_24503_p1 = xor_ln108_198_fu_24497_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45446:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_199_fu_24516_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45446 | assign zext_ln218_198_fu_24522_p1 = xor_ln108_199_fu_24516_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45448:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_200_fu_24535_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45448 | assign zext_ln218_199_fu_24541_p1 = xor_ln108_200_fu_24535_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45450:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_20_fu_21087_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45450 | assign zext_ln218_19_fu_21093_p1 = xor_ln108_20_fu_21087_p2;
[2024-07-24 11:59:46,600]       |                                  ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45452:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_2_fu_20745_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45452 | assign zext_ln218_1_fu_20751_p1 = xor_ln108_2_fu_20745_p2;
[2024-07-24 11:59:46,600]       |                                 ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45454:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_201_fu_24554_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45454 | assign zext_ln218_200_fu_24560_p1 = xor_ln108_201_fu_24554_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45456:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_202_fu_24573_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45456 | assign zext_ln218_201_fu_24579_p1 = xor_ln108_202_fu_24573_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45458:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_203_fu_24592_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45458 | assign zext_ln218_202_fu_24598_p1 = xor_ln108_203_fu_24592_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45460:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_204_fu_24611_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45460 | assign zext_ln218_203_fu_24617_p1 = xor_ln108_204_fu_24611_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45462:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_205_fu_24630_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45462 | assign zext_ln218_204_fu_24636_p1 = xor_ln108_205_fu_24630_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45464:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_206_fu_24649_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45464 | assign zext_ln218_205_fu_24655_p1 = xor_ln108_206_fu_24649_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45466:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_207_fu_24668_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45466 | assign zext_ln218_206_fu_24674_p1 = xor_ln108_207_fu_24668_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45468:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_208_fu_24687_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45468 | assign zext_ln218_207_fu_24693_p1 = xor_ln108_208_fu_24687_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45470:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_209_fu_24710_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45470 | assign zext_ln218_208_fu_24716_p1 = xor_ln108_209_fu_24710_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45472:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_210_fu_24733_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45472 | assign zext_ln218_209_fu_24739_p1 = xor_ln108_210_fu_24733_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45474:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_21_fu_21106_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45474 | assign zext_ln218_20_fu_21112_p1 = xor_ln108_21_fu_21106_p2;
[2024-07-24 11:59:46,600]       |                                  ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45476:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_211_fu_24756_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45476 | assign zext_ln218_210_fu_24762_p1 = xor_ln108_211_fu_24756_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45478:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_212_fu_24779_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45478 | assign zext_ln218_211_fu_24785_p1 = xor_ln108_212_fu_24779_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45480:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_213_fu_24802_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45480 | assign zext_ln218_212_fu_24808_p1 = xor_ln108_213_fu_24802_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45482:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_214_fu_24825_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45482 | assign zext_ln218_213_fu_24831_p1 = xor_ln108_214_fu_24825_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45484:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_215_fu_24848_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45484 | assign zext_ln218_214_fu_24854_p1 = xor_ln108_215_fu_24848_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45486:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_216_fu_24871_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45486 | assign zext_ln218_215_fu_24877_p1 = xor_ln108_216_fu_24871_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45488:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_217_fu_24894_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45488 | assign zext_ln218_216_fu_24900_p1 = xor_ln108_217_fu_24894_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45490:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_218_fu_24917_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45490 | assign zext_ln218_217_fu_24923_p1 = xor_ln108_218_fu_24917_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45492:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_219_fu_24940_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45492 | assign zext_ln218_218_fu_24946_p1 = xor_ln108_219_fu_24940_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45494:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_220_fu_24963_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45494 | assign zext_ln218_219_fu_24969_p1 = xor_ln108_220_fu_24963_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45496:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_22_fu_21125_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45496 | assign zext_ln218_21_fu_21131_p1 = xor_ln108_22_fu_21125_p2;
[2024-07-24 11:59:46,600]       |                                  ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45498:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_221_fu_24986_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45498 | assign zext_ln218_220_fu_24992_p1 = xor_ln108_221_fu_24986_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45500:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_222_fu_25009_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45500 | assign zext_ln218_221_fu_25015_p1 = xor_ln108_222_fu_25009_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45502:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_223_fu_25032_p2' generates 1 bits.
[2024-07-24 11:59:46,600]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,600] 45502 | assign zext_ln218_222_fu_25038_p1 = xor_ln108_223_fu_25032_p2;
[2024-07-24 11:59:46,600]       |                                   ^
[2024-07-24 11:59:46,600] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45504:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_224_fu_25055_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45504 | assign zext_ln218_223_fu_25061_p1 = xor_ln108_224_fu_25055_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45506:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_225_fu_25078_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45506 | assign zext_ln218_224_fu_25084_p1 = xor_ln108_225_fu_25078_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45508:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_226_fu_25101_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45508 | assign zext_ln218_225_fu_25107_p1 = xor_ln108_226_fu_25101_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45510:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_227_fu_25124_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45510 | assign zext_ln218_226_fu_25130_p1 = xor_ln108_227_fu_25124_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45512:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_228_fu_25143_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45512 | assign zext_ln218_227_fu_25149_p1 = xor_ln108_228_fu_25143_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45514:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_229_fu_25162_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45514 | assign zext_ln218_228_fu_25168_p1 = xor_ln108_229_fu_25162_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45516:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_230_fu_25181_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45516 | assign zext_ln218_229_fu_25187_p1 = xor_ln108_230_fu_25181_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45518:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_23_fu_21144_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45518 | assign zext_ln218_22_fu_21150_p1 = xor_ln108_23_fu_21144_p2;
[2024-07-24 11:59:46,601]       |                                  ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45520:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_231_fu_25200_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45520 | assign zext_ln218_230_fu_25206_p1 = xor_ln108_231_fu_25200_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45522:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_232_fu_25219_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45522 | assign zext_ln218_231_fu_25225_p1 = xor_ln108_232_fu_25219_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45524:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_233_fu_25238_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45524 | assign zext_ln218_232_fu_25244_p1 = xor_ln108_233_fu_25238_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45526:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_234_fu_25257_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45526 | assign zext_ln218_233_fu_25263_p1 = xor_ln108_234_fu_25257_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45528:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_235_fu_25276_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45528 | assign zext_ln218_234_fu_25282_p1 = xor_ln108_235_fu_25276_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45530:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_236_fu_25295_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45530 | assign zext_ln218_235_fu_25301_p1 = xor_ln108_236_fu_25295_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45532:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_237_fu_25314_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45532 | assign zext_ln218_236_fu_25320_p1 = xor_ln108_237_fu_25314_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45534:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_238_fu_25333_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45534 | assign zext_ln218_237_fu_25339_p1 = xor_ln108_238_fu_25333_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45536:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_239_fu_25352_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45536 | assign zext_ln218_238_fu_25358_p1 = xor_ln108_239_fu_25352_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45538:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_240_fu_25371_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45538 | assign zext_ln218_239_fu_25377_p1 = xor_ln108_240_fu_25371_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45540:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_24_fu_21163_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45540 | assign zext_ln218_23_fu_21169_p1 = xor_ln108_24_fu_21163_p2;
[2024-07-24 11:59:46,601]       |                                  ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45542:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_241_fu_25390_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45542 | assign zext_ln218_240_fu_25396_p1 = xor_ln108_241_fu_25390_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45544:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_242_fu_25409_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45544 | assign zext_ln218_241_fu_25415_p1 = xor_ln108_242_fu_25409_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45546:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_243_fu_25428_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45546 | assign zext_ln218_242_fu_25434_p1 = xor_ln108_243_fu_25428_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45548:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_244_fu_25447_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45548 | assign zext_ln218_243_fu_25453_p1 = xor_ln108_244_fu_25447_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45550:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_245_fu_25466_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45550 | assign zext_ln218_244_fu_25472_p1 = xor_ln108_245_fu_25466_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45552:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_246_fu_25485_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45552 | assign zext_ln218_245_fu_25491_p1 = xor_ln108_246_fu_25485_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45554:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_247_fu_25504_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45554 | assign zext_ln218_246_fu_25510_p1 = xor_ln108_247_fu_25504_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45556:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_248_fu_25523_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45556 | assign zext_ln218_247_fu_25529_p1 = xor_ln108_248_fu_25523_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45558:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_249_fu_25542_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45558 | assign zext_ln218_248_fu_25548_p1 = xor_ln108_249_fu_25542_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45560:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_250_fu_25561_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45560 | assign zext_ln218_249_fu_25567_p1 = xor_ln108_250_fu_25561_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45562:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_25_fu_21182_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45562 | assign zext_ln218_24_fu_21188_p1 = xor_ln108_25_fu_21182_p2;
[2024-07-24 11:59:46,601]       |                                  ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45564:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_251_fu_25580_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45564 | assign zext_ln218_250_fu_25586_p1 = xor_ln108_251_fu_25580_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45566:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_252_fu_25599_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45566 | assign zext_ln218_251_fu_25605_p1 = xor_ln108_252_fu_25599_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45568:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_253_fu_25618_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45568 | assign zext_ln218_252_fu_25624_p1 = xor_ln108_253_fu_25618_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45570:35: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_254_fu_25637_p2' generates 1 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45570 | assign zext_ln218_253_fu_25643_p1 = xor_ln108_254_fu_25637_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45572:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_fu_25655_p2' generates 2 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45572 | assign zext_ln218_254_fu_25661_p1 = add_ln218_fu_25655_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45574:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_2_fu_25671_p2' generates 2 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45574 | assign zext_ln218_255_fu_25677_p1 = add_ln218_2_fu_25671_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45576:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_3_fu_25681_p2' generates 2 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,601] 45576 | assign zext_ln218_256_fu_25687_p1 = add_ln218_3_fu_25681_p2;
[2024-07-24 11:59:46,601]       |                                   ^
[2024-07-24 11:59:46,601] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45578:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_4_fu_25691_p2' generates 3 bits.
[2024-07-24 11:59:46,601]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45578 | assign zext_ln218_257_fu_25697_p1 = add_ln218_4_fu_25691_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45580:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_6_fu_25707_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45580 | assign zext_ln218_258_fu_25713_p1 = add_ln218_6_fu_25707_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45582:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_7_fu_25717_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45582 | assign zext_ln218_259_fu_25723_p1 = add_ln218_7_fu_25717_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45584:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_26_fu_21201_p2' generates 1 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45584 | assign zext_ln218_25_fu_21207_p1 = xor_ln108_26_fu_21201_p2;
[2024-07-24 11:59:46,602]       |                                  ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45586:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_8_fu_25727_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45586 | assign zext_ln218_260_fu_25733_p1 = add_ln218_8_fu_25727_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45588:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_9_fu_25737_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45588 | assign zext_ln218_261_fu_25743_p1 = add_ln218_9_fu_25737_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45590:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_10_fu_25747_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45590 | assign zext_ln218_262_fu_25753_p1 = add_ln218_10_fu_25747_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45592:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_11_fu_25757_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45592 | assign zext_ln218_263_fu_25763_p1 = add_ln218_11_fu_25757_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45594:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_12_fu_25767_p2' generates 4 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45594 | assign zext_ln218_264_fu_25773_p1 = add_ln218_12_fu_25767_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45596:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_14_fu_25783_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45596 | assign zext_ln218_265_fu_25789_p1 = add_ln218_14_fu_25783_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45598:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_15_fu_25793_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45598 | assign zext_ln218_266_fu_25799_p1 = add_ln218_15_fu_25793_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45600:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_16_fu_25803_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45600 | assign zext_ln218_267_fu_25809_p1 = add_ln218_16_fu_25803_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45602:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_17_fu_25813_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45602 | assign zext_ln218_268_fu_25819_p1 = add_ln218_17_fu_25813_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45604:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_18_fu_25823_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45604 | assign zext_ln218_269_fu_25829_p1 = add_ln218_18_fu_25823_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45606:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_27_fu_21220_p2' generates 1 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45606 | assign zext_ln218_26_fu_21226_p1 = xor_ln108_27_fu_21220_p2;
[2024-07-24 11:59:46,602]       |                                  ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45608:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_19_fu_25833_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45608 | assign zext_ln218_270_fu_25839_p1 = add_ln218_19_fu_25833_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45610:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_20_fu_25843_p2' generates 4 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45610 | assign zext_ln218_271_fu_25849_p1 = add_ln218_20_fu_25843_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45612:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_21_fu_25853_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45612 | assign zext_ln218_272_fu_25859_p1 = add_ln218_21_fu_25853_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45614:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_22_fu_25863_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45614 | assign zext_ln218_273_fu_25869_p1 = add_ln218_22_fu_25863_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45616:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_23_fu_25873_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45616 | assign zext_ln218_274_fu_25879_p1 = add_ln218_23_fu_25873_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45618:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_24_fu_25883_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45618 | assign zext_ln218_275_fu_25889_p1 = add_ln218_24_fu_25883_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45620:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_25_fu_25893_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45620 | assign zext_ln218_276_fu_25899_p1 = add_ln218_25_fu_25893_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45622:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_26_fu_25903_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45622 | assign zext_ln218_277_fu_25909_p1 = add_ln218_26_fu_25903_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45624:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_27_fu_25913_p2' generates 4 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45624 | assign zext_ln218_278_fu_25919_p1 = add_ln218_27_fu_25913_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45626:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_28_fu_25923_p2' generates 5 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45626 | assign zext_ln218_279_fu_25929_p1 = add_ln218_28_fu_25923_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45628:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_28_fu_21239_p2' generates 1 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45628 | assign zext_ln218_27_fu_21245_p1 = xor_ln108_28_fu_21239_p2;
[2024-07-24 11:59:46,602]       |                                  ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45630:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_30_fu_25939_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45630 | assign zext_ln218_280_fu_25945_p1 = add_ln218_30_fu_25939_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45632:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_31_fu_25949_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45632 | assign zext_ln218_281_fu_25955_p1 = add_ln218_31_fu_25949_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45634:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_32_fu_25959_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45634 | assign zext_ln218_282_fu_25965_p1 = add_ln218_32_fu_25959_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45636:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_33_fu_25969_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45636 | assign zext_ln218_283_fu_25975_p1 = add_ln218_33_fu_25969_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45638:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_34_fu_25979_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45638 | assign zext_ln218_284_fu_25985_p1 = add_ln218_34_fu_25979_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45640:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_35_fu_25989_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45640 | assign zext_ln218_285_fu_25995_p1 = add_ln218_35_fu_25989_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45642:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_36_fu_25999_p2' generates 4 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45642 | assign zext_ln218_286_fu_26005_p1 = add_ln218_36_fu_25999_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45644:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_37_fu_26009_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45644 | assign zext_ln218_287_fu_26015_p1 = add_ln218_37_fu_26009_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45646:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_38_fu_26019_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45646 | assign zext_ln218_288_fu_26025_p1 = add_ln218_38_fu_26019_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45648:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_39_fu_26029_p2' generates 3 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45648 | assign zext_ln218_289_fu_26035_p1 = add_ln218_39_fu_26029_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45650:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_29_fu_21258_p2' generates 1 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45650 | assign zext_ln218_28_fu_21264_p1 = xor_ln108_29_fu_21258_p2;
[2024-07-24 11:59:46,602]       |                                  ^
[2024-07-24 11:59:46,602] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45652:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_40_fu_26039_p2' generates 2 bits.
[2024-07-24 11:59:46,602]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,602] 45652 | assign zext_ln218_290_fu_26045_p1 = add_ln218_40_fu_26039_p2;
[2024-07-24 11:59:46,602]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45654:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_41_fu_26049_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45654 | assign zext_ln218_291_fu_26055_p1 = add_ln218_41_fu_26049_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45656:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_42_fu_26059_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45656 | assign zext_ln218_292_fu_26065_p1 = add_ln218_42_fu_26059_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45658:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_43_fu_26069_p2' generates 4 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45658 | assign zext_ln218_293_fu_26075_p1 = add_ln218_43_fu_26069_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45660:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_44_fu_26079_p2' generates 5 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45660 | assign zext_ln218_294_fu_26085_p1 = add_ln218_44_fu_26079_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45662:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_45_fu_26089_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45662 | assign zext_ln218_295_fu_26095_p1 = add_ln218_45_fu_26089_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45664:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_46_fu_26099_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45664 | assign zext_ln218_296_fu_26105_p1 = add_ln218_46_fu_26099_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45666:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_47_fu_26109_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45666 | assign zext_ln218_297_fu_26115_p1 = add_ln218_47_fu_26109_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45668:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_48_fu_26119_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45668 | assign zext_ln218_298_fu_26125_p1 = add_ln218_48_fu_26119_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45670:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_49_fu_26129_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45670 | assign zext_ln218_299_fu_26135_p1 = add_ln218_49_fu_26129_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45672:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_30_fu_21277_p2' generates 1 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45672 | assign zext_ln218_29_fu_21283_p1 = xor_ln108_30_fu_21277_p2;
[2024-07-24 11:59:46,603]       |                                  ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45674:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_3_fu_20764_p2' generates 1 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45674 | assign zext_ln218_2_fu_20770_p1 = xor_ln108_3_fu_20764_p2;
[2024-07-24 11:59:46,603]       |                                 ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45676:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_50_fu_26139_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45676 | assign zext_ln218_300_fu_26145_p1 = add_ln218_50_fu_26139_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45678:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_51_fu_26149_p2' generates 4 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45678 | assign zext_ln218_301_fu_26155_p1 = add_ln218_51_fu_26149_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45680:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_52_fu_26159_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45680 | assign zext_ln218_302_fu_26165_p1 = add_ln218_52_fu_26159_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45682:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_53_fu_26169_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45682 | assign zext_ln218_303_fu_26175_p1 = add_ln218_53_fu_26169_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45684:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_54_fu_26179_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45684 | assign zext_ln218_304_fu_26185_p1 = add_ln218_54_fu_26179_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45686:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_55_fu_26189_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45686 | assign zext_ln218_305_fu_26195_p1 = add_ln218_55_fu_26189_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45688:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_56_fu_26199_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45688 | assign zext_ln218_306_fu_26205_p1 = add_ln218_56_fu_26199_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45690:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_57_fu_26209_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45690 | assign zext_ln218_307_fu_26215_p1 = add_ln218_57_fu_26209_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45692:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_58_fu_26219_p2' generates 4 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45692 | assign zext_ln218_308_fu_26225_p1 = add_ln218_58_fu_26219_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45694:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_59_fu_26229_p2' generates 5 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45694 | assign zext_ln218_309_fu_26235_p1 = add_ln218_59_fu_26229_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45696:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_31_fu_21296_p2' generates 1 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45696 | assign zext_ln218_30_fu_21302_p1 = xor_ln108_31_fu_21296_p2;
[2024-07-24 11:59:46,603]       |                                  ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45698:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_60_fu_26239_p2' generates 6 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45698 | assign zext_ln218_310_fu_26245_p1 = add_ln218_60_fu_26239_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45700:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_62_fu_26255_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45700 | assign zext_ln218_311_fu_26261_p1 = add_ln218_62_fu_26255_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45702:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_63_fu_26265_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45702 | assign zext_ln218_312_fu_26271_p1 = add_ln218_63_fu_26265_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45704:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_64_fu_26275_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45704 | assign zext_ln218_313_fu_26281_p1 = add_ln218_64_fu_26275_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45706:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_65_fu_26285_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45706 | assign zext_ln218_314_fu_26291_p1 = add_ln218_65_fu_26285_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45708:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_66_fu_26295_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45708 | assign zext_ln218_315_fu_26301_p1 = add_ln218_66_fu_26295_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45710:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_67_fu_26305_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45710 | assign zext_ln218_316_fu_26311_p1 = add_ln218_67_fu_26305_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45712:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_68_fu_26315_p2' generates 4 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45712 | assign zext_ln218_317_fu_26321_p1 = add_ln218_68_fu_26315_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45714:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_69_fu_26325_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45714 | assign zext_ln218_318_fu_26331_p1 = add_ln218_69_fu_26325_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45716:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_70_fu_26335_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45716 | assign zext_ln218_319_fu_26341_p1 = add_ln218_70_fu_26335_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45718:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_32_fu_21315_p2' generates 1 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45718 | assign zext_ln218_31_fu_21321_p1 = xor_ln108_32_fu_21315_p2;
[2024-07-24 11:59:46,603]       |                                  ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45720:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_71_fu_26345_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45720 | assign zext_ln218_320_fu_26351_p1 = add_ln218_71_fu_26345_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45722:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_72_fu_26355_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45722 | assign zext_ln218_321_fu_26361_p1 = add_ln218_72_fu_26355_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45724:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_73_fu_26365_p2' generates 2 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45724 | assign zext_ln218_322_fu_26371_p1 = add_ln218_73_fu_26365_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45726:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_74_fu_26375_p2' generates 3 bits.
[2024-07-24 11:59:46,603]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,603] 45726 | assign zext_ln218_323_fu_26381_p1 = add_ln218_74_fu_26375_p2;
[2024-07-24 11:59:46,603]       |                                   ^
[2024-07-24 11:59:46,603] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45728:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_75_fu_26385_p2' generates 4 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45728 | assign zext_ln218_324_fu_26391_p1 = add_ln218_75_fu_26385_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45730:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_76_fu_26395_p2' generates 5 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45730 | assign zext_ln218_325_fu_26401_p1 = add_ln218_76_fu_26395_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45732:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_77_fu_26405_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45732 | assign zext_ln218_326_fu_26411_p1 = add_ln218_77_fu_26405_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45734:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_78_fu_26415_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45734 | assign zext_ln218_327_fu_26421_p1 = add_ln218_78_fu_26415_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45736:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_79_fu_26425_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45736 | assign zext_ln218_328_fu_26431_p1 = add_ln218_79_fu_26425_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45738:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_80_fu_26435_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45738 | assign zext_ln218_329_fu_26441_p1 = add_ln218_80_fu_26435_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45740:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_33_fu_21334_p2' generates 1 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45740 | assign zext_ln218_32_fu_21340_p1 = xor_ln108_33_fu_21334_p2;
[2024-07-24 11:59:46,604]       |                                  ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45742:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_81_fu_26445_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45742 | assign zext_ln218_330_fu_26451_p1 = add_ln218_81_fu_26445_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45744:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_82_fu_26455_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45744 | assign zext_ln218_331_fu_26461_p1 = add_ln218_82_fu_26455_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45746:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_83_fu_26465_p2' generates 4 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45746 | assign zext_ln218_332_fu_26471_p1 = add_ln218_83_fu_26465_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45748:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_84_fu_26475_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45748 | assign zext_ln218_333_fu_26481_p1 = add_ln218_84_fu_26475_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45750:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_85_fu_26485_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45750 | assign zext_ln218_334_fu_26491_p1 = add_ln218_85_fu_26485_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45752:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_86_fu_26495_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45752 | assign zext_ln218_335_fu_26501_p1 = add_ln218_86_fu_26495_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45754:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_87_fu_26505_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45754 | assign zext_ln218_336_fu_26511_p1 = add_ln218_87_fu_26505_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45756:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_88_fu_26515_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45756 | assign zext_ln218_337_fu_26521_p1 = add_ln218_88_fu_26515_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45758:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_89_fu_26525_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45758 | assign zext_ln218_338_fu_26531_p1 = add_ln218_89_fu_26525_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45760:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_90_fu_26535_p2' generates 4 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45760 | assign zext_ln218_339_fu_26541_p1 = add_ln218_90_fu_26535_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45762:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_34_fu_21353_p2' generates 1 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45762 | assign zext_ln218_33_fu_21359_p1 = xor_ln108_34_fu_21353_p2;
[2024-07-24 11:59:46,604]       |                                  ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45764:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_91_fu_26545_p2' generates 5 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45764 | assign zext_ln218_340_fu_26551_p1 = add_ln218_91_fu_26545_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45766:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_92_fu_26555_p2' generates 6 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45766 | assign zext_ln218_341_fu_26561_p1 = add_ln218_92_fu_26555_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45768:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_93_fu_26565_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45768 | assign zext_ln218_342_fu_26571_p1 = add_ln218_93_fu_26565_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45770:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_94_fu_26575_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45770 | assign zext_ln218_343_fu_26581_p1 = add_ln218_94_fu_26575_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45772:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_95_fu_26585_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45772 | assign zext_ln218_344_fu_26591_p1 = add_ln218_95_fu_26585_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45774:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_96_fu_26595_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45774 | assign zext_ln218_345_fu_26601_p1 = add_ln218_96_fu_26595_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45776:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_97_fu_26605_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45776 | assign zext_ln218_346_fu_26611_p1 = add_ln218_97_fu_26605_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45778:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_98_fu_26615_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45778 | assign zext_ln218_347_fu_26621_p1 = add_ln218_98_fu_26615_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45780:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_99_fu_26625_p2' generates 4 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45780 | assign zext_ln218_348_fu_26631_p1 = add_ln218_99_fu_26625_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45782:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_100_fu_26635_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45782 | assign zext_ln218_349_fu_26641_p1 = add_ln218_100_fu_26635_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45784:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_35_fu_21372_p2' generates 1 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45784 | assign zext_ln218_34_fu_21378_p1 = xor_ln108_35_fu_21372_p2;
[2024-07-24 11:59:46,604]       |                                  ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45786:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_101_fu_26645_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45786 | assign zext_ln218_350_fu_26651_p1 = add_ln218_101_fu_26645_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45788:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_102_fu_26655_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45788 | assign zext_ln218_351_fu_26661_p1 = add_ln218_102_fu_26655_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45790:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_103_fu_26665_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45790 | assign zext_ln218_352_fu_26671_p1 = add_ln218_103_fu_26665_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45792:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_104_fu_26675_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45792 | assign zext_ln218_353_fu_26681_p1 = add_ln218_104_fu_26675_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45794:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_105_fu_26685_p2' generates 3 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45794 | assign zext_ln218_354_fu_26691_p1 = add_ln218_105_fu_26685_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45796:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_106_fu_26695_p2' generates 4 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45796 | assign zext_ln218_355_fu_26701_p1 = add_ln218_106_fu_26695_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45798:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_107_fu_26705_p2' generates 5 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45798 | assign zext_ln218_356_fu_26711_p1 = add_ln218_107_fu_26705_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45800:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_108_fu_26715_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,604] 45800 | assign zext_ln218_357_fu_26721_p1 = add_ln218_108_fu_26715_p2;
[2024-07-24 11:59:46,604]       |                                   ^
[2024-07-24 11:59:46,604] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45802:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_109_fu_26725_p2' generates 2 bits.
[2024-07-24 11:59:46,604]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45802 | assign zext_ln218_358_fu_26731_p1 = add_ln218_109_fu_26725_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45804:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_110_fu_26735_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45804 | assign zext_ln218_359_fu_26741_p1 = add_ln218_110_fu_26735_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45806:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_36_fu_21391_p2' generates 1 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45806 | assign zext_ln218_35_fu_21397_p1 = xor_ln108_36_fu_21391_p2;
[2024-07-24 11:59:46,605]       |                                  ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45808:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_111_fu_26745_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45808 | assign zext_ln218_360_fu_26751_p1 = add_ln218_111_fu_26745_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45810:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_112_fu_26755_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45810 | assign zext_ln218_361_fu_26761_p1 = add_ln218_112_fu_26755_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45812:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_113_fu_26765_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45812 | assign zext_ln218_362_fu_26771_p1 = add_ln218_113_fu_26765_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45814:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_114_fu_26775_p2' generates 4 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45814 | assign zext_ln218_363_fu_26781_p1 = add_ln218_114_fu_26775_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45816:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_115_fu_26785_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45816 | assign zext_ln218_364_fu_26791_p1 = add_ln218_115_fu_26785_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45818:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_116_fu_26795_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45818 | assign zext_ln218_365_fu_26801_p1 = add_ln218_116_fu_26795_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45820:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_117_fu_26805_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45820 | assign zext_ln218_366_fu_26811_p1 = add_ln218_117_fu_26805_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45822:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_118_fu_26815_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45822 | assign zext_ln218_367_fu_26821_p1 = add_ln218_118_fu_26815_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45824:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_119_fu_26825_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45824 | assign zext_ln218_368_fu_26831_p1 = add_ln218_119_fu_26825_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45826:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_120_fu_26835_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45826 | assign zext_ln218_369_fu_26841_p1 = add_ln218_120_fu_26835_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45828:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_37_fu_21410_p2' generates 1 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45828 | assign zext_ln218_36_fu_21416_p1 = xor_ln108_37_fu_21410_p2;
[2024-07-24 11:59:46,605]       |                                  ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45830:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_121_fu_26845_p2' generates 4 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45830 | assign zext_ln218_370_fu_26851_p1 = add_ln218_121_fu_26845_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45832:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_122_fu_26855_p2' generates 5 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45832 | assign zext_ln218_371_fu_26861_p1 = add_ln218_122_fu_26855_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45834:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_123_fu_26865_p2' generates 6 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45834 | assign zext_ln218_372_fu_26871_p1 = add_ln218_123_fu_26865_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45836:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_124_fu_26875_p2' generates 7 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45836 | assign zext_ln218_373_fu_26881_p1 = add_ln218_124_fu_26875_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45838:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_126_fu_26891_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45838 | assign zext_ln218_374_fu_26897_p1 = add_ln218_126_fu_26891_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45840:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_127_fu_26901_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45840 | assign zext_ln218_375_fu_26907_p1 = add_ln218_127_fu_26901_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45842:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_128_fu_26911_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45842 | assign zext_ln218_376_fu_26917_p1 = add_ln218_128_fu_26911_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45844:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_129_fu_26921_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45844 | assign zext_ln218_377_fu_26927_p1 = add_ln218_129_fu_26921_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45846:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_130_fu_26931_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45846 | assign zext_ln218_378_fu_26937_p1 = add_ln218_130_fu_26931_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45848:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_131_fu_26941_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45848 | assign zext_ln218_379_fu_26947_p1 = add_ln218_131_fu_26941_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45850:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_38_fu_21429_p2' generates 1 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45850 | assign zext_ln218_37_fu_21435_p1 = xor_ln108_38_fu_21429_p2;
[2024-07-24 11:59:46,605]       |                                  ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45852:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_132_fu_26951_p2' generates 4 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45852 | assign zext_ln218_380_fu_26957_p1 = add_ln218_132_fu_26951_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45854:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_133_fu_26961_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45854 | assign zext_ln218_381_fu_26967_p1 = add_ln218_133_fu_26961_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45856:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_134_fu_26971_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45856 | assign zext_ln218_382_fu_26977_p1 = add_ln218_134_fu_26971_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45858:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_135_fu_26981_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45858 | assign zext_ln218_383_fu_26987_p1 = add_ln218_135_fu_26981_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45860:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_136_fu_26991_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45860 | assign zext_ln218_384_fu_26997_p1 = add_ln218_136_fu_26991_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45862:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_137_fu_27001_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45862 | assign zext_ln218_385_fu_27007_p1 = add_ln218_137_fu_27001_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45864:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_138_fu_27011_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45864 | assign zext_ln218_386_fu_27017_p1 = add_ln218_138_fu_27011_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45866:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_139_fu_27021_p2' generates 4 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45866 | assign zext_ln218_387_fu_27027_p1 = add_ln218_139_fu_27021_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45868:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_140_fu_27031_p2' generates 5 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45868 | assign zext_ln218_388_fu_27037_p1 = add_ln218_140_fu_27031_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45870:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_141_fu_27041_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45870 | assign zext_ln218_389_fu_27047_p1 = add_ln218_141_fu_27041_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45872:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_39_fu_21448_p2' generates 1 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45872 | assign zext_ln218_38_fu_21454_p1 = xor_ln108_39_fu_21448_p2;
[2024-07-24 11:59:46,605]       |                                  ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45874:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_142_fu_27051_p2' generates 2 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45874 | assign zext_ln218_390_fu_27057_p1 = add_ln218_142_fu_27051_p2;
[2024-07-24 11:59:46,605]       |                                   ^
[2024-07-24 11:59:46,605] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45876:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_143_fu_27061_p2' generates 3 bits.
[2024-07-24 11:59:46,605]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,605] 45876 | assign zext_ln218_391_fu_27067_p1 = add_ln218_143_fu_27061_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45878:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_144_fu_27071_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45878 | assign zext_ln218_392_fu_27077_p1 = add_ln218_144_fu_27071_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45880:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_145_fu_27081_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45880 | assign zext_ln218_393_fu_27087_p1 = add_ln218_145_fu_27081_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45882:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_146_fu_27091_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45882 | assign zext_ln218_394_fu_27097_p1 = add_ln218_146_fu_27091_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45884:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_147_fu_27101_p2' generates 4 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45884 | assign zext_ln218_395_fu_27107_p1 = add_ln218_147_fu_27101_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45886:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_148_fu_27111_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45886 | assign zext_ln218_396_fu_27117_p1 = add_ln218_148_fu_27111_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45888:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_149_fu_27121_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45888 | assign zext_ln218_397_fu_27127_p1 = add_ln218_149_fu_27121_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45890:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_150_fu_27131_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45890 | assign zext_ln218_398_fu_27137_p1 = add_ln218_150_fu_27131_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45892:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_151_fu_27141_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45892 | assign zext_ln218_399_fu_27147_p1 = add_ln218_151_fu_27141_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45894:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_40_fu_21467_p2' generates 1 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45894 | assign zext_ln218_39_fu_21473_p1 = xor_ln108_40_fu_21467_p2;
[2024-07-24 11:59:46,606]       |                                  ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45896:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_4_fu_20783_p2' generates 1 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45896 | assign zext_ln218_3_fu_20789_p1 = xor_ln108_4_fu_20783_p2;
[2024-07-24 11:59:46,606]       |                                 ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45898:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_152_fu_27151_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45898 | assign zext_ln218_400_fu_27157_p1 = add_ln218_152_fu_27151_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45900:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_153_fu_27161_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45900 | assign zext_ln218_401_fu_27167_p1 = add_ln218_153_fu_27161_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45902:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_154_fu_27171_p2' generates 4 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45902 | assign zext_ln218_402_fu_27177_p1 = add_ln218_154_fu_27171_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45904:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_155_fu_27181_p2' generates 5 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45904 | assign zext_ln218_403_fu_27187_p1 = add_ln218_155_fu_27181_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45906:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_156_fu_27191_p2' generates 6 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45906 | assign zext_ln218_404_fu_27197_p1 = add_ln218_156_fu_27191_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45908:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_157_fu_27201_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45908 | assign zext_ln218_405_fu_27207_p1 = add_ln218_157_fu_27201_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45910:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_158_fu_27211_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45910 | assign zext_ln218_406_fu_27217_p1 = add_ln218_158_fu_27211_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45912:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_159_fu_27221_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45912 | assign zext_ln218_407_fu_27227_p1 = add_ln218_159_fu_27221_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45914:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_160_fu_27231_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45914 | assign zext_ln218_408_fu_27237_p1 = add_ln218_160_fu_27231_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45916:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_161_fu_27241_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45916 | assign zext_ln218_409_fu_27247_p1 = add_ln218_161_fu_27241_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45918:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_41_fu_21486_p2' generates 1 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45918 | assign zext_ln218_40_fu_21492_p1 = xor_ln108_41_fu_21486_p2;
[2024-07-24 11:59:46,606]       |                                  ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45920:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_162_fu_27251_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45920 | assign zext_ln218_410_fu_27257_p1 = add_ln218_162_fu_27251_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45922:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_163_fu_27261_p2' generates 4 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45922 | assign zext_ln218_411_fu_27267_p1 = add_ln218_163_fu_27261_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45924:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_164_fu_27271_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45924 | assign zext_ln218_412_fu_27277_p1 = add_ln218_164_fu_27271_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45926:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_165_fu_27281_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45926 | assign zext_ln218_413_fu_27287_p1 = add_ln218_165_fu_27281_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45928:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_166_fu_27291_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45928 | assign zext_ln218_414_fu_27297_p1 = add_ln218_166_fu_27291_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45930:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_167_fu_27301_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45930 | assign zext_ln218_415_fu_27307_p1 = add_ln218_167_fu_27301_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45932:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_168_fu_27311_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45932 | assign zext_ln218_416_fu_27317_p1 = add_ln218_168_fu_27311_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45934:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_169_fu_27321_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45934 | assign zext_ln218_417_fu_27327_p1 = add_ln218_169_fu_27321_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45936:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_170_fu_27331_p2' generates 4 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45936 | assign zext_ln218_418_fu_27337_p1 = add_ln218_170_fu_27331_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45938:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_171_fu_27341_p2' generates 5 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45938 | assign zext_ln218_419_fu_27347_p1 = add_ln218_171_fu_27341_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45940:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_42_fu_21505_p2' generates 1 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45940 | assign zext_ln218_41_fu_21511_p1 = xor_ln108_42_fu_21505_p2;
[2024-07-24 11:59:46,606]       |                                  ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45942:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_172_fu_27351_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45942 | assign zext_ln218_420_fu_27357_p1 = add_ln218_172_fu_27351_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45944:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_173_fu_27361_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45944 | assign zext_ln218_421_fu_27367_p1 = add_ln218_173_fu_27361_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45946:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_174_fu_27371_p2' generates 3 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45946 | assign zext_ln218_422_fu_27377_p1 = add_ln218_174_fu_27371_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45948:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_175_fu_27381_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45948 | assign zext_ln218_423_fu_27387_p1 = add_ln218_175_fu_27381_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45950:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_176_fu_27391_p2' generates 2 bits.
[2024-07-24 11:59:46,606]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,606] 45950 | assign zext_ln218_424_fu_27397_p1 = add_ln218_176_fu_27391_p2;
[2024-07-24 11:59:46,606]       |                                   ^
[2024-07-24 11:59:46,606] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45952:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_177_fu_27401_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45952 | assign zext_ln218_425_fu_27407_p1 = add_ln218_177_fu_27401_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45954:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_178_fu_27411_p2' generates 4 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45954 | assign zext_ln218_426_fu_27417_p1 = add_ln218_178_fu_27411_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45956:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_179_fu_27421_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45956 | assign zext_ln218_427_fu_27427_p1 = add_ln218_179_fu_27421_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45958:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_180_fu_27431_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45958 | assign zext_ln218_428_fu_27437_p1 = add_ln218_180_fu_27431_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45960:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_181_fu_27441_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45960 | assign zext_ln218_429_fu_27447_p1 = add_ln218_181_fu_27441_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45962:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_43_fu_21524_p2' generates 1 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45962 | assign zext_ln218_42_fu_21530_p1 = xor_ln108_43_fu_21524_p2;
[2024-07-24 11:59:46,607]       |                                  ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45964:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_182_fu_27451_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45964 | assign zext_ln218_430_fu_27457_p1 = add_ln218_182_fu_27451_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45966:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_183_fu_27461_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45966 | assign zext_ln218_431_fu_27467_p1 = add_ln218_183_fu_27461_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45968:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_184_fu_27471_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45968 | assign zext_ln218_432_fu_27477_p1 = add_ln218_184_fu_27471_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45970:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_185_fu_27481_p2' generates 4 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45970 | assign zext_ln218_433_fu_27487_p1 = add_ln218_185_fu_27481_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45972:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_186_fu_27491_p2' generates 5 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45972 | assign zext_ln218_434_fu_27497_p1 = add_ln218_186_fu_27491_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45974:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_187_fu_27501_p2' generates 6 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45974 | assign zext_ln218_435_fu_27507_p1 = add_ln218_187_fu_27501_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45976:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_188_fu_27511_p2' generates 7 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45976 | assign zext_ln218_436_fu_27517_p1 = add_ln218_188_fu_27511_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45978:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_189_fu_27521_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45978 | assign zext_ln218_437_fu_27527_p1 = add_ln218_189_fu_27521_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45980:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_190_fu_27531_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45980 | assign zext_ln218_438_fu_27537_p1 = add_ln218_190_fu_27531_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45982:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_191_fu_27541_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45982 | assign zext_ln218_439_fu_27547_p1 = add_ln218_191_fu_27541_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45984:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_44_fu_21543_p2' generates 1 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45984 | assign zext_ln218_43_fu_21549_p1 = xor_ln108_44_fu_21543_p2;
[2024-07-24 11:59:46,607]       |                                  ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45986:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_192_fu_27551_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45986 | assign zext_ln218_440_fu_27557_p1 = add_ln218_192_fu_27551_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45988:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_193_fu_27561_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45988 | assign zext_ln218_441_fu_27567_p1 = add_ln218_193_fu_27561_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45990:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_194_fu_27571_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45990 | assign zext_ln218_442_fu_27577_p1 = add_ln218_194_fu_27571_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45992:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_195_fu_27581_p2' generates 4 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45992 | assign zext_ln218_443_fu_27587_p1 = add_ln218_195_fu_27581_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45994:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_196_fu_27591_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45994 | assign zext_ln218_444_fu_27597_p1 = add_ln218_196_fu_27591_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45996:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_197_fu_27601_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45996 | assign zext_ln218_445_fu_27607_p1 = add_ln218_197_fu_27601_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:45998:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_198_fu_27611_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 45998 | assign zext_ln218_446_fu_27617_p1 = add_ln218_198_fu_27611_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46000:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_199_fu_27621_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46000 | assign zext_ln218_447_fu_27627_p1 = add_ln218_199_fu_27621_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46002:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_200_fu_27631_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46002 | assign zext_ln218_448_fu_27637_p1 = add_ln218_200_fu_27631_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46004:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_201_fu_27641_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46004 | assign zext_ln218_449_fu_27647_p1 = add_ln218_201_fu_27641_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46006:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_45_fu_21562_p2' generates 1 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46006 | assign zext_ln218_44_fu_21568_p1 = xor_ln108_45_fu_21562_p2;
[2024-07-24 11:59:46,607]       |                                  ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46008:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_202_fu_27651_p2' generates 4 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46008 | assign zext_ln218_450_fu_27657_p1 = add_ln218_202_fu_27651_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46010:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_203_fu_27661_p2' generates 5 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46010 | assign zext_ln218_451_fu_27667_p1 = add_ln218_203_fu_27661_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46012:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_204_fu_27671_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46012 | assign zext_ln218_452_fu_27677_p1 = add_ln218_204_fu_27671_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46014:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_205_fu_27681_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46014 | assign zext_ln218_453_fu_27687_p1 = add_ln218_205_fu_27681_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46016:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_206_fu_27691_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46016 | assign zext_ln218_454_fu_27697_p1 = add_ln218_206_fu_27691_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46018:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_207_fu_27701_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46018 | assign zext_ln218_455_fu_27707_p1 = add_ln218_207_fu_27701_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46020:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_208_fu_27711_p2' generates 2 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46020 | assign zext_ln218_456_fu_27717_p1 = add_ln218_208_fu_27711_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46022:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_209_fu_27721_p2' generates 3 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46022 | assign zext_ln218_457_fu_27727_p1 = add_ln218_209_fu_27721_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46024:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_210_fu_27731_p2' generates 4 bits.
[2024-07-24 11:59:46,607]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,607] 46024 | assign zext_ln218_458_fu_27737_p1 = add_ln218_210_fu_27731_p2;
[2024-07-24 11:59:46,607]       |                                   ^
[2024-07-24 11:59:46,607] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46026:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_211_fu_27741_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46026 | assign zext_ln218_459_fu_27747_p1 = add_ln218_211_fu_27741_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46028:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_46_fu_21581_p2' generates 1 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46028 | assign zext_ln218_45_fu_21587_p1 = xor_ln108_46_fu_21581_p2;
[2024-07-24 11:59:46,608]       |                                  ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46030:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_212_fu_27751_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46030 | assign zext_ln218_460_fu_27757_p1 = add_ln218_212_fu_27751_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46032:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_213_fu_27761_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46032 | assign zext_ln218_461_fu_27767_p1 = add_ln218_213_fu_27761_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46034:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_214_fu_27771_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46034 | assign zext_ln218_462_fu_27777_p1 = add_ln218_214_fu_27771_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46036:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_215_fu_27781_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46036 | assign zext_ln218_463_fu_27787_p1 = add_ln218_215_fu_27781_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46038:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_216_fu_27791_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46038 | assign zext_ln218_464_fu_27797_p1 = add_ln218_216_fu_27791_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46040:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_217_fu_27801_p2' generates 4 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46040 | assign zext_ln218_465_fu_27807_p1 = add_ln218_217_fu_27801_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46042:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_218_fu_27811_p2' generates 5 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46042 | assign zext_ln218_466_fu_27817_p1 = add_ln218_218_fu_27811_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46044:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_219_fu_27821_p2' generates 6 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46044 | assign zext_ln218_467_fu_27827_p1 = add_ln218_219_fu_27821_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46046:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_220_fu_27831_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46046 | assign zext_ln218_468_fu_27837_p1 = add_ln218_220_fu_27831_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46048:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_221_fu_27841_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46048 | assign zext_ln218_469_fu_27847_p1 = add_ln218_221_fu_27841_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46050:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_47_fu_21600_p2' generates 1 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46050 | assign zext_ln218_46_fu_21606_p1 = xor_ln108_47_fu_21600_p2;
[2024-07-24 11:59:46,608]       |                                  ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46052:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_222_fu_27851_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46052 | assign zext_ln218_470_fu_27857_p1 = add_ln218_222_fu_27851_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46054:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_223_fu_27861_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46054 | assign zext_ln218_471_fu_27867_p1 = add_ln218_223_fu_27861_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46056:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_224_fu_27871_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46056 | assign zext_ln218_472_fu_27877_p1 = add_ln218_224_fu_27871_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46058:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_225_fu_27881_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46058 | assign zext_ln218_473_fu_27887_p1 = add_ln218_225_fu_27881_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46060:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_226_fu_27891_p2' generates 4 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46060 | assign zext_ln218_474_fu_27897_p1 = add_ln218_226_fu_27891_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46062:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_227_fu_27901_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46062 | assign zext_ln218_475_fu_27907_p1 = add_ln218_227_fu_27901_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46064:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_228_fu_27911_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46064 | assign zext_ln218_476_fu_27917_p1 = add_ln218_228_fu_27911_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46066:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_229_fu_27921_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46066 | assign zext_ln218_477_fu_27927_p1 = add_ln218_229_fu_27921_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46068:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_230_fu_27931_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46068 | assign zext_ln218_478_fu_27937_p1 = add_ln218_230_fu_27931_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46070:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_231_fu_27941_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46070 | assign zext_ln218_479_fu_27947_p1 = add_ln218_231_fu_27941_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46072:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_48_fu_21619_p2' generates 1 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46072 | assign zext_ln218_47_fu_21625_p1 = xor_ln108_48_fu_21619_p2;
[2024-07-24 11:59:46,608]       |                                  ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46074:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_232_fu_27951_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46074 | assign zext_ln218_480_fu_27957_p1 = add_ln218_232_fu_27951_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46076:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_233_fu_27961_p2' generates 4 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46076 | assign zext_ln218_481_fu_27967_p1 = add_ln218_233_fu_27961_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46078:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_234_fu_27971_p2' generates 5 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46078 | assign zext_ln218_482_fu_27977_p1 = add_ln218_234_fu_27971_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46080:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_235_fu_27981_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46080 | assign zext_ln218_483_fu_27987_p1 = add_ln218_235_fu_27981_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46082:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_236_fu_27991_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46082 | assign zext_ln218_484_fu_27997_p1 = add_ln218_236_fu_27991_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46084:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_237_fu_28001_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46084 | assign zext_ln218_485_fu_28007_p1 = add_ln218_237_fu_28001_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46086:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_238_fu_28011_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46086 | assign zext_ln218_486_fu_28017_p1 = add_ln218_238_fu_28011_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46088:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_239_fu_28021_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46088 | assign zext_ln218_487_fu_28027_p1 = add_ln218_239_fu_28021_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46090:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_240_fu_28031_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46090 | assign zext_ln218_488_fu_28037_p1 = add_ln218_240_fu_28031_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46092:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_241_fu_28041_p2' generates 4 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46092 | assign zext_ln218_489_fu_28047_p1 = add_ln218_241_fu_28041_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46094:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_49_fu_21638_p2' generates 1 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46094 | assign zext_ln218_48_fu_21644_p1 = xor_ln108_49_fu_21638_p2;
[2024-07-24 11:59:46,608]       |                                  ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46096:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_242_fu_28051_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46096 | assign zext_ln218_490_fu_28057_p1 = add_ln218_242_fu_28051_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46098:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_243_fu_28061_p2' generates 2 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46098 | assign zext_ln218_491_fu_28067_p1 = add_ln218_243_fu_28061_p2;
[2024-07-24 11:59:46,608]       |                                   ^
[2024-07-24 11:59:46,608] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46100:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_244_fu_28071_p2' generates 3 bits.
[2024-07-24 11:59:46,608]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,608] 46100 | assign zext_ln218_492_fu_28077_p1 = add_ln218_244_fu_28071_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46102:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_245_fu_28081_p2' generates 2 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46102 | assign zext_ln218_493_fu_28087_p1 = add_ln218_245_fu_28081_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46104:35: Operator ASSIGNW expects 3 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_246_fu_28091_p2' generates 2 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46104 | assign zext_ln218_494_fu_28097_p1 = add_ln218_246_fu_28091_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46106:35: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_247_fu_28101_p2' generates 3 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46106 | assign zext_ln218_495_fu_28107_p1 = add_ln218_247_fu_28101_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46108:35: Operator ASSIGNW expects 5 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_248_fu_28111_p2' generates 4 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46108 | assign zext_ln218_496_fu_28117_p1 = add_ln218_248_fu_28111_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46110:35: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_249_fu_28121_p2' generates 5 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46110 | assign zext_ln218_497_fu_28127_p1 = add_ln218_249_fu_28121_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46112:35: Operator ASSIGNW expects 7 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_250_fu_28131_p2' generates 6 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46112 | assign zext_ln218_498_fu_28137_p1 = add_ln218_250_fu_28131_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46114:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'add_ln218_251_fu_28141_p2' generates 7 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46114 | assign zext_ln218_499_fu_28147_p1 = add_ln218_251_fu_28141_p2;
[2024-07-24 11:59:46,609]       |                                   ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46116:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_50_fu_21657_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46116 | assign zext_ln218_49_fu_21663_p1 = xor_ln108_50_fu_21657_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46118:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_5_fu_20802_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46118 | assign zext_ln218_4_fu_20808_p1 = xor_ln108_5_fu_20802_p2;
[2024-07-24 11:59:46,609]       |                                 ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46120:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_51_fu_21676_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46120 | assign zext_ln218_50_fu_21682_p1 = xor_ln108_51_fu_21676_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46122:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_52_fu_21695_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46122 | assign zext_ln218_51_fu_21701_p1 = xor_ln108_52_fu_21695_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46124:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_53_fu_21714_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46124 | assign zext_ln218_52_fu_21720_p1 = xor_ln108_53_fu_21714_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46126:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_54_fu_21733_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46126 | assign zext_ln218_53_fu_21739_p1 = xor_ln108_54_fu_21733_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46128:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_55_fu_21752_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46128 | assign zext_ln218_54_fu_21758_p1 = xor_ln108_55_fu_21752_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46130:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_56_fu_21771_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46130 | assign zext_ln218_55_fu_21777_p1 = xor_ln108_56_fu_21771_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46132:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_57_fu_21790_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46132 | assign zext_ln218_56_fu_21796_p1 = xor_ln108_57_fu_21790_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46134:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_58_fu_21809_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46134 | assign zext_ln218_57_fu_21815_p1 = xor_ln108_58_fu_21809_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46136:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_59_fu_21828_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46136 | assign zext_ln218_58_fu_21834_p1 = xor_ln108_59_fu_21828_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46138:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_60_fu_21847_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46138 | assign zext_ln218_59_fu_21853_p1 = xor_ln108_60_fu_21847_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46140:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_6_fu_20821_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46140 | assign zext_ln218_5_fu_20827_p1 = xor_ln108_6_fu_20821_p2;
[2024-07-24 11:59:46,609]       |                                 ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46142:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_61_fu_21866_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46142 | assign zext_ln218_60_fu_21872_p1 = xor_ln108_61_fu_21866_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46144:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_62_fu_21885_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46144 | assign zext_ln218_61_fu_21891_p1 = xor_ln108_62_fu_21885_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46146:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_63_fu_21904_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46146 | assign zext_ln218_62_fu_21910_p1 = xor_ln108_63_fu_21904_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46148:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_64_fu_21923_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46148 | assign zext_ln218_63_fu_21929_p1 = xor_ln108_64_fu_21923_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46150:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_65_fu_21942_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46150 | assign zext_ln218_64_fu_21948_p1 = xor_ln108_65_fu_21942_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46152:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_66_fu_21961_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46152 | assign zext_ln218_65_fu_21967_p1 = xor_ln108_66_fu_21961_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46154:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_67_fu_21980_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46154 | assign zext_ln218_66_fu_21986_p1 = xor_ln108_67_fu_21980_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46156:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_68_fu_21999_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46156 | assign zext_ln218_67_fu_22005_p1 = xor_ln108_68_fu_21999_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46158:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_69_fu_22018_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46158 | assign zext_ln218_68_fu_22024_p1 = xor_ln108_69_fu_22018_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46160:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_70_fu_22037_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46160 | assign zext_ln218_69_fu_22043_p1 = xor_ln108_70_fu_22037_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46162:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_7_fu_20840_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46162 | assign zext_ln218_6_fu_20846_p1 = xor_ln108_7_fu_20840_p2;
[2024-07-24 11:59:46,609]       |                                 ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46164:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_71_fu_22056_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46164 | assign zext_ln218_70_fu_22062_p1 = xor_ln108_71_fu_22056_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46166:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_72_fu_22075_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46166 | assign zext_ln218_71_fu_22081_p1 = xor_ln108_72_fu_22075_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46168:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_73_fu_22094_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46168 | assign zext_ln218_72_fu_22100_p1 = xor_ln108_73_fu_22094_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46170:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_74_fu_22113_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46170 | assign zext_ln218_73_fu_22119_p1 = xor_ln108_74_fu_22113_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46172:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_75_fu_22132_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46172 | assign zext_ln218_74_fu_22138_p1 = xor_ln108_75_fu_22132_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,609] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46174:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_76_fu_22151_p2' generates 1 bits.
[2024-07-24 11:59:46,609]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,609] 46174 | assign zext_ln218_75_fu_22157_p1 = xor_ln108_76_fu_22151_p2;
[2024-07-24 11:59:46,609]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46176:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_77_fu_22170_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46176 | assign zext_ln218_76_fu_22176_p1 = xor_ln108_77_fu_22170_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46178:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_78_fu_22189_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46178 | assign zext_ln218_77_fu_22195_p1 = xor_ln108_78_fu_22189_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46180:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_79_fu_22208_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46180 | assign zext_ln218_78_fu_22214_p1 = xor_ln108_79_fu_22208_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46182:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_80_fu_22227_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46182 | assign zext_ln218_79_fu_22233_p1 = xor_ln108_80_fu_22227_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46184:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_8_fu_20859_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46184 | assign zext_ln218_7_fu_20865_p1 = xor_ln108_8_fu_20859_p2;
[2024-07-24 11:59:46,610]       |                                 ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46186:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_81_fu_22246_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46186 | assign zext_ln218_80_fu_22252_p1 = xor_ln108_81_fu_22246_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46188:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_82_fu_22265_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46188 | assign zext_ln218_81_fu_22271_p1 = xor_ln108_82_fu_22265_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46190:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_83_fu_22284_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46190 | assign zext_ln218_82_fu_22290_p1 = xor_ln108_83_fu_22284_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46192:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_84_fu_22303_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46192 | assign zext_ln218_83_fu_22309_p1 = xor_ln108_84_fu_22303_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46194:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_85_fu_22322_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46194 | assign zext_ln218_84_fu_22328_p1 = xor_ln108_85_fu_22322_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46196:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_86_fu_22341_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46196 | assign zext_ln218_85_fu_22347_p1 = xor_ln108_86_fu_22341_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46198:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_87_fu_22360_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46198 | assign zext_ln218_86_fu_22366_p1 = xor_ln108_87_fu_22360_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46200:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_88_fu_22379_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46200 | assign zext_ln218_87_fu_22385_p1 = xor_ln108_88_fu_22379_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46202:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_89_fu_22398_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46202 | assign zext_ln218_88_fu_22404_p1 = xor_ln108_89_fu_22398_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46204:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_90_fu_22417_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46204 | assign zext_ln218_89_fu_22423_p1 = xor_ln108_90_fu_22417_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46206:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_9_fu_20878_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46206 | assign zext_ln218_8_fu_20884_p1 = xor_ln108_9_fu_20878_p2;
[2024-07-24 11:59:46,610]       |                                 ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46208:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_91_fu_22436_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46208 | assign zext_ln218_90_fu_22442_p1 = xor_ln108_91_fu_22436_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46210:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_92_fu_22455_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46210 | assign zext_ln218_91_fu_22461_p1 = xor_ln108_92_fu_22455_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46212:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_93_fu_22474_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46212 | assign zext_ln218_92_fu_22480_p1 = xor_ln108_93_fu_22474_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46214:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_94_fu_22493_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46214 | assign zext_ln218_93_fu_22499_p1 = xor_ln108_94_fu_22493_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46216:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_95_fu_22512_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46216 | assign zext_ln218_94_fu_22518_p1 = xor_ln108_95_fu_22512_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46218:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_96_fu_22531_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46218 | assign zext_ln218_95_fu_22537_p1 = xor_ln108_96_fu_22531_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46220:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_97_fu_22550_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46220 | assign zext_ln218_96_fu_22556_p1 = xor_ln108_97_fu_22550_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46222:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_98_fu_22569_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46222 | assign zext_ln218_97_fu_22575_p1 = xor_ln108_98_fu_22569_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46224:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_99_fu_22588_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46224 | assign zext_ln218_98_fu_22594_p1 = xor_ln108_99_fu_22588_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46226:34: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_100_fu_22607_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46226 | assign zext_ln218_99_fu_22613_p1 = xor_ln108_100_fu_22607_p2;
[2024-07-24 11:59:46,610]       |                                  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46228:33: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_10_fu_20897_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46228 | assign zext_ln218_9_fu_20903_p1 = xor_ln108_10_fu_20897_p2;
[2024-07-24 11:59:46,610]       |                                 ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:46230:31: Operator ASSIGNW expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'xor_ln108_1_fu_20726_p2' generates 1 bits.
[2024-07-24 11:59:46,610]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst.grp_Matrix_Vector_Activate_Stream_Batch_fu_540
[2024-07-24 11:59:46,610] 46230 | assign zext_ln218_fu_20732_p1 = xor_ln108_1_fu_20726_p2;
[2024-07-24 11:59:46,610]       |                               ^
[2024-07-24 11:59:46,610] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20389:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,610]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,610] 20389 | #0 ap_loop_init = 1'b1;
[2024-07-24 11:59:46,610]       |  ^
[2024-07-24 11:59:46,610] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:20390:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,610]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst.flow_control_loop_pipe_no_ap_cont_U
[2024-07-24 11:59:46,610] 20390 | #0 ap_done_cache = 1'b0;
[2024-07-24 11:59:46,610]       |  ^
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 17 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 24 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4200:48: Output port connection 'odat' expects 4 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_9.inst.core
[2024-07-24 11:59:46,610]  4200 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 14 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 16 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_8.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 15 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 16 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_5.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 6 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 8 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_28.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 18 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 24 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_27.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4199:48: Input port connection 'idat' expects 13 bits on the pin connection, but pin connection's VARREF 's_axis_tdata' generates 16 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_24.inst.core
[2024-07-24 11:59:46,610]  4199 |   .irdy(s_axis_tready), .ivld(s_axis_tvalid), .idat(s_axis_tdata),
[2024-07-24 11:59:46,610]       |                                                ^~~~
[2024-07-24 11:59:46,610] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4200:48: Output port connection 'odat' expects 5 bits on the pin connection, but pin connection's VARREF 'm_axis_tdata' generates 8 bits.
[2024-07-24 11:59:46,610]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.Thresholding_rtl_2.inst.core
[2024-07-24 11:59:46,611]  4200 |   .ordy(m_axis_tready), .ovld(m_axis_tvalid), .odat(m_axis_tdata)
[2024-07-24 11:59:46,611]       |                                                ^~~~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2697:21: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2697 |         srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2713:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2713 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2723:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2723 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2737:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2737 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2744:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2744 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2757:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2757 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2775:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2775 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2789:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2789 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2806:16: Operator ASSIGNDLY expects 8 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2806 |    srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst.impl
[2024-07-24 11:59:46,611]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 11 bits on the LHS, but LHS's VARREF 'addr_' generates 10 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,611]       |                                                      ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 11 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,611]       |          ^
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2697:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2697 |         srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2713:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2713 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2723:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2723 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2737:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2737 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2744:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2744 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2757:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2757 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2775:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2775 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2789:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2789 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2806:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2806 |    srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst.impl
[2024-07-24 11:59:46,611]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 13 bits on the LHS, but LHS's VARREF 'addr_' generates 12 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,611]       |                                                      ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 12 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 13 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,611]       |          ^
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2697:21: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2697 |         srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,611]       |                     ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2713:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2713 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2723:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2723 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2737:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2737 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2744:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2744 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2757:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2757 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2775:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2775 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2789:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2789 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2806:16: Operator ASSIGNDLY expects 24 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2806 |    srlo_       <=  'bx;
[2024-07-24 11:59:46,611]       |                ^~
[2024-07-24 11:59:46,611] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 12 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,611]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst.impl
[2024-07-24 11:59:46,611]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 16 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 12 bits on the LHS, but LHS's VARREF 'addr_' generates 11 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2024-07-24 11:59:46,612]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,612]       |                                                      ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 11 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 12 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2024-07-24 11:59:46,612]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,612]       |          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 11 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 14 bits on the LHS, but LHS's VARREF 'addr_' generates 13 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2024-07-24 11:59:46,612]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,612]       |                                                      ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 14 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2024-07-24 11:59:46,612]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,612]       |          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 16 bits on the LHS, but LHS's VARREF 'addr_' generates 15 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2024-07-24 11:59:46,612]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,612]       |                                                      ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 16 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst.impl
[2024-07-24 11:59:46,612]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,612]       |          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 15 bits on the LHS, but LHS's VARREF 'addr_' generates 14 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst.impl
[2024-07-24 11:59:46,612]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,612]       |                                                      ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 15 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst.impl
[2024-07-24 11:59:46,612]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,612]       |          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 17 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_28.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 17 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_28.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 19 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 19 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 18 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2632:54: Operator EQ expects 32 or 17 bits on the LHS, but LHS's VARREF 'addr_' generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2024-07-24 11:59:46,612]  2632 |    assign addr_full_ = (state_==state_more) && (addr_==depth-2);
[2024-07-24 11:59:46,612]       |                                                      ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2689:10: Operator ASSIGN expects 16 bits on the Assign RHS, but Assign RHS's SUB generates 32 or 17 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst.impl
[2024-07-24 11:59:46,612]  2689 |   for (a_=depth-2; a_>0; a_=a_-1) begin
[2024-07-24 11:59:46,612]       |          ^
[2024-07-24 11:59:46,612] %Warning-LITENDIAN: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2607:11: Little bit endian vector: left < right of bit range: [-1:0]
[2024-07-24 11:59:46,612]                                                                                                 : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst.impl
[2024-07-24 11:59:46,612]  2607 |    reg    [addrwidth-1:0] addr, addr_, a_;
[2024-07-24 11:59:46,612]       |           ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2645:17: Operator ASSIGNW expects 1 bits on the Assign RHS, but Assign RHS's COND generates 32 or 2 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst.impl
[2024-07-24 11:59:46,612]  2645 |    assign count = (state==state_more ? addr+2 : (state==state_one ? 1 : 0));
[2024-07-24 11:59:46,612]       |                 ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst.impl
[2024-07-24 11:59:46,612]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                     ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Operator ASSIGNDLY expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,612]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst.impl
[2024-07-24 11:59:46,612]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,612]       |                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166883:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166883 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,612]        |                                                ^~
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166887:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166887 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,612]        |                                                ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166887:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166887 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,612]        |                                                                          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166888:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166888 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,612]        |                                                ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166888:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166888 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,612]        |                                                                          ^
[2024-07-24 11:59:46,612] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166895:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,612]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,612] 166895 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,613]        |                                     ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166921:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166921 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,613]        |                                                                               ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166924:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166924 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,613]        |                                          ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166928:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166928 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,613]        |                                           ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166947:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166947 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,613]        |                         ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166947:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166947 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,613]        |                                           ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166949:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166949 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,613]        |                                             ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166952:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166952 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,613]        |                                                           ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166956:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166956 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,613]        |                                                                      ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166962:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166962 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,613]        |                                                           ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166959:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166959 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,613]        |                                  ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166976:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_9.inst.impl
[2024-07-24 11:59:46,613] 166976 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,613]        |                                                                       ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63635:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63635 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,613]       |                                                ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63639:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63639 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,613]       |                                                ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63639:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63639 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,613]       |                                                                          ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63640:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63640 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,613]       |                                                ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63640:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63640 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,613]       |                                                                          ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63647:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63647 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,613]       |                                     ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63673:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63673 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,613]       |                                                                               ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63676:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63676 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,613]       |                                          ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63680:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63680 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,613]       |                                           ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63699:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63699 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,613]       |                         ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63699:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63699 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,613]       |                                           ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63701:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63701 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,613]       |                                             ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63704:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63704 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,613]       |                                                           ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63708:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63708 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,613]       |                                                                      ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63714:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63714 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,613]       |                                                           ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63711:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63711 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,613]       |                                  ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:63728:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_8.inst.impl
[2024-07-24 11:59:46,613] 63728 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,613]       |                                                                       ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178646:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178646 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,613]        |                                                ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178650:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178650 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,613]        |                                                ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178650:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178650 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,613]        |                                                                          ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178651:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178651 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,613]        |                                                ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178651:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178651 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,613]        |                                                                          ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178658:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178658 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,613]        |                                     ^
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178684:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178684 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,613]        |                                                                               ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178687:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178687 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,613]        |                                          ^~
[2024-07-24 11:59:46,613] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178691:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,613]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,613] 178691 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,613]        |                                           ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178710:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178710 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]        |                         ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178710:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178710 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]        |                                           ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178712:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178712 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,614]        |                                             ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178715:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178715 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,614]        |                                                           ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178719:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178719 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,614]        |                                                                      ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178725:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178725 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,614]        |                                                           ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178722:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178722 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,614]        |                                  ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178739:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_7.inst.impl
[2024-07-24 11:59:46,614] 178739 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,614]        |                                                                       ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47880:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47880 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,614]       |                                                ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47884:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47884 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,614]       |                                                ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47884:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47884 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,614]       |                                                                          ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47885:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47885 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,614]       |                                                ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47885:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47885 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,614]       |                                                                          ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47892:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47892 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,614]       |                                     ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47918:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47918 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,614]       |                                                                               ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47921:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47921 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,614]       |                                          ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47925:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47925 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,614]       |                                           ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47944:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47944 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]       |                         ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47944:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47944 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]       |                                           ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47946:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47946 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,614]       |                                             ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47949:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47949 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,614]       |                                                           ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47953:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47953 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,614]       |                                                                      ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47959:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47959 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,614]       |                                                           ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47956:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47956 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,614]       |                                  ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:47973:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_6.inst.impl
[2024-07-24 11:59:46,614] 47973 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,614]       |                                                                       ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67349:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67349 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,614]       |                                                ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67353:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67353 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,614]       |                                                ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67353:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67353 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,614]       |                                                                          ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67354:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67354 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,614]       |                                                ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67354:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67354 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,614]       |                                                                          ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67361:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67361 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,614]       |                                     ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67387:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67387 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,614]       |                                                                               ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67390:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67390 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,614]       |                                          ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67394:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67394 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,614]       |                                           ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67413:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67413 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]       |                         ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67413:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67413 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,614]       |                                           ^
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67415:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,614]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,614] 67415 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,614]       |                                             ^~
[2024-07-24 11:59:46,614] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67418:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,615]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,615] 67418 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,615]       |                                                           ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67422:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,615] 67422 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,615]       |                                                                      ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67428:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,615] 67428 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,615]       |                                                           ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67425:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,615]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,615] 67425 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,615]       |                                  ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67442:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,615]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_5.inst.impl
[2024-07-24 11:59:46,615] 67442 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,615]       |                                                                       ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156141:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156141 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,615]        |                                                ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156145:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156145 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,615]        |                                                ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156145:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156145 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,615]        |                                                                          ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156146:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156146 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,615]        |                                                ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156146:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156146 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,615]        |                                                                          ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156153:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156153 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,615]        |                                     ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156179:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156179 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,615]        |                                                                               ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156182:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156182 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,615]        |                                          ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156186:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156186 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,615]        |                                           ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156205:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156205 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,615]        |                         ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156205:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156205 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,615]        |                                           ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156207:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156207 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,615]        |                                             ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156210:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156210 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,615]        |                                                           ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156214:70: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156214 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,615]        |                                                                      ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156220:59: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156220 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,615]        |                                                           ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156217:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156217 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,615]        |                                  ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156234:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_4.inst.impl
[2024-07-24 11:59:46,615] 156234 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,615]        |                                                                       ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8000:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8000 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,615]       |                                                ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8004:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8004 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,615]       |                                                ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8004:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8004 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,615]       |                                                                          ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8005:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8005 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,615]       |                                                ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8005:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8005 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,615]       |                                                                          ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8012:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8012 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,615]       |                                     ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8038:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8038 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,615]       |                                                                               ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8041:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8041 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,615]       |                                          ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8045:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8045 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,615]       |                                           ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8064:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8064 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,615]       |                         ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8064:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8064 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,615]       |                                           ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8066:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8066 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,615]       |                                             ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8069:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8069 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,615]       |                                                           ^~
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8073:70: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8073 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,615]       |                                                                      ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8079:59: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8079 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,615]       |                                                           ^
[2024-07-24 11:59:46,615] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8076:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 17 bits.
[2024-07-24 11:59:46,615]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,615]  8076 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,616]       |                                  ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8093:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,616]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_3.inst.impl
[2024-07-24 11:59:46,616]  8093 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,616]       |                                                                       ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52688:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52688 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,616]       |                                                ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52692:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52692 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52692:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52692 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                                          ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52693:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52693 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52693:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52693 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,616]       |                                                                          ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52700:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52700 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,616]       |                                     ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52726:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52726 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,616]       |                                                                               ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52729:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52729 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,616]       |                                          ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52733:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52733 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,616]       |                                           ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52752:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52752 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,616]       |                         ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52752:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52752 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,616]       |                                           ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52754:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52754 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,616]       |                                             ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52757:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52757 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,616]       |                                                           ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52761:70: Operator ADD expects 18 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52761 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,616]       |                                                                      ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52767:59: Operator ADD expects 18 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52767 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,616]       |                                                           ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52764:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52764 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,616]       |                                  ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52781:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 18 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_2.inst.impl
[2024-07-24 11:59:46,616] 52781 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,616]       |                                                                       ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56464:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56464 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,616]       |                                                ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56468:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56468 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56468:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56468 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                                          ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56469:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56469 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56469:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56469 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,616]       |                                                                          ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56476:37: Operator ASSIGNW expects 14 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56476 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,616]       |                                     ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56502:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56502 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,616]       |                                                                               ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56505:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56505 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,616]       |                                          ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56509:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56509 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,616]       |                                           ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56528:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56528 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,616]       |                         ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56528:43: Operator ASSIGN expects 15 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56528 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,616]       |                                           ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56530:45: Operator ASSIGNDLY expects 15 bits on the Assign RHS, but Assign RHS's ADD generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56530 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,616]       |                                             ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56533:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56533 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,616]       |                                                           ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56540:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56540 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,616]       |                                  ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:56557:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 15 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_13.inst.impl
[2024-07-24 11:59:46,616] 56557 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,616]       |                                                                       ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79240:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,616] 79240 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,616]       |                                                ^~
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79244:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,616] 79244 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79244:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,616] 79244 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,616]       |                                                                          ^
[2024-07-24 11:59:46,616] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79245:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,616]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,616] 79245 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,616]       |                                                ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79245:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79245 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,617]       |                                                                          ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79252:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79252 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,617]       |                                     ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79278:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79278 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,617]       |                                                                               ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79281:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79281 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,617]       |                                          ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79285:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79285 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,617]       |                                           ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79304:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79304 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,617]       |                         ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79304:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79304 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,617]       |                                           ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79306:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79306 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,617]       |                                             ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79309:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79309 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,617]       |                                                           ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79313:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79313 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,617]       |                                                                      ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79319:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79319 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,617]       |                                                           ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79316:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79316 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,617]       |                                  ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79333:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_12.inst.impl
[2024-07-24 11:59:46,617] 79333 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,617]       |                                                                       ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11914:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11914 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,617]       |                                                ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11918:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11918 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,617]       |                                                ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11918:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11918 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,617]       |                                                                          ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11919:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11919 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,617]       |                                                ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11919:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11919 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,617]       |                                                                          ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11926:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11926 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,617]       |                                     ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11952:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11952 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,617]       |                                                                               ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11955:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11955 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,617]       |                                          ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11959:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11959 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,617]       |                                           ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11978:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11978 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,617]       |                         ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11978:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11978 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,617]       |                                           ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11980:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11980 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,617]       |                                             ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11983:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11983 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,617]       |                                                           ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11987:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11987 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,617]       |                                                                      ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11993:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11993 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,617]       |                                                           ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11990:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 11990 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,617]       |                                  ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12007:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_11.inst.impl
[2024-07-24 11:59:46,617] 12007 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,617]       |                                                                       ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76431:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76431 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,617]       |                                                ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76435:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76435 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,617]       |                                                ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76435:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76435 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,617]       |                                                                          ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76436:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76436 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,617]       |                                                ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76436:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76436 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,617]       |                                                                          ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76443:37: Operator ASSIGNW expects 13 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 14 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76443 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,617]       |                                     ^
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76469:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,617] 76469 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,617]       |                                                                               ^~
[2024-07-24 11:59:46,617] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76472:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,617]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76472 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,618]       |                                          ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76476:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76476 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,618]       |                                           ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76495:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 15 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76495 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]       |                         ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76495:43: Operator ASSIGN expects 14 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76495 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]       |                                           ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76497:45: Operator ASSIGNDLY expects 14 bits on the Assign RHS, but Assign RHS's ADD generates 15 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76497 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,618]       |                                             ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76500:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76500 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,618]       |                                                           ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76504:70: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'tail_incr' generates 14 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76504 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,618]       |                                                                      ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76510:59: Operator ADD expects 16 bits on the RHS, but RHS's VARREF 'addr_incr' generates 14 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76510 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,618]       |                                                           ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76507:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 16 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76507 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,618]       |                                  ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:76524:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 16 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_10.inst.impl
[2024-07-24 11:59:46,618] 76524 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,618]       |                                                                       ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49391:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49391 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,618]       |                                                ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49395:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49395 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,618]       |                                                ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49395:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49395 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,618]       |                                                                          ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49396:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49396 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,618]       |                                                ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49396:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49396 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,618]       |                                                                          ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49403:37: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49403 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,618]       |                                     ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49429:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 12 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49429 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,618]       |                                                                               ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49432:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49432 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,618]       |                                          ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49436:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49436 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,618]       |                                           ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49455:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 14 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49455 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]       |                         ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49455:43: Operator ASSIGN expects 13 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49455 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]       |                                           ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49457:45: Operator ASSIGNDLY expects 13 bits on the Assign RHS, but Assign RHS's ADD generates 14 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49457 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,618]       |                                             ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49460:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 4 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49460 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,618]       |                                                           ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49464:70: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'tail_incr' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49464 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,618]       |                                                                      ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49470:59: Operator ADD expects 17 bits on the RHS, but RHS's VARREF 'addr_incr' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49470 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,618]       |                                                           ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49467:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49467 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,618]       |                                  ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49484:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 17 bits.
[2024-07-24 11:59:46,618]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_1.inst.impl
[2024-07-24 11:59:46,618] 49484 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,618]       |                                                                       ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117248:48: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117248 |     uwire  reading_done = Newest_buffered_elem == LAST_READ_ELEM;
[2024-07-24 11:59:46,618]        |                                                ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117252:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117252 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,618]        |                                                ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117252:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117252 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(First_elem_next_window) &&
[2024-07-24 11:59:46,618]        |                                                                          ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117253:48: Operator SUB expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117253 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,618]        |                                                ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117253:74: Operator LTS expects 32 bits on the RHS, but RHS's SIGNED generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117253 |                 $signed(((Newest_buffered_elem - (BUF_ELEM_TOTAL - 1)))) < $signed(Current_elem)
[2024-07-24 11:59:46,618]        |                                                                          ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117260:37: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'Window_buffer_read_addr_reg' generates 9 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117260 |     assign  window_buffer_read_addr = Window_buffer_read_addr_reg;
[2024-07-24 11:59:46,618]        |                                     ^
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117286:79: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Window_buffer_write_addr_reg' generates 8 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117286 |                 Window_buffer_write_addr_reg <= (Window_buffer_write_addr_reg == BUF_ELEM_TOTAL-1)? 0 : Window_buffer_write_addr_reg + 1;
[2024-07-24 11:59:46,618]        |                                                                               ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117289:42: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117289 |                 if (Newest_buffered_elem == LAST_READ_ELEM-1) begin
[2024-07-24 11:59:46,618]        |                                          ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117293:43: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117293 |                 if ((Newest_buffered_elem == LAST_READ_ELEM-1) && Writing_done) begin
[2024-07-24 11:59:46,618]        |                                           ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117312:25: Operator GTES expects 32 bits on the LHS, but LHS's VARREF 'ra' generates 10 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117312 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]        |                         ^~
[2024-07-24 11:59:46,618] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117312:43: Operator ASSIGN expects 9 bits on the Assign RHS, but Assign RHS's COND generates 32 bits.
[2024-07-24 11:59:46,618]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,618] 117312 |                     (ra >= BUF_ELEM_TOTAL)? -BUF_ELEM_TOTAL :
[2024-07-24 11:59:46,618]        |                                           ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117314:45: Operator ASSIGNDLY expects 9 bits on the Assign RHS, but Assign RHS's ADD generates 10 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117314 |                 Window_buffer_read_addr_reg <= ra + ra_correct;
[2024-07-24 11:59:46,619]        |                                             ^~
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117317:59: Operator NEQ expects 32 bits on the LHS, but LHS's VARREF 'Position_in_window' generates 5 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117317 |                 Position_in_window <= (Position_in_window != ELEM_PER_WINDOW - 1)? Position_in_window+1 : 0;
[2024-07-24 11:59:46,619]        |                                                           ^~
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117321:70: Operator ADD expects 13 bits on the RHS, but RHS's VARREF 'tail_incr' generates 9 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117321 |                     First_elem_next_window <= First_elem_next_window + tail_incr;
[2024-07-24 11:59:46,619]        |                                                                      ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117327:59: Operator ADD expects 13 bits on the RHS, but RHS's VARREF 'addr_incr' generates 9 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117327 |                     Current_elem <= $signed(Current_elem) + addr_incr;
[2024-07-24 11:59:46,619]        |                                                           ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117324:34: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Current_elem' generates 13 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117324 |                 if (Current_elem == LAST_WRITE_ELEM)
[2024-07-24 11:59:46,619]        |                                  ^~
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:117341:71: Operator EQ expects 32 bits on the LHS, but LHS's VARREF 'Newest_buffered_elem' generates 13 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.ConvolutionInputGenerator_rtl_0.inst.impl
[2024-07-24 11:59:46,619] 117341 |                 if (reading_done || (read_ok && (Newest_buffered_elem == LAST_READ_ELEM - 1))) begin
[2024-07-24 11:59:46,619]        |                                                                       ^~
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168366:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168366 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168367:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168367 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168368:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168368 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168369:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168369 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168370:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168370 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168371:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168371 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168702:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168702 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168726:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168726 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168750:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168750 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168774:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168774 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168798:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168798 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168811:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168811 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,619]        |                                 ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168824:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168824 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168887:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168887 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,619]        |                      ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168889:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168889 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,619]        |                       ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:168903:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_1.VVAU_hls_1.inst
[2024-07-24 11:59:46,619] 168903 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,619]        |                                 ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163827:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163827 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163828:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163828 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163829:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163829 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163830:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163830 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163831:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163831 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:163832:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,619]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 163832 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,619]        |  ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164163:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164163 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164187:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164187 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164211:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164211 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164235:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164235 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164259:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164259 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164272:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164272 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,619]        |                                 ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164285:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164285 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,619]        |                             ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164348:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164348 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,619]        |                      ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164350:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,619] 164350 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,619]        |                       ^
[2024-07-24 11:59:46,619] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:164364:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,619]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_9.VVAU_hls_9.inst
[2024-07-24 11:59:46,620] 164364 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,620]        |                                 ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159323:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159323 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159324:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159324 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159325:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159325 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159326:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159326 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159327:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159327 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159328:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159328 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159659:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159659 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159683:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159683 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159707:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159707 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159731:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159731 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159755:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159755 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159768:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159768 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,620]        |                                 ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159781:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159781 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159844:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159844 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,620]        |                      ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159846:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159846 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,620]        |                       ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:159860:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_7.VVAU_hls_7.inst
[2024-07-24 11:59:46,620] 159860 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,620]        |                                 ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148506:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148506 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148507:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148507 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148508:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148508 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148509:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148509 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148510:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148510 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148511:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148511 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148842:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148842 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148866:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148866 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148890:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148890 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148914:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148914 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148938:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148938 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148951:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148951 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,620]        |                                 ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:148964:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 148964 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,620]        |                             ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:149027:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 149027 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,620]        |                      ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:149029:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 149029 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,620]        |                       ^
[2024-07-24 11:59:46,620] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:149043:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,620]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_12.VVAU_hls_12.inst
[2024-07-24 11:59:46,620] 149043 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,620]        |                                 ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144277:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,620] 144277 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144278:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,620] 144278 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144279:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,620] 144279 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144280:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,620] 144280 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,620]        |  ^
[2024-07-24 11:59:46,620] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144281:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,620]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,620] 144281 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144282:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144282 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144613:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144613 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144637:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144637 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144661:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144661 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144685:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144685 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144709:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144709 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144722:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144722 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,621]        |                                 ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144735:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144735 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144798:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144798 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,621]        |                      ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144800:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144800 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,621]        |                       ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:144814:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_5.VVAU_hls_5.inst
[2024-07-24 11:59:46,621] 144814 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,621]        |                                 ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141642:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141642 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141643:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141643 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141644:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141644 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141645:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141645 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141646:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141646 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141647:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141647 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141978:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 141978 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142002:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142002 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142026:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142026 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142050:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142050 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142074:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142074 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142087:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142087 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,621]        |                                 ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142100:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142100 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142163:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142163 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,621]        |                      ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142165:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142165 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,621]        |                       ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142179:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_3.VVAU_hls_3.inst
[2024-07-24 11:59:46,621] 142179 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,621]        |                                 ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131528:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131528 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131529:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131529 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131530:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131530 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131531:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131531 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131532:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131532 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131533:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,621]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131533 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,621]        |  ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131864:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131864 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131888:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131888 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131912:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131912 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131936:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,621] 131936 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,621]        |                             ^
[2024-07-24 11:59:46,621] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131960:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,621]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 131960 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131973:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 131973 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,622]        |                                 ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:131986:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 131986 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:132049:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 132049 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,622]        |                      ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:132051:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 132051 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,622]        |                       ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:132065:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_2.VVAU_hls_2.inst
[2024-07-24 11:59:46,622] 132065 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,622]        |                                 ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130293:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130293 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130294:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130294 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130295:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130295 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130296:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130296 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130297:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130297 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130298:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130298 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130629:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130629 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130653:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130653 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130677:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130677 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130701:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130701 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130725:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130725 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130738:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130738 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,622]        |                                 ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130751:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130751 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130814:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130814 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,622]        |                      ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130816:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130816 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,622]        |                       ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130830:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_8.VVAU_hls_8.inst
[2024-07-24 11:59:46,622] 130830 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,622]        |                                 ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125170:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125170 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125171:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125171 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125172:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125172 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125173:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125173 | #0 ap_done_reg = 1'b0;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125263:35: Operator ASSIGNDLY expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln420_fu_149_p1' generates 64 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125263 |         accumulators_addr_reg_263 <= zext_ln420_fu_149_p1;
[2024-07-24 11:59:46,622]        |                                   ^~
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125386:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125386 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125408:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125408 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125432:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125432 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125437:30: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'zext_ln420_fu_149_p1' generates 64 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125437 | assign accumulators_address0 = zext_ln420_fu_149_p1;
[2024-07-24 11:59:46,622]        |                              ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125495:29: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'select_ln419_fu_141_p3' generates 11 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125495 | assign zext_ln420_fu_149_p1 = select_ln419_fu_141_p3;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:125497:29: Operator ASSIGNW expects 6 bits on the Assign RHS, but Assign RHS's VARREF 'thin_fu_200_p1' generates 4 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46
[2024-07-24 11:59:46,622] 125497 | assign zext_ln429_fu_211_p1 = thin_fu_200_p1;
[2024-07-24 11:59:46,622]        |                             ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:111500:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-07-24 11:59:46,622] 111500 | #0 ap_CS_fsm = 1'd1;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:111501:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-07-24 11:59:46,622] 111501 | #0 ap_done_reg = 1'b0;
[2024-07-24 11:59:46,622]        |  ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:111663:23: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-07-24 11:59:46,622] 111663 |             ap_NS_fsm = 'bx;
[2024-07-24 11:59:46,622]        |                       ^
[2024-07-24 11:59:46,622] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:111684:35: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_block_1' generates 4 bits.
[2024-07-24 11:59:46,622]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst.grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45
[2024-07-24 11:59:46,622] 111684 | assign conv2_i_i_i_cast_fu_111_p1 = ap_sig_allocacmp_block_1;
[2024-07-24 11:59:46,622]        |                                   ^
[2024-07-24 11:59:46,622] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106073:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,622]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,622] 106073 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106074:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106074 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106075:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106075 | #0 ap_done_reg = 1'b0;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106231:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106231 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106255:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106255 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106260:30: Operator ASSIGNW expects 10 bits on the Assign RHS, but Assign RHS's VARREF 'fold_cast_fu_92_p1' generates 64 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106260 | assign accumulators_address0 = fold_cast_fu_92_p1;
[2024-07-24 11:59:46,623]        |                              ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106288:27: Operator ASSIGNW expects 64 bits on the Assign RHS, but Assign RHS's VARREF 'ap_sig_allocacmp_fold_1' generates 11 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106288 | assign fold_cast_fu_92_p1 = ap_sig_allocacmp_fold_1;
[2024-07-24 11:59:46,623]        |                           ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106294:20: Operator ASSIGNW expects 8 bits on the Assign RHS, but Assign RHS's VARREF 'accumulators_q0' generates 6 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst.grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53
[2024-07-24 11:59:46,623] 106294 | assign out_V_TDATA = accumulators_q0;
[2024-07-24 11:59:46,623]        |                    ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103883:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103883 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103884:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103884 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103885:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103885 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103886:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103886 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103887:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103887 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:103888:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 103888 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,623]        |  ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104219:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104219 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104243:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104243 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104267:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104267 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104291:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104291 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104315:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104315 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104328:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104328 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,623]        |                                 ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104341:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104341 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,623]        |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104404:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104404 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,623]        |                      ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104406:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104406 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,623]        |                       ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:104420:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_0.VVAU_hls_0.inst
[2024-07-24 11:59:46,623] 104420 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,623]        |                                 ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91747:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91747 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91748:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91748 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91749:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91749 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91750:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91750 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91751:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91751 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91752:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,623]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 91752 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,623]       |  ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92083:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92083 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92107:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92107 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92131:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92131 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92155:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92155 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92179:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92179 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92192:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92192 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,623]       |                                 ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92205:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92205 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,623]       |                             ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92268:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,623]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,623] 92268 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,623]       |                      ^
[2024-07-24 11:59:46,623] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92270:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,624] 92270 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,624]       |                       ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:92284:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_11.VVAU_hls_11.inst
[2024-07-24 11:59:46,624] 92284 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,624]       |                                 ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65672:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65672 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65673:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65673 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65674:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65674 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65675:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65675 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65676:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65676 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65677:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 65677 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66008:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66008 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66032:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66032 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66056:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66056 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66080:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66080 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66104:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66104 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66117:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66117 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,624]       |                                 ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66130:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66130 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66193:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66193 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,624]       |                      ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66195:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66195 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,624]       |                       ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66209:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_6.VVAU_hls_6.inst
[2024-07-24 11:59:46,624] 66209 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,624]       |                                 ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61368:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61368 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61369:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61369 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61370:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61370 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61371:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61371 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61372:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61372 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61373:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61373 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61704:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61704 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61728:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61728 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61752:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61752 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61776:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61776 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61800:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61800 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61813:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61813 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,624]       |                                 ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61826:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61826 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                             ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61889:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61889 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,624]       |                      ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61891:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61891 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,624]       |                       ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61905:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 14 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_10.VVAU_hls_10.inst
[2024-07-24 11:59:46,624] 61905 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,624]       |                                 ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17395:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2024-07-24 11:59:46,624] 17395 | #0 grp_Matrix_Vector_Activate_Stream_Batch_fu_540_ap_start_reg = 1'b0;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17396:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2024-07-24 11:59:46,624] 17396 | #0 ap_CS_fsm = 4'd1;
[2024-07-24 11:59:46,624]       |  ^
[2024-07-24 11:59:46,624] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17538:23: Operator ASSIGN expects 4 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,624]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.MVAU_hls_0.MVAU_hls_0.inst
[2024-07-24 11:59:46,624] 17538 |             ap_NS_fsm = 'bx;
[2024-07-24 11:59:46,624]       |                       ^
[2024-07-24 11:59:46,624] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10624:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,624]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,624] 10624 | #0 ap_CS_iter0_fsm = 1'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10625:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,625]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10625 | #0 ap_CS_iter1_fsm = 2'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10626:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,625]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10626 | #0 ap_CS_iter2_fsm = 2'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10627:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,625]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10627 | #0 ap_CS_iter4_fsm = 2'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10628:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,625]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10628 | #0 ap_CS_iter3_fsm = 2'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10629:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,625]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10629 | #0 ap_CS_iter5_fsm = 2'd1;
[2024-07-24 11:59:46,625]       |  ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10960:29: Operator ASSIGN expects 1 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10960 |             ap_NS_iter0_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:10984:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 10984 |             ap_NS_iter1_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11008:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11008 |             ap_NS_iter2_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11032:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11032 |             ap_NS_iter3_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11056:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11056 |             ap_NS_iter4_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11069:33: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's VARREF 'ap_ST_iter0_fsm_state1' generates 1 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11069 |                 ap_NS_iter5_fsm = ap_ST_iter0_fsm_state1;
[2024-07-24 11:59:46,625]       |                                 ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11082:29: Operator ASSIGN expects 2 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11082 |             ap_NS_iter5_fsm = 'bx;
[2024-07-24 11:59:46,625]       |                             ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11145:22: Operator ASSIGNW expects 4 bits on the Assign RHS, but Assign RHS's VARREF 'grp_fu_175_p10' generates 12 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11145 | assign grp_fu_175_p1 = grp_fu_175_p10;
[2024-07-24 11:59:46,625]       |                      ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11147:23: Operator ASSIGNW expects 12 bits on the Assign RHS, but Assign RHS's VARREF 'r_reg_210' generates 4 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11147 | assign grp_fu_175_p10 = r_reg_210;
[2024-07-24 11:59:46,625]       |                       ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:11161:33: Operator ASSIGNW expects 16 bits on the Assign RHS, but Assign RHS's UNSIGNED generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.VVAU_hls_4.VVAU_hls_4.inst
[2024-07-24 11:59:46,625] 11161 | assign out_V_TDATA_int_regslice = $unsigned(zext_ln276_fu_167_p0);
[2024-07-24 11:59:46,625]       |                                 ^
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:179399:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst
[2024-07-24 11:59:46,625] 179399 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:179400:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_48.inst
[2024-07-24 11:59:46,625] 179400 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178971:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst
[2024-07-24 11:59:46,625] 178971 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:178972:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_5.inst
[2024-07-24 11:59:46,625] 178972 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175659:3: Output port connection 'count' expects 5 bits on the pin connection, but pin connection's VARREF 'count' generates 4 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst
[2024-07-24 11:59:46,625] 175659 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:175660:3: Output port connection 'maxcount' expects 5 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 4 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_99.inst
[2024-07-24 11:59:46,625] 175660 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174758:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_72.inst
[2024-07-24 11:59:46,625] 174758 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174759:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_72.inst
[2024-07-24 11:59:46,625] 174759 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174638:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_90.inst
[2024-07-24 11:59:46,625] 174638 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174639:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_90.inst
[2024-07-24 11:59:46,625] 174639 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174428:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_54.inst
[2024-07-24 11:59:46,625] 174428 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174429:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_54.inst
[2024-07-24 11:59:46,625] 174429 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174166:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_69.inst
[2024-07-24 11:59:46,625] 174166 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:174167:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_69.inst
[2024-07-24 11:59:46,625] 174167 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171781:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_19.inst
[2024-07-24 11:59:46,625] 171781 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:171782:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_19.inst
[2024-07-24 11:59:46,625] 171782 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:170815:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_92.inst
[2024-07-24 11:59:46,625] 170815 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:170816:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_92.inst
[2024-07-24 11:59:46,625] 170816 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166229:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_40.inst
[2024-07-24 11:59:46,625] 166229 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:166230:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_40.inst
[2024-07-24 11:59:46,625] 166230 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:161624:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_79.inst
[2024-07-24 11:59:46,625] 161624 |  .count(count),
[2024-07-24 11:59:46,625]        |   ^~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:161625:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,625]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_79.inst
[2024-07-24 11:59:46,625] 161625 |  .maxcount(maxcount),
[2024-07-24 11:59:46,625]        |   ^~~~~~~~
[2024-07-24 11:59:46,625] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:161316:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_59.inst
[2024-07-24 11:59:46,626] 161316 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:161317:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_59.inst
[2024-07-24 11:59:46,626] 161317 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157986:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_38.inst
[2024-07-24 11:59:46,626] 157986 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:157987:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_38.inst
[2024-07-24 11:59:46,626] 157987 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156656:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_65.inst
[2024-07-24 11:59:46,626] 156656 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:156657:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_65.inst
[2024-07-24 11:59:46,626] 156657 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:154789:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst
[2024-07-24 11:59:46,626] 154789 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:154790:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_46.inst
[2024-07-24 11:59:46,626] 154790 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-LITENDIAN: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153585:8: Little bit endian vector: left < right of bit range: [-1:0]
[2024-07-24 11:59:46,626]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst
[2024-07-24 11:59:46,626] 153585 | output [-1:0] count,
[2024-07-24 11:59:46,626]        |        ^
[2024-07-24 11:59:46,626] %Warning-LITENDIAN: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153586:8: Little bit endian vector: left < right of bit range: [-1:0]
[2024-07-24 11:59:46,626]                                                                                                  : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst
[2024-07-24 11:59:46,626] 153586 | output [-1:0] maxcount,
[2024-07-24 11:59:46,626]        |        ^
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153607:3: Output port connection 'count' expects 1 bits on the pin connection, but pin connection's VARREF 'count' generates 2 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst
[2024-07-24 11:59:46,626] 153607 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153608:3: Output port connection 'maxcount' expects 1 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 2 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100.inst
[2024-07-24 11:59:46,626] 153608 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153246:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_66.inst
[2024-07-24 11:59:46,626] 153246 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153247:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_66.inst
[2024-07-24 11:59:46,626] 153247 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153010:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_68.inst
[2024-07-24 11:59:46,626] 153010 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:153011:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_68.inst
[2024-07-24 11:59:46,626] 153011 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:150000:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_49.inst
[2024-07-24 11:59:46,626] 150000 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:150001:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_49.inst
[2024-07-24 11:59:46,626] 150001 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:146394:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,626]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2024-07-24 11:59:46,626] 146394 | #0 grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3_fu_46_ap_start_reg = 1'b0;
[2024-07-24 11:59:46,626]        |  ^
[2024-07-24 11:59:46,626] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:146395:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,626]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2024-07-24 11:59:46,626] 146395 | #0 ap_CS_fsm = 7'd1;
[2024-07-24 11:59:46,626]        |  ^
[2024-07-24 11:59:46,626] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:146396:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,626]                                                                                                : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2024-07-24 11:59:46,626] 146396 | #0 grp_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5_fu_53_ap_start_reg = 1'b0;
[2024-07-24 11:59:46,626]        |  ^
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:146515:31: Operator ASSIGN expects 10 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,626]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2024-07-24 11:59:46,626] 146515 |         accumulators_address0 = 'bx;
[2024-07-24 11:59:46,626]        |                               ^
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:146621:23: Operator ASSIGN expects 7 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,626]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.GlobalAccPool_hls_0.inst
[2024-07-24 11:59:46,626] 146621 |             ap_NS_fsm = 'bx;
[2024-07-24 11:59:46,626]        |                       ^
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143600:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst
[2024-07-24 11:59:46,626] 143600 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143601:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_17.inst
[2024-07-24 11:59:46,626] 143601 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143253:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst
[2024-07-24 11:59:46,626] 143253 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:143254:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_8.inst
[2024-07-24 11:59:46,626] 143254 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142331:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst
[2024-07-24 11:59:46,626] 142331 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142332:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_51.inst
[2024-07-24 11:59:46,626] 142332 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142256:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_74.inst
[2024-07-24 11:59:46,626] 142256 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:142257:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_74.inst
[2024-07-24 11:59:46,626] 142257 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141292:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_62.inst
[2024-07-24 11:59:46,626] 141292 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:141293:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_62.inst
[2024-07-24 11:59:46,626] 141293 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135916:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_24.inst
[2024-07-24 11:59:46,626] 135916 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:135917:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_24.inst
[2024-07-24 11:59:46,626] 135917 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:134283:3: Output port connection 'count' expects 20 bits on the pin connection, but pin connection's VARREF 'count' generates 19 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst
[2024-07-24 11:59:46,626] 134283 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:134284:3: Output port connection 'maxcount' expects 20 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 19 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_7.inst
[2024-07-24 11:59:46,626] 134284 |  .maxcount(maxcount),
[2024-07-24 11:59:46,626]        |   ^~~~~~~~
[2024-07-24 11:59:46,626] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130031:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,626]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_56.inst
[2024-07-24 11:59:46,626] 130031 |  .count(count),
[2024-07-24 11:59:46,626]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:130032:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_56.inst
[2024-07-24 11:59:46,627] 130032 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:129071:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_85.inst
[2024-07-24 11:59:46,627] 129071 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:129072:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_85.inst
[2024-07-24 11:59:46,627] 129072 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:127131:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst
[2024-07-24 11:59:46,627] 127131 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:127132:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_2.inst
[2024-07-24 11:59:46,627] 127132 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124560:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst
[2024-07-24 11:59:46,627] 124560 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:124561:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_23.inst
[2024-07-24 11:59:46,627] 124561 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119155:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_96.inst
[2024-07-24 11:59:46,627] 119155 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:119156:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_96.inst
[2024-07-24 11:59:46,627] 119156 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:115927:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_18.inst
[2024-07-24 11:59:46,627] 115927 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:115928:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_18.inst
[2024-07-24 11:59:46,627] 115928 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114783:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_28.inst
[2024-07-24 11:59:46,627] 114783 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114784:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_28.inst
[2024-07-24 11:59:46,627] 114784 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114397:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_53.inst
[2024-07-24 11:59:46,627] 114397 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114398:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_53.inst
[2024-07-24 11:59:46,627] 114398 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114108:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_57.inst
[2024-07-24 11:59:46,627] 114108 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:114109:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_57.inst
[2024-07-24 11:59:46,627] 114109 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:112454:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst
[2024-07-24 11:59:46,627] 112454 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:112455:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_22.inst
[2024-07-24 11:59:46,627] 112455 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:109764:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst
[2024-07-24 11:59:46,627] 109764 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:109765:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_94.inst
[2024-07-24 11:59:46,627] 109765 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:108807:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_61.inst
[2024-07-24 11:59:46,627] 108807 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:108808:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_61.inst
[2024-07-24 11:59:46,627] 108808 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:107255:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst
[2024-07-24 11:59:46,627] 107255 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:107256:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_37.inst
[2024-07-24 11:59:46,627] 107256 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106361:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst
[2024-07-24 11:59:46,627] 106361 |  .count(count),
[2024-07-24 11:59:46,627]        |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:106362:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_32.inst
[2024-07-24 11:59:46,627] 106362 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]        |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:99788:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,627]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst
[2024-07-24 11:59:46,627] 99788 | #0 ap_CS_fsm = 5'd1;
[2024-07-24 11:59:46,627]       |  ^
[2024-07-24 11:59:46,627] %Warning-STMTDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:99789:2: Unsupported: Ignoring delay on this delayed statement.
[2024-07-24 11:59:46,627]                                                                                               : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst
[2024-07-24 11:59:46,627] 99789 | #0 grp_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3_fu_45_ap_start_reg = 1'b0;
[2024-07-24 11:59:46,627]       |  ^
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:99936:23: Operator ASSIGN expects 5 bits on the Assign RHS, but Assign RHS's CONST '?32?bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx' generates 32 bits.
[2024-07-24 11:59:46,627]                                                                                              : ... In instance finn_design_wrapper.finn_design_i.LabelSelect_hls_0.inst
[2024-07-24 11:59:46,627] 99936 |             ap_NS_fsm = 'bx;
[2024-07-24 11:59:46,627]       |                       ^
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:98356:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_63.inst
[2024-07-24 11:59:46,627] 98356 |  .count(count),
[2024-07-24 11:59:46,627]       |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:98357:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_63.inst
[2024-07-24 11:59:46,627] 98357 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]       |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:93587:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_29.inst
[2024-07-24 11:59:46,627] 93587 |  .count(count),
[2024-07-24 11:59:46,627]       |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:93588:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_29.inst
[2024-07-24 11:59:46,627] 93588 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]       |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91421:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_87.inst
[2024-07-24 11:59:46,627] 91421 |  .count(count),
[2024-07-24 11:59:46,627]       |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91422:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_87.inst
[2024-07-24 11:59:46,627] 91422 |  .maxcount(maxcount),
[2024-07-24 11:59:46,627]       |   ^~~~~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91346:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst
[2024-07-24 11:59:46,627] 91346 |  .count(count),
[2024-07-24 11:59:46,627]       |   ^~~~~
[2024-07-24 11:59:46,627] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:91347:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,627]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_1.inst
[2024-07-24 11:59:46,628] 91347 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:88530:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_76.inst
[2024-07-24 11:59:46,628] 88530 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:88531:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_76.inst
[2024-07-24 11:59:46,628] 88531 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87335:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst
[2024-07-24 11:59:46,628] 87335 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87336:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_4.inst
[2024-07-24 11:59:46,628] 87336 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87260:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_9.inst
[2024-07-24 11:59:46,628] 87260 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87261:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_9.inst
[2024-07-24 11:59:46,628] 87261 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87185:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst
[2024-07-24 11:59:46,628] 87185 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:87186:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_31.inst
[2024-07-24 11:59:46,628] 87186 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:86799:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst
[2024-07-24 11:59:46,628] 86799 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:86800:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_47.inst
[2024-07-24 11:59:46,628] 86800 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:86679:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst
[2024-07-24 11:59:46,628] 86679 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:86680:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_12.inst
[2024-07-24 11:59:46,628] 86680 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84513:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst
[2024-07-24 11:59:46,628] 84513 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84514:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_52.inst
[2024-07-24 11:59:46,628] 84514 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84114:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_89.inst
[2024-07-24 11:59:46,628] 84114 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84115:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_89.inst
[2024-07-24 11:59:46,628] 84115 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84039:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_64.inst
[2024-07-24 11:59:46,628] 84039 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:84040:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_64.inst
[2024-07-24 11:59:46,628] 84040 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:82914:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_71.inst
[2024-07-24 11:59:46,628] 82914 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:82915:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_71.inst
[2024-07-24 11:59:46,628] 82915 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:82267:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_25.inst
[2024-07-24 11:59:46,628] 82267 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:82268:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_25.inst
[2024-07-24 11:59:46,628] 82268 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79845:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_91.inst
[2024-07-24 11:59:46,628] 79845 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:79846:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_91.inst
[2024-07-24 11:59:46,628] 79846 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75443:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_45.inst
[2024-07-24 11:59:46,628] 75443 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75444:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_45.inst
[2024-07-24 11:59:46,628] 75444 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75368:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst
[2024-07-24 11:59:46,628] 75368 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75369:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_88.inst
[2024-07-24 11:59:46,628] 75369 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75203:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_97.inst
[2024-07-24 11:59:46,628] 75203 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:75204:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_97.inst
[2024-07-24 11:59:46,628] 75204 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:72274:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst
[2024-07-24 11:59:46,628] 72274 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:72275:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_27.inst
[2024-07-24 11:59:46,628] 72275 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:71574:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_20.inst
[2024-07-24 11:59:46,628] 71574 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:71575:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_20.inst
[2024-07-24 11:59:46,628] 71575 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67520:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst
[2024-07-24 11:59:46,628] 67520 |  .count(count),
[2024-07-24 11:59:46,628]       |   ^~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:67521:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_41.inst
[2024-07-24 11:59:46,628] 67521 |  .maxcount(maxcount),
[2024-07-24 11:59:46,628]       |   ^~~~~~~~
[2024-07-24 11:59:46,628] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66558:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,628]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_84.inst
[2024-07-24 11:59:46,628] 66558 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66559:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_84.inst
[2024-07-24 11:59:46,629] 66559 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61215:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_83.inst
[2024-07-24 11:59:46,629] 61215 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:61216:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_83.inst
[2024-07-24 11:59:46,629] 61216 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:59913:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_73.inst
[2024-07-24 11:59:46,629] 59913 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:59914:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_73.inst
[2024-07-24 11:59:46,629] 59914 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:59838:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_60.inst
[2024-07-24 11:59:46,629] 59838 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:59839:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_60.inst
[2024-07-24 11:59:46,629] 59839 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:58937:3: Output port connection 'count' expects 19 bits on the pin connection, but pin connection's VARREF 'count' generates 18 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst
[2024-07-24 11:59:46,629] 58937 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:58938:3: Output port connection 'maxcount' expects 19 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 18 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_14.inst
[2024-07-24 11:59:46,629] 58938 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55899:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst
[2024-07-24 11:59:46,629] 55899 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55900:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_0.inst
[2024-07-24 11:59:46,629] 55900 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52544:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_93.inst
[2024-07-24 11:59:46,629] 52544 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52545:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_93.inst
[2024-07-24 11:59:46,629] 52545 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52221:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_13.inst
[2024-07-24 11:59:46,629] 52221 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:52222:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_13.inst
[2024-07-24 11:59:46,629] 52222 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51819:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst
[2024-07-24 11:59:46,629] 51819 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51820:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_33.inst
[2024-07-24 11:59:46,629] 51820 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51291:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst
[2024-07-24 11:59:46,629] 51291 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51292:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_3.inst
[2024-07-24 11:59:46,629] 51292 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51216:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_70.inst
[2024-07-24 11:59:46,629] 51216 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:51217:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_70.inst
[2024-07-24 11:59:46,629] 51217 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49562:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_30.inst
[2024-07-24 11:59:46,629] 49562 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:49563:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_30.inst
[2024-07-24 11:59:46,629] 49563 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24977:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_43.inst
[2024-07-24 11:59:46,629] 24977 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24978:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_43.inst
[2024-07-24 11:59:46,629] 24978 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24902:3: Output port connection 'count' expects 19 bits on the pin connection, but pin connection's VARREF 'count' generates 18 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_35.inst
[2024-07-24 11:59:46,629] 24902 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24903:3: Output port connection 'maxcount' expects 19 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 18 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_35.inst
[2024-07-24 11:59:46,629] 24903 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24232:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst
[2024-07-24 11:59:46,629] 24232 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24233:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_36.inst
[2024-07-24 11:59:46,629] 24233 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24048:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst
[2024-07-24 11:59:46,629] 24048 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:24049:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_6.inst
[2024-07-24 11:59:46,629] 24049 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:23973:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_86.inst
[2024-07-24 11:59:46,629] 23973 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:23974:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_86.inst
[2024-07-24 11:59:46,629] 23974 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22326:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_55.inst
[2024-07-24 11:59:46,629] 22326 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:22327:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_55.inst
[2024-07-24 11:59:46,629] 22327 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19814:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_78.inst
[2024-07-24 11:59:46,629] 19814 |  .count(count),
[2024-07-24 11:59:46,629]       |   ^~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19815:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_78.inst
[2024-07-24 11:59:46,629] 19815 |  .maxcount(maxcount),
[2024-07-24 11:59:46,629]       |   ^~~~~~~~
[2024-07-24 11:59:46,629] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19739:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,629]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst
[2024-07-24 11:59:46,630] 19739 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:19740:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_50.inst
[2024-07-24 11:59:46,630] 19740 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18552:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_58.inst
[2024-07-24 11:59:46,630] 18552 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:18553:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_58.inst
[2024-07-24 11:59:46,630] 18553 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17782:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_11.inst
[2024-07-24 11:59:46,630] 17782 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:17783:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_11.inst
[2024-07-24 11:59:46,630] 17783 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:15327:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_67.inst
[2024-07-24 11:59:46,630] 15327 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:15328:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_67.inst
[2024-07-24 11:59:46,630] 15328 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:15207:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst
[2024-07-24 11:59:46,630] 15207 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:15208:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_10.inst
[2024-07-24 11:59:46,630] 15208 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:14918:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_39.inst
[2024-07-24 11:59:46,630] 14918 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:14919:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_39.inst
[2024-07-24 11:59:46,630] 14919 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8485:3: Output port connection 'count' expects 11 bits on the pin connection, but pin connection's VARREF 'count' generates 10 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_98.inst
[2024-07-24 11:59:46,630]  8485 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8486:3: Output port connection 'maxcount' expects 11 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 10 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_98.inst
[2024-07-24 11:59:46,630]  8486 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8171:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_44.inst
[2024-07-24 11:59:46,630]  8171 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:8172:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_44.inst
[2024-07-24 11:59:46,630]  8172 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:7856:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_15.inst
[2024-07-24 11:59:46,630]  7856 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:7857:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_15.inst
[2024-07-24 11:59:46,630]  7857 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:7336:3: Output port connection 'count' expects 12 bits on the pin connection, but pin connection's VARREF 'count' generates 11 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_80.inst
[2024-07-24 11:59:46,630]  7336 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:7337:3: Output port connection 'maxcount' expects 12 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 11 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_80.inst
[2024-07-24 11:59:46,630]  7337 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4947:3: Output port connection 'count' expects 17 bits on the pin connection, but pin connection's VARREF 'count' generates 16 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_42.inst
[2024-07-24 11:59:46,630]  4947 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:4948:3: Output port connection 'maxcount' expects 17 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 16 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_42.inst
[2024-07-24 11:59:46,630]  4948 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3270:3: Output port connection 'count' expects 20 bits on the pin connection, but pin connection's VARREF 'count' generates 19 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst
[2024-07-24 11:59:46,630]  3270 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:3271:3: Output port connection 'maxcount' expects 20 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 19 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_21.inst
[2024-07-24 11:59:46,630]  3271 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2884:3: Output port connection 'count' expects 15 bits on the pin connection, but pin connection's VARREF 'count' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_16.inst
[2024-07-24 11:59:46,630]  2884 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2885:3: Output port connection 'maxcount' expects 15 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 14 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_16.inst
[2024-07-24 11:59:46,630]  2885 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2498:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_82.inst
[2024-07-24 11:59:46,630]  2498 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2499:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_82.inst
[2024-07-24 11:59:46,630]  2499 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2423:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_75.inst
[2024-07-24 11:59:46,630]  2423 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2424:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_75.inst
[2024-07-24 11:59:46,630]  2424 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2348:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_34.inst
[2024-07-24 11:59:46,630]  2348 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2349:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_34.inst
[2024-07-24 11:59:46,630]  2349 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1924:3: Output port connection 'count' expects 16 bits on the pin connection, but pin connection's VARREF 'count' generates 15 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst
[2024-07-24 11:59:46,630]  1924 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:1925:3: Output port connection 'maxcount' expects 16 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 15 bits.
[2024-07-24 11:59:46,630]                                                                                            : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_26.inst
[2024-07-24 11:59:46,630]  1925 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:912:3: Output port connection 'count' expects 18 bits on the pin connection, but pin connection's VARREF 'count' generates 17 bits.
[2024-07-24 11:59:46,630]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_77.inst
[2024-07-24 11:59:46,630]   912 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:913:3: Output port connection 'maxcount' expects 18 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 17 bits.
[2024-07-24 11:59:46,630]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_77.inst
[2024-07-24 11:59:46,630]   913 |  .maxcount(maxcount),
[2024-07-24 11:59:46,630]       |   ^~~~~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:729:3: Output port connection 'count' expects 14 bits on the pin connection, but pin connection's VARREF 'count' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_81.inst
[2024-07-24 11:59:46,630]   729 |  .count(count),
[2024-07-24 11:59:46,630]       |   ^~~~~
[2024-07-24 11:59:46,630] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:730:3: Output port connection 'maxcount' expects 14 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 13 bits.
[2024-07-24 11:59:46,630]                                                                                           : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_81.inst
[2024-07-24 11:59:46,630]   730 |  .maxcount(maxcount),
[2024-07-24 11:59:46,631]       |   ^~~~~~~~
[2024-07-24 11:59:46,631] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:65:3: Output port connection 'count' expects 13 bits on the pin connection, but pin connection's VARREF 'count' generates 12 bits.
[2024-07-24 11:59:46,631]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_95.inst
[2024-07-24 11:59:46,631]    65 |  .count(count),
[2024-07-24 11:59:46,631]       |   ^~~~~
[2024-07-24 11:59:46,631] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:66:3: Output port connection 'maxcount' expects 13 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 12 bits.
[2024-07-24 11:59:46,631]                                                                                          : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_95.inst
[2024-07-24 11:59:46,631]    66 |  .maxcount(maxcount),
[2024-07-24 11:59:46,631]       |   ^~~~~~~~
[2024-07-24 11:59:46,631] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55638:6: Output port connection 'count' expects 2 bits on the pin connection, but pin connection's VARREF 'count' generates 1 bits.
[2024-07-24 11:59:46,631]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100
[2024-07-24 11:59:46,631] 55638 |     .count(count),
[2024-07-24 11:59:46,631]       |      ^~~~~
[2024-07-24 11:59:46,631] %Warning-WIDTH: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:55639:6: Output port connection 'maxcount' expects 2 bits on the pin connection, but pin connection's VARREF 'maxcount' generates 1 bits.
[2024-07-24 11:59:46,631]                                                                                             : ... In instance finn_design_wrapper.finn_design_i.StreamingFIFO_rtl_100
[2024-07-24 11:59:46,631] 55639 |     .maxcount(maxcount),
[2024-07-24 11:59:46,631]       |      ^~~~~~~~
[2024-07-24 11:59:46,631] %Warning-CASEINCOMPLETE: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:12768:16: Case values incompletely covered (example pattern 0x6)
[2024-07-24 11:59:46,631] 12768 |         unique case (State)
[2024-07-24 11:59:46,631]       |                ^~~~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2697:21: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2697 |         srlo_       <=  'bx;
[2024-07-24 11:59:46,631]       |                     ^~
[2024-07-24 11:59:46,631]                   *** See https://verilator.org/warn/COMBDLY before disabling this,
[2024-07-24 11:59:46,631]                   else you may end up with different sim results.
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2698:21: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2698 |         shift_en_o_ <= 1'bx;
[2024-07-24 11:59:46,631]       |                     ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2699:21: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2699 |         shift_en_   <= 1'bx;
[2024-07-24 11:59:46,631]       |                     ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2700:21: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2700 |         addr_       <=  'bx;
[2024-07-24 11:59:46,631]       |                     ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2701:21: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2701 |         state_      <= 2'bx;
[2024-07-24 11:59:46,631]       |                     ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2706:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2706 |    srlo_       <= i_d;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2707:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2707 |    shift_en_o_ <= 1;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2708:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2708 |    shift_en_   <= 1'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2709:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2709 |    addr_       <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2710:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2710 |    state_      <= state_one;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2713:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2713 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2714:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2714 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2715:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2715 |    shift_en_   <= 1'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2716:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2716 |    addr_       <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2717:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2717 |    state_      <= state_empty;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2723:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2723 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2724:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2724 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2725:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2725 |    shift_en_   <= 1;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2726:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2726 |    addr_       <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2727:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2727 |    state_      <= state_more;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2730:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2730 |    srlo_       <= i_d;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2731:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2731 |    shift_en_o_ <= 1;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2732:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2732 |    shift_en_   <= 1;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2733:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2733 |    addr_       <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2734:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2734 |    state_      <= state_one;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2737:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2737 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2738:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2738 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2739:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2739 |    shift_en_   <= 1'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2740:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2740 |    addr_       <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2741:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2741 |    state_      <= state_one;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2744:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2744 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2745:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,631]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,631]  2745 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,631]       |                ^~
[2024-07-24 11:59:46,631] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2746:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2746 |    shift_en_   <= 1'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2747:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2747 |    addr_       <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2748:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2748 |    state_      <= state_empty;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2757:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2757 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2758:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2758 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2759:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2759 |    shift_en_   <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2760:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2760 |    addr_       <= addr;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2761:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2761 |    state_      <= state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2764:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2764 |    srlo_       <= srl[addr];
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2765:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2765 |    shift_en_o_ <= 1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2766:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2766 |    shift_en_   <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2769:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2769 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2770:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2770 |    state_      <= addr_zero_ ? state_one : state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2775:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2775 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2776:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2776 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2777:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2777 |    shift_en_   <= 1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2778:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2778 |    addr_       <= addr+1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2779:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2779 |    state_      <= state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2782:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2782 |    srlo_       <= srl[addr];
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2783:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2783 |    shift_en_o_ <= 1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2784:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2784 |    shift_en_   <= 1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2785:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2785 |    addr_       <= addr;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2786:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2786 |    state_      <= state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2789:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2789 |    srlo_       <= 'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2790:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2790 |    shift_en_o_ <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2791:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2791 |    shift_en_   <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2792:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2792 |    addr_       <= addr;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2793:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2793 |    state_      <= state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2796:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2796 |    srlo_       <= srl[addr];
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2797:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2797 |    shift_en_o_ <= 1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2798:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2798 |    shift_en_   <= 0;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2799:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2799 |    addr_       <= addr_zero_ ? 0         : addr-1;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2800:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2800 |    state_      <= addr_zero_ ? state_one : state_more;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2806:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2806 |    srlo_       <=  'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2807:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2807 |    shift_en_o_ <= 1'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2808:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2808 |    shift_en_   <= 1'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2809:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2809 |    addr_       <=  'bx;
[2024-07-24 11:59:46,632]       |                ^~
[2024-07-24 11:59:46,632] %Warning-COMBDLY: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:2810:16: Non-blocking assignment '<=' in combinational logic process
[2024-07-24 11:59:46,632]                                                                                               : ... This will be executed as a blocking assignment '='!
[2024-07-24 11:59:46,632]  2810 |    state_      <= 2'bx;
[2024-07-24 11:59:46,633]       |                ^~
[2024-07-24 11:59:46,633] %Warning-UNOPTFLAT: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:30: Signal unoptimizable: Feedback to clock or circular logic: 'finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.genblk2[0].s'
[2024-07-24 11:59:46,633] 68432 |      uwire [NODE_WIDTH-1:0]  s = $signed(tree[2*n+1]) + $signed(tree[2*n+2]);
[2024-07-24 11:59:46,633]       |                              ^
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:30:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.genblk2[0].s
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68433:22:      Example path: ASSIGNW
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68427:41:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.tree
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:32:      Example path: ASSIGNW
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:30:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_1.MVAU_rtl_1.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.genblk2[0].s
[2024-07-24 11:59:46,633] %Warning-UNOPTFLAT: /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68427:41: Signal unoptimizable: Feedback to clock or circular logic: 'finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.tree'
[2024-07-24 11:59:46,633] 68427 |     uwire [2*SIMD-2:0][ROOT_WIDTH-1:0]  tree;
[2024-07-24 11:59:46,633]       |                                         ^~~~
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68427:41:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.tree
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:32:      Example path: ASSIGNW
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68432:30:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.genblk2[0].s
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68433:22:      Example path: ASSIGNW
[2024-07-24 11:59:46,633]                     /tmp/finn_dev_dais/vivado_stitch_proj_s7a5c38r/finn_design_wrapper.v:68427:41:      Example path: finn_design_wrapper.finn_design_i.MVAU_rtl_10.MVAU_rtl_10.inst.inst.blkDsp.genblk2.core.genPipes[0].genblk3[1].blkLo.tree
[2024-07-24 11:59:51,811] make: Entering directory '/tmp/finn_dev_dais/verilator_fifosim_t2uoh2bo'
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilator_fifosim.o verilator_fifosim.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated.o /usr/local/share/verilator/include/verilated.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o verilated_threads.o /usr/local/share/verilator/include/verilated_threads.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper.o Vfinn_design_wrapper.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17 -Os -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__9.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__9.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_0.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__ConstPool_1.o Vfinn_design_wrapper__ConstPool_1.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__Slow.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3__Slow.cpp
[2024-07-24 11:59:51,811] ccache g++  -I.  -MMD -I/usr/local/share/verilator/include -I/usr/local/share/verilator/include/vltstd -DVM_COVERAGE=0 -DVM_SC=0 -DVM_TRACE=0 -DVM_TRACE_FST=0 -DVM_TRACE_VCD=0 -faligned-new -fcf-protection=none -Wno-bool-operation -Wno-sign-compare -Wno-uninitialized -Wno-unused-but-set-variable -Wno-unused-parameter -Wno-unused-variable -Wno-shadow     --std=c++11  -DVL_THREADED -std=gnu++17  -c -o Vfinn_design_wrapper__Syms.o Vfinn_design_wrapper__Syms.cpp
[2024-07-24 11:59:51,811] echo "" > Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2024-07-24 11:59:51,811] Archive ar -rcs Vfinn_design_wrapper__ALL.a Vfinn_design_wrapper.o Vfinn_design_wrapper___024root__DepSet_h13beed7b__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__4.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__5.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__6.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__7.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__8.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__9.o Vfinn_design_wrapper__ConstPool_0.o Vfinn_design_wrapper__ConstPool_1.o Vfinn_design_wrapper___024root__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__0__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__1__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__2__Slow.o Vfinn_design_wrapper___024root__DepSet_h47b9eb99__3__Slow.o Vfinn_design_wrapper__Syms.o
[2024-07-24 11:59:51,811] g++    verilator_fifosim.o verilated.o verilated_threads.o Vfinn_design_wrapper__ALL.a    -pthread -lpthread -latomic   -o Vfinn_design_wrapper
[2024-07-24 11:59:51,811] rm Vfinn_design_wrapper__ALL.verilator_deplist.tmp
[2024-07-24 11:59:51,811] make: Leaving directory '/tmp/finn_dev_dais/verilator_fifosim_t2uoh2bo'
[2024-07-24 12:03:29,059] Simulation starting
[2024-07-24 12:03:29,059] Number of inputs to write 6144
[2024-07-24 12:03:29,059] Number of outputs to expect 2
[2024-07-24 12:03:29,059] No-output timeout clock cycles 100000000
[2024-07-24 12:03:29,059] Elapsed iters 1000 inps 999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 2000 inps 1999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 3000 inps 2999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 4000 inps 3999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 5000 inps 4999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 6000 inps 5999 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] All inputs written at cycle 6144
[2024-07-24 12:03:29,059] Elapsed iters 7000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 8000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 9000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 10000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 11000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 12000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 13000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 14000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 15000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 16000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 17000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 18000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 19000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 20000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 21000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 22000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 23000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,059] Elapsed iters 24000 inps 6144 outs 0
[2024-07-24 12:03:29,059] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 25000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 26000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 27000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 28000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 29000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 30000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 31000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 32000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 33000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 34000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 35000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 36000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 37000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 38000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 39000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 40000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 41000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 42000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 43000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 44000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 45000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 46000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 47000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 48000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 49000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 50000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 51000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 52000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 53000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 54000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 55000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 56000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 57000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 58000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 59000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 60000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 61000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 62000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 63000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 64000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 65000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 66000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 67000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 68000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 69000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 70000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 71000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 72000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 73000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 74000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 75000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 76000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 77000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 78000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 79000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 80000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 81000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 82000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 83000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 84000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 85000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 86000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 87000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 88000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 89000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 90000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 91000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 92000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 93000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 94000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 95000 inps 6144 outs 0
[2024-07-24 12:03:29,060] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,060] Elapsed iters 96000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 97000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 98000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 99000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 100000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 101000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 102000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 103000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 104000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 105000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 106000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 107000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 108000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 109000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 110000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 111000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 112000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 113000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 114000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 115000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 116000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 117000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 118000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 119000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 120000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 121000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 122000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 123000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 124000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 125000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 126000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 127000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 128000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 129000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 130000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 131000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 132000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 133000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 134000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 135000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 136000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 137000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 138000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 139000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 140000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 141000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 142000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 143000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 144000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 145000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 146000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 147000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 148000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 149000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 150000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 151000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 152000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 153000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 154000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 155000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 156000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 157000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 158000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 159000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 160000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 161000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 162000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 163000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 164000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 165000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 166000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 167000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 168000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,061] Elapsed iters 169000 inps 6144 outs 0
[2024-07-24 12:03:29,061] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 170000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 171000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 172000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 173000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 174000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 175000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 176000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 177000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 178000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 179000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 180000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 181000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 182000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 183000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 184000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 185000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 186000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 187000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 188000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 189000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 190000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 191000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 192000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 193000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 194000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 195000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 196000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 197000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 198000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 199000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 200000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 201000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 202000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 203000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 204000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 205000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 206000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 207000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 208000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 209000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 210000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 211000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 212000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 213000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 214000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 215000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 216000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 217000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 218000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 219000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 220000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 221000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 222000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 223000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 224000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 225000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 226000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 227000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 228000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 229000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 230000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 231000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 232000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 233000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 234000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 235000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 236000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 237000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 238000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 239000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 240000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 241000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 242000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 243000 inps 6144 outs 0
[2024-07-24 12:03:29,062] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,062] Elapsed iters 244000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 245000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 246000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 247000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 248000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 249000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 250000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 251000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 252000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 253000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 254000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 255000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 256000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 257000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 258000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 259000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 260000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 261000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 262000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 263000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 264000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 265000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 266000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 267000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 268000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 269000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 270000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 271000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 272000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 273000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 274000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 275000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 276000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 277000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 278000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 279000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 280000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 281000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 282000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 283000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 284000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 285000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 286000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 287000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 288000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 289000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 290000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 291000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 292000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 293000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 294000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 295000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 296000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 297000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 298000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 299000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 300000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 301000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 302000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 303000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 304000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 305000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 306000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 307000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 308000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 309000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 310000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 311000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 312000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 313000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 314000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 315000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 316000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 317000 inps 6144 outs 0
[2024-07-24 12:03:29,063] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,063] Elapsed iters 318000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 319000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 320000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 321000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 322000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 323000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 324000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 325000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 326000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 327000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 328000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 329000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 330000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 331000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 332000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 333000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 334000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 335000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 336000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 337000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 338000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 339000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 340000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 341000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 342000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 343000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 344000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 345000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 346000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 347000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 348000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 349000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 350000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 351000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 352000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 353000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 354000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 355000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 356000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 357000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 358000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 359000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 360000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 361000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 362000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 363000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 364000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 365000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 366000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 367000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 368000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 369000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 370000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 371000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 372000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 373000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 374000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 375000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 376000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 377000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 378000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 379000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 380000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 381000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 382000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 383000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 384000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 385000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 386000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 387000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 388000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 389000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 390000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,064] Elapsed iters 391000 inps 6144 outs 0
[2024-07-24 12:03:29,064] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 392000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 393000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 394000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 395000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 396000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 397000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 398000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 399000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 400000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 401000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 402000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 403000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 404000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 405000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 406000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 407000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 408000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 409000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 410000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 411000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 412000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 413000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 414000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 415000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 416000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 417000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 418000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 419000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 420000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 421000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 422000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 423000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 424000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 425000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 426000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 427000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 428000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 429000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 430000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 431000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 432000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 433000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 434000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 435000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 436000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 437000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 438000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 439000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 440000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 441000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 442000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 443000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 444000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 445000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 446000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 447000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 448000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 449000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 450000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 451000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 452000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 453000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 454000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 455000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 456000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 457000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 458000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 459000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 460000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 461000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 462000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 463000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 464000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 465000 inps 6144 outs 0
[2024-07-24 12:03:29,065] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,065] Elapsed iters 466000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 467000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 468000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 469000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 470000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 471000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 472000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 473000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 474000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 475000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 476000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 477000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 478000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 479000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 480000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 481000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 482000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 483000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 484000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 485000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 486000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 487000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 488000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 489000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 490000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 491000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 492000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 493000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 494000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 495000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 496000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 497000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 498000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 499000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 500000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 501000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 502000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 503000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 504000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 505000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 506000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 507000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 508000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 509000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 510000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 511000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 512000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 513000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 514000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 515000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 516000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 517000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 518000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 519000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 520000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 521000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 522000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 523000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 524000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 525000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 526000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 527000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 528000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 529000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 530000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 531000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 532000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 533000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 534000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 535000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 536000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 537000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 538000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 539000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,066] Elapsed iters 540000 inps 6144 outs 0
[2024-07-24 12:03:29,066] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 541000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 542000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 543000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 544000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 545000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 546000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 547000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 548000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 549000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 550000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 551000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 552000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 553000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 554000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 555000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 556000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 557000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 558000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 559000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 560000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 561000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 562000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 563000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 564000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 565000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 566000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 567000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 568000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 569000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 570000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 571000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 572000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 573000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 574000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 575000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 576000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 577000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 578000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 579000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 580000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 581000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 582000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 583000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 584000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 585000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 586000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 587000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 588000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 589000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 590000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 591000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 592000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 593000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 594000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 595000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 596000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 597000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 598000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 599000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 600000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 601000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 602000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 603000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 604000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 605000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 606000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 607000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 608000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 609000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 610000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 611000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 612000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 613000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 614000 inps 6144 outs 0
[2024-07-24 12:03:29,067] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,067] Elapsed iters 615000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 616000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 617000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 618000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 619000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 620000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 621000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 622000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 623000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 624000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 625000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 626000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 627000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 628000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 629000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 630000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 631000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 632000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 633000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 634000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 635000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 636000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 637000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 638000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 639000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 640000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 641000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 642000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 643000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 644000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 645000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 646000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 647000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 648000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 649000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 650000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 651000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 652000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 653000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 654000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 655000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 656000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 657000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 658000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 659000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 660000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 661000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 662000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 663000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 664000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 665000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 666000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 667000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 668000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 669000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 670000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 671000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 672000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 673000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 674000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 675000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 676000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 677000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 678000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 679000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 680000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 681000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 682000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 683000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 684000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 685000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 686000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 687000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 688000 inps 6144 outs 0
[2024-07-24 12:03:29,068] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,068] Elapsed iters 689000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 690000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 691000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 692000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 693000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 694000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 695000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 696000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 697000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 698000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 699000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 700000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 701000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 702000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 703000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 704000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 705000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 706000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 707000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 708000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 709000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 710000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 711000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 712000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 713000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 714000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 715000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 716000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 717000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 718000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 719000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 720000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 721000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 722000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 723000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 724000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 725000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 726000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 727000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 728000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 729000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 730000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 731000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 732000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 733000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 734000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 735000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 736000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 737000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 738000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 739000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 740000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 741000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 742000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 743000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 744000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 745000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 746000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 747000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 748000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 749000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 750000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 751000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 752000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 753000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 754000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 755000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 756000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 757000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 758000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 759000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 760000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 761000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 762000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,069] Elapsed iters 763000 inps 6144 outs 0
[2024-07-24 12:03:29,069] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 764000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 765000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 766000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 767000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 768000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 769000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 770000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 771000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 772000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 773000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 774000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 775000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 776000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 777000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 778000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 779000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 780000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 781000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 782000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 783000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 784000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 785000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 786000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 787000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 788000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 789000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 790000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 791000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 792000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 793000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 794000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 795000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 796000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 797000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 798000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 799000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 800000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 801000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 802000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 803000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 804000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 805000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 806000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 807000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 808000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 809000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 810000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 811000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 812000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 813000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 814000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 815000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 816000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 817000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 818000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 819000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 820000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 821000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 822000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 823000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 824000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 825000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 826000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 827000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 828000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 829000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 830000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 831000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 832000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 833000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 834000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 835000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 836000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,070] Elapsed iters 837000 inps 6144 outs 0
[2024-07-24 12:03:29,070] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 838000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 839000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 840000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 841000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 842000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 843000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 844000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 845000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 846000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 847000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 848000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 849000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 850000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 851000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 852000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 853000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 854000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 855000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 856000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 857000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 858000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 859000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 860000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 861000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 862000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 863000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 864000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 865000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 866000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 867000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 868000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 869000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 870000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 871000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 872000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 873000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 874000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 875000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 876000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 877000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 878000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 879000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 880000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 881000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 882000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 883000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 884000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 885000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 886000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 887000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 888000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 889000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 890000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 891000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 892000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 893000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 894000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 895000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 896000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 897000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 898000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 899000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 900000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 901000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 902000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 903000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 904000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 905000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 906000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 907000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 908000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 909000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 910000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,071] Elapsed iters 911000 inps 6144 outs 0
[2024-07-24 12:03:29,071] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 912000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 913000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 914000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 915000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 916000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 917000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 918000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 919000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 920000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 921000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 922000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 923000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 924000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 925000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 926000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 927000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 928000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 929000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 930000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 931000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 932000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 933000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 934000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 935000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 936000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 937000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 938000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 939000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 940000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 941000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 942000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 943000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 944000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 945000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 946000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 947000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 948000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 949000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 950000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 951000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 952000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 953000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 954000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 955000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 956000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 957000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 958000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 959000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 960000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 961000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 962000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 963000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 964000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 965000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 966000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 967000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 968000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 969000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 970000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 971000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 972000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 973000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 974000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 975000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 976000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 977000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 978000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 979000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 980000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 981000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 982000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 983000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,072] Elapsed iters 984000 inps 6144 outs 0
[2024-07-24 12:03:29,072] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 985000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 986000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 987000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 988000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 989000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 990000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 991000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 992000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 993000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 994000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 995000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 996000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 997000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 998000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 999000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1000000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1001000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1002000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1003000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1004000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1005000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1006000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1007000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1008000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1009000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1010000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1011000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1012000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1013000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1014000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1015000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1016000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1017000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1018000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1019000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1020000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1021000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1022000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1023000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1024000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1025000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1026000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1027000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1028000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1029000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1030000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1031000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1032000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1033000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1034000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1035000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1036000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1037000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1038000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1039000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1040000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1041000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1042000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1043000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1044000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1045000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1046000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1047000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1048000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1049000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1050000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1051000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1052000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1053000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1054000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1055000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1056000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1057000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1058000 inps 6144 outs 0
[2024-07-24 12:03:29,073] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,073] Elapsed iters 1059000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1060000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1061000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1062000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1063000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1064000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1065000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1066000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1067000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1068000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1069000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1070000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1071000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1072000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1073000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1074000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1075000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1076000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1077000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1078000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1079000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1080000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1081000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1082000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1083000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1084000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1085000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1086000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1087000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1088000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1089000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1090000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1091000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1092000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1093000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1094000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1095000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1096000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1097000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1098000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1099000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1100000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1101000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1102000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1103000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1104000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1105000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1106000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1107000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1108000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1109000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1110000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1111000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1112000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1113000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1114000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1115000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1116000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1117000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1118000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1119000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1120000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1121000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1122000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1123000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1124000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1125000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1126000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1127000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1128000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1129000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1130000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1131000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1132000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1133000 inps 6144 outs 0
[2024-07-24 12:03:29,074] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,074] Elapsed iters 1134000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1135000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1136000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1137000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1138000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1139000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1140000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1141000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1142000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1143000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1144000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1145000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1146000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1147000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1148000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1149000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1150000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1151000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1152000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1153000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1154000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1155000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1156000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1157000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1158000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1159000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1160000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1161000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1162000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1163000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1164000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1165000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1166000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1167000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1168000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1169000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1170000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1171000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1172000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1173000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1174000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1175000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1176000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1177000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1178000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1179000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1180000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1181000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1182000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1183000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1184000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1185000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1186000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1187000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1188000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1189000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1190000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1191000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1192000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1193000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1194000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1195000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1196000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1197000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1198000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1199000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1200000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1201000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1202000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1203000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1204000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1205000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1206000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1207000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1208000 inps 6144 outs 0
[2024-07-24 12:03:29,075] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,075] Elapsed iters 1209000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1210000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1211000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1212000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1213000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1214000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1215000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1216000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1217000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1218000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1219000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1220000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1221000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1222000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1223000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1224000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1225000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1226000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1227000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1228000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1229000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1230000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1231000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1232000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1233000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1234000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1235000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1236000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1237000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1238000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1239000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1240000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1241000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1242000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1243000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1244000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1245000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1246000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1247000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1248000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1249000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1250000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1251000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1252000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1253000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1254000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1255000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1256000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1257000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1258000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1259000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1260000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1261000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1262000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1263000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1264000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1265000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1266000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1267000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1268000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1269000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1270000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1271000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1272000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1273000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1274000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1275000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1276000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1277000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1278000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1279000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1280000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1281000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1282000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,076] Elapsed iters 1283000 inps 6144 outs 0
[2024-07-24 12:03:29,076] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1284000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1285000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1286000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1287000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1288000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1289000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1290000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1291000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1292000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1293000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1294000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1295000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1296000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1297000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1298000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1299000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1300000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1301000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1302000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1303000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1304000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1305000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1306000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1307000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1308000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1309000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1310000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1311000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1312000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1313000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1314000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1315000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1316000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1317000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1318000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1319000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1320000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1321000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1322000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1323000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1324000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1325000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1326000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1327000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1328000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1329000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1330000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1331000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1332000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1333000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1334000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1335000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1336000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1337000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1338000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1339000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1340000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1341000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1342000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1343000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1344000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1345000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1346000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1347000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1348000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1349000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1350000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1351000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1352000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1353000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1354000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1355000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1356000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1357000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,077] Elapsed iters 1358000 inps 6144 outs 0
[2024-07-24 12:03:29,077] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1359000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1360000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1361000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1362000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1363000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1364000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1365000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1366000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1367000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1368000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1369000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1370000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1371000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1372000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1373000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1374000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1375000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1376000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1377000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1378000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1379000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1380000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1381000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1382000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1383000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1384000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1385000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1386000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1387000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1388000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1389000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1390000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1391000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1392000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1393000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1394000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1395000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1396000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1397000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1398000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1399000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1400000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1401000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1402000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1403000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1404000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1405000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1406000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1407000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1408000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1409000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1410000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1411000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1412000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1413000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1414000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1415000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1416000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1417000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1418000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1419000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1420000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1421000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1422000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1423000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1424000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1425000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1426000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1427000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1428000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1429000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1430000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1431000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1432000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,078] Elapsed iters 1433000 inps 6144 outs 0
[2024-07-24 12:03:29,078] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1434000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1435000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1436000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1437000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1438000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1439000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1440000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1441000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1442000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1443000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1444000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1445000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1446000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1447000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1448000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1449000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1450000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1451000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1452000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1453000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1454000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1455000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1456000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1457000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1458000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1459000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1460000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1461000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1462000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1463000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1464000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1465000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1466000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1467000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1468000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1469000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1470000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1471000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1472000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1473000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1474000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1475000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1476000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1477000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1478000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1479000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1480000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1481000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1482000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1483000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1484000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1485000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1486000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1487000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1488000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1489000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1490000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1491000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1492000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1493000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1494000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1495000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1496000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1497000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1498000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1499000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1500000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1501000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1502000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1503000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1504000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1505000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1506000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1507000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,079] Elapsed iters 1508000 inps 6144 outs 0
[2024-07-24 12:03:29,079] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1509000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1510000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1511000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1512000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1513000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1514000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1515000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1516000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1517000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1518000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1519000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1520000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1521000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1522000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1523000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1524000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1525000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1526000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1527000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1528000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1529000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1530000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1531000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1532000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1533000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1534000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1535000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1536000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1537000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1538000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1539000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1540000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1541000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1542000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1543000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1544000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1545000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1546000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1547000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1548000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1549000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1550000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1551000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1552000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1553000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1554000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1555000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1556000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1557000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1558000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1559000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1560000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1561000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1562000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1563000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1564000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1565000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1566000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1567000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1568000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1569000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1570000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1571000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1572000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1573000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1574000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1575000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1576000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1577000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1578000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1579000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1580000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1581000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,080] Elapsed iters 1582000 inps 6144 outs 0
[2024-07-24 12:03:29,080] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1583000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1584000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1585000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1586000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1587000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1588000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1589000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1590000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1591000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1592000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1593000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1594000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1595000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1596000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1597000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1598000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1599000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1600000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1601000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1602000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1603000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1604000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1605000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1606000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1607000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1608000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1609000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1610000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1611000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1612000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1613000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1614000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1615000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1616000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1617000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1618000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1619000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1620000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1621000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1622000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1623000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1624000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1625000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1626000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1627000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1628000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1629000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1630000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1631000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1632000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1633000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1634000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1635000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1636000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1637000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1638000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1639000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1640000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1641000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1642000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1643000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1644000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1645000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1646000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1647000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1648000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1649000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1650000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1651000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1652000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1653000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1654000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1655000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1656000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,081] Elapsed iters 1657000 inps 6144 outs 0
[2024-07-24 12:03:29,081] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1658000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1659000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1660000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1661000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1662000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1663000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1664000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1665000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1666000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1667000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1668000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1669000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1670000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1671000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1672000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1673000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1674000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1675000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1676000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1677000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1678000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1679000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1680000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1681000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1682000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1683000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1684000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1685000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1686000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1687000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1688000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1689000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1690000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1691000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1692000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1693000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1694000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1695000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1696000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1697000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1698000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1699000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1700000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1701000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1702000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1703000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1704000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1705000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1706000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1707000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1708000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1709000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1710000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1711000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1712000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1713000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1714000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1715000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1716000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1717000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1718000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1719000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1720000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1721000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1722000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1723000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1724000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1725000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1726000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1727000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1728000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1729000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1730000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1731000 inps 6144 outs 0
[2024-07-24 12:03:29,082] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,082] Elapsed iters 1732000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1733000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1734000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1735000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1736000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1737000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1738000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1739000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1740000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1741000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1742000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1743000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1744000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1745000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1746000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1747000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1748000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1749000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1750000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1751000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1752000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1753000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1754000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1755000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1756000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1757000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1758000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1759000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1760000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1761000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1762000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1763000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1764000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1765000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1766000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1767000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1768000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1769000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1770000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1771000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1772000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1773000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1774000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1775000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1776000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1777000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1778000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1779000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1780000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1781000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1782000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1783000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1784000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1785000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1786000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1787000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1788000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1789000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1790000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1791000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1792000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1793000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1794000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1795000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1796000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1797000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1798000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1799000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1800000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1801000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1802000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1803000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1804000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1805000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,083] Elapsed iters 1806000 inps 6144 outs 0
[2024-07-24 12:03:29,083] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1807000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1808000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1809000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1810000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1811000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1812000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1813000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1814000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1815000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1816000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1817000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1818000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1819000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1820000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1821000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1822000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1823000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1824000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1825000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1826000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1827000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1828000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1829000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1830000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1831000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1832000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1833000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1834000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1835000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1836000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1837000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1838000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1839000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1840000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1841000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1842000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1843000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1844000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1845000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1846000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1847000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1848000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1849000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1850000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1851000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1852000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1853000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1854000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1855000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1856000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1857000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1858000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1859000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1860000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1861000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1862000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1863000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1864000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1865000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1866000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1867000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1868000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1869000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1870000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1871000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1872000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1873000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1874000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1875000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1876000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1877000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1878000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1879000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1880000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,084] Elapsed iters 1881000 inps 6144 outs 0
[2024-07-24 12:03:29,084] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1882000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1883000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1884000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1885000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1886000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1887000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1888000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1889000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1890000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1891000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1892000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1893000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1894000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1895000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1896000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1897000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1898000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1899000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1900000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1901000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1902000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1903000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1904000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1905000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1906000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1907000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1908000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1909000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1910000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1911000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1912000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1913000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1914000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1915000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1916000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1917000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1918000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1919000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1920000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1921000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1922000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1923000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1924000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1925000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1926000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1927000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1928000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1929000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1930000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1931000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1932000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1933000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1934000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1935000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1936000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1937000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1938000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1939000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1940000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1941000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1942000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1943000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1944000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1945000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1946000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1947000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1948000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1949000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1950000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1951000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1952000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1953000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1954000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1955000 inps 6144 outs 0
[2024-07-24 12:03:29,085] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,085] Elapsed iters 1956000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1957000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1958000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1959000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1960000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1961000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1962000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1963000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1964000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1965000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1966000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1967000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1968000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1969000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1970000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1971000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1972000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1973000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1974000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1975000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1976000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1977000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1978000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1979000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1980000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1981000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1982000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1983000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1984000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1985000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1986000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1987000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1988000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1989000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1990000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1991000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1992000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1993000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1994000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1995000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1996000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1997000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1998000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 1999000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2000000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2001000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2002000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2003000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2004000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2005000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2006000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2007000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2008000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2009000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2010000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2011000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2012000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2013000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2014000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2015000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2016000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2017000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2018000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2019000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2020000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2021000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2022000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2023000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2024000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2025000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2026000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2027000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2028000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2029000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,086] Elapsed iters 2030000 inps 6144 outs 0
[2024-07-24 12:03:29,086] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2031000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2032000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2033000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2034000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2035000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2036000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2037000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2038000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2039000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2040000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2041000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2042000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2043000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2044000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2045000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2046000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2047000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2048000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2049000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2050000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2051000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2052000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2053000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2054000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2055000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2056000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2057000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2058000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2059000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2060000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2061000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2062000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2063000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2064000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2065000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2066000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2067000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2068000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2069000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2070000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2071000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2072000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2073000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2074000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2075000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2076000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2077000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2078000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2079000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2080000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2081000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2082000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2083000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2084000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2085000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2086000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2087000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2088000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2089000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2090000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2091000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2092000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2093000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2094000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2095000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2096000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2097000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2098000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2099000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2100000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2101000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2102000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2103000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2104000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2105000 inps 6144 outs 0
[2024-07-24 12:03:29,087] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,087] Elapsed iters 2106000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2107000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2108000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2109000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2110000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2111000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2112000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2113000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2114000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2115000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2116000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2117000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2118000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2119000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2120000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2121000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2122000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2123000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2124000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2125000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2126000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2127000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2128000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2129000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2130000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2131000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2132000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2133000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2134000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2135000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2136000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2137000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2138000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2139000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2140000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2141000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2142000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2143000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2144000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2145000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2146000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2147000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2148000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2149000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2150000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2151000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2152000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2153000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2154000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2155000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2156000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2157000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2158000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2159000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2160000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2161000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2162000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2163000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2164000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2165000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2166000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2167000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2168000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2169000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2170000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2171000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2172000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2173000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2174000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2175000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2176000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2177000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2178000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2179000 inps 6144 outs 0
[2024-07-24 12:03:29,088] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,088] Elapsed iters 2180000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2181000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2182000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2183000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2184000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2185000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2186000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2187000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2188000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2189000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2190000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2191000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2192000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2193000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2194000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2195000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2196000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2197000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2198000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2199000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2200000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2201000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2202000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2203000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2204000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2205000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2206000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2207000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2208000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2209000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2210000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2211000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2212000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2213000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2214000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2215000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2216000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2217000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2218000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2219000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2220000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2221000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2222000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2223000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2224000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2225000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2226000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2227000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2228000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2229000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2230000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2231000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2232000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2233000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2234000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2235000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2236000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2237000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2238000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2239000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2240000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2241000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2242000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2243000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2244000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2245000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2246000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2247000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2248000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2249000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2250000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2251000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2252000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2253000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2254000 inps 6144 outs 0
[2024-07-24 12:03:29,089] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,089] Elapsed iters 2255000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2256000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2257000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2258000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2259000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2260000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2261000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2262000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2263000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2264000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2265000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2266000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2267000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2268000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2269000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2270000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2271000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2272000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2273000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2274000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2275000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2276000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2277000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2278000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2279000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2280000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2281000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2282000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2283000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2284000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2285000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2286000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2287000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2288000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2289000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2290000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2291000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2292000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2293000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2294000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2295000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2296000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2297000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2298000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2299000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2300000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2301000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2302000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2303000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2304000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2305000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2306000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2307000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2308000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2309000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2310000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2311000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2312000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2313000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2314000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2315000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2316000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2317000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2318000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2319000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2320000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2321000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2322000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2323000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2324000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2325000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2326000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2327000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2328000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2329000 inps 6144 outs 0
[2024-07-24 12:03:29,090] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,090] Elapsed iters 2330000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2331000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2332000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2333000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2334000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2335000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2336000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2337000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2338000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2339000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2340000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2341000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2342000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2343000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2344000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2345000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2346000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2347000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2348000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2349000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2350000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2351000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2352000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2353000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2354000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2355000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2356000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2357000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2358000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2359000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2360000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2361000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2362000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2363000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2364000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2365000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2366000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2367000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2368000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2369000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2370000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2371000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2372000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2373000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2374000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2375000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2376000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2377000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2378000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2379000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2380000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2381000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2382000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2383000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2384000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2385000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2386000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2387000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2388000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2389000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2390000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2391000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2392000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2393000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2394000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2395000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2396000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2397000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2398000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2399000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2400000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2401000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2402000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2403000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2404000 inps 6144 outs 0
[2024-07-24 12:03:29,091] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,091] Elapsed iters 2405000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2406000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2407000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2408000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2409000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2410000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2411000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2412000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2413000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2414000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2415000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2416000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2417000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2418000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2419000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2420000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2421000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2422000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2423000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2424000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2425000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2426000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2427000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2428000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2429000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2430000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2431000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2432000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2433000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2434000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2435000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2436000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2437000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2438000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2439000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2440000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2441000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2442000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2443000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2444000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2445000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2446000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2447000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2448000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2449000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2450000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2451000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2452000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2453000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2454000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2455000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2456000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2457000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2458000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2459000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2460000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2461000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2462000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2463000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2464000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2465000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2466000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2467000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2468000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2469000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2470000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2471000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2472000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2473000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2474000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2475000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2476000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2477000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2478000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2479000 inps 6144 outs 0
[2024-07-24 12:03:29,092] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,092] Elapsed iters 2480000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2481000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2482000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2483000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2484000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2485000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2486000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2487000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2488000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2489000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2490000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2491000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2492000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2493000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2494000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2495000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2496000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2497000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2498000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2499000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2500000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2501000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2502000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2503000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2504000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2505000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2506000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2507000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2508000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2509000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2510000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2511000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2512000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2513000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2514000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2515000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2516000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2517000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2518000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2519000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2520000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2521000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2522000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2523000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2524000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2525000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2526000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2527000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2528000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2529000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2530000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2531000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2532000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2533000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2534000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2535000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2536000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2537000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2538000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2539000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2540000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2541000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2542000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2543000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2544000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2545000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2546000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2547000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2548000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2549000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2550000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2551000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2552000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2553000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,093] Elapsed iters 2554000 inps 6144 outs 0
[2024-07-24 12:03:29,093] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2555000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2556000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2557000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2558000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2559000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2560000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2561000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2562000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2563000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2564000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2565000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2566000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2567000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2568000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2569000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2570000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2571000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2572000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2573000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2574000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2575000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2576000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2577000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2578000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2579000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2580000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2581000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2582000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2583000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2584000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2585000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2586000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2587000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2588000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2589000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2590000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2591000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2592000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2593000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2594000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2595000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2596000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2597000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2598000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2599000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2600000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2601000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2602000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2603000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2604000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2605000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2606000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2607000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2608000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2609000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2610000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2611000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2612000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2613000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2614000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2615000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2616000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2617000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2618000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2619000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2620000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2621000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2622000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2623000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2624000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2625000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2626000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2627000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2628000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,094] Elapsed iters 2629000 inps 6144 outs 0
[2024-07-24 12:03:29,094] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2630000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2631000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2632000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2633000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2634000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2635000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2636000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2637000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2638000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2639000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2640000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2641000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2642000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2643000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2644000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2645000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2646000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2647000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2648000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2649000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2650000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2651000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2652000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2653000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2654000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2655000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2656000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2657000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2658000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2659000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2660000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2661000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2662000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2663000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2664000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2665000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2666000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2667000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2668000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2669000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2670000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2671000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2672000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2673000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2674000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2675000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2676000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2677000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2678000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2679000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2680000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2681000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2682000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2683000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2684000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2685000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2686000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2687000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2688000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2689000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2690000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2691000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2692000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2693000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2694000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2695000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2696000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2697000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2698000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2699000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2700000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2701000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2702000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2703000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2704000 inps 6144 outs 0
[2024-07-24 12:03:29,095] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,095] Elapsed iters 2705000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2706000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2707000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2708000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2709000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2710000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2711000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2712000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2713000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2714000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2715000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2716000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2717000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2718000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2719000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2720000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2721000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2722000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2723000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2724000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2725000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2726000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2727000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2728000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2729000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2730000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2731000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2732000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2733000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2734000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2735000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2736000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2737000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2738000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2739000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2740000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2741000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2742000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2743000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2744000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2745000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2746000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2747000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2748000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2749000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2750000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2751000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2752000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2753000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2754000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2755000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2756000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2757000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2758000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2759000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2760000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2761000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2762000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2763000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2764000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2765000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2766000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2767000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2768000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2769000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2770000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2771000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2772000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2773000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2774000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2775000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2776000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2777000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2778000 inps 6144 outs 0
[2024-07-24 12:03:29,096] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,096] Elapsed iters 2779000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2780000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2781000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2782000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2783000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2784000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2785000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2786000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2787000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2788000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2789000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2790000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2791000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2792000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2793000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2794000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2795000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2796000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2797000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2798000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2799000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2800000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2801000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2802000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2803000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2804000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2805000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2806000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2807000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2808000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2809000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2810000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2811000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2812000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2813000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2814000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2815000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2816000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2817000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2818000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2819000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2820000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2821000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2822000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2823000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2824000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2825000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2826000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2827000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2828000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2829000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2830000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2831000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2832000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2833000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2834000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2835000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2836000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2837000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2838000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2839000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2840000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2841000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2842000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2843000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2844000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2845000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2846000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2847000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2848000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2849000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2850000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2851000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2852000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2853000 inps 6144 outs 0
[2024-07-24 12:03:29,097] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,097] Elapsed iters 2854000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2855000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2856000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2857000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2858000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2859000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2860000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2861000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2862000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2863000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2864000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2865000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2866000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2867000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2868000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2869000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2870000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2871000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2872000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2873000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2874000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2875000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2876000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2877000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2878000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2879000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2880000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2881000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2882000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2883000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2884000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2885000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2886000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2887000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2888000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2889000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2890000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2891000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2892000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2893000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2894000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2895000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2896000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2897000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2898000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2899000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2900000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2901000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2902000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2903000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2904000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2905000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2906000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2907000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2908000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2909000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2910000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2911000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2912000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2913000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2914000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2915000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2916000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2917000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2918000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2919000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2920000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2921000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2922000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2923000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2924000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2925000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2926000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2927000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2928000 inps 6144 outs 0
[2024-07-24 12:03:29,098] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,098] Elapsed iters 2929000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2930000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2931000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2932000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2933000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2934000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2935000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2936000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2937000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2938000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2939000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2940000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2941000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2942000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2943000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2944000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2945000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2946000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2947000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2948000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2949000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2950000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2951000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2952000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2953000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2954000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2955000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2956000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2957000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2958000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2959000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2960000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2961000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2962000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2963000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2964000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2965000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2966000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2967000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2968000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2969000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2970000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2971000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2972000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2973000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2974000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2975000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2976000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2977000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2978000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2979000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2980000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2981000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2982000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2983000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2984000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2985000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2986000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2987000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2988000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2989000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2990000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2991000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2992000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2993000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2994000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2995000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2996000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2997000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2998000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 2999000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 3000000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 3001000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 3002000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 3003000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,099] Elapsed iters 3004000 inps 6144 outs 0
[2024-07-24 12:03:29,099] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3005000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3006000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3007000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3008000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3009000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3010000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3011000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3012000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3013000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3014000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3015000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3016000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3017000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3018000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3019000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3020000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3021000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3022000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3023000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3024000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3025000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3026000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3027000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3028000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3029000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3030000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3031000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3032000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3033000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3034000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3035000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3036000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3037000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3038000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3039000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3040000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3041000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3042000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3043000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3044000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3045000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3046000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3047000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3048000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3049000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3050000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3051000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3052000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3053000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3054000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3055000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3056000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3057000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3058000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3059000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3060000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3061000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3062000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3063000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3064000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3065000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3066000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3067000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3068000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3069000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3070000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3071000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3072000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3073000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3074000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3075000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3076000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3077000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3078000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,100] Elapsed iters 3079000 inps 6144 outs 0
[2024-07-24 12:03:29,100] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3080000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3081000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3082000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3083000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3084000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3085000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3086000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3087000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3088000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3089000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3090000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3091000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3092000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3093000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3094000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3095000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3096000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3097000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3098000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3099000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3100000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3101000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3102000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3103000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3104000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3105000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3106000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3107000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3108000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3109000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3110000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3111000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3112000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3113000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3114000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3115000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3116000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3117000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3118000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3119000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3120000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3121000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3122000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3123000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3124000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3125000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3126000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3127000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3128000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3129000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3130000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3131000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3132000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3133000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3134000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3135000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3136000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3137000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3138000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3139000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3140000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3141000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3142000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3143000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3144000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3145000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3146000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3147000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3148000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3149000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3150000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3151000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3152000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3153000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,101] Elapsed iters 3154000 inps 6144 outs 0
[2024-07-24 12:03:29,101] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3155000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3156000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3157000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3158000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3159000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3160000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3161000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3162000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3163000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3164000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3165000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3166000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3167000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3168000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3169000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3170000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3171000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3172000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3173000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3174000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3175000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3176000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3177000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3178000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3179000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3180000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3181000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3182000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3183000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3184000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3185000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3186000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3187000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3188000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3189000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3190000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3191000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3192000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3193000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3194000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3195000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3196000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3197000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3198000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3199000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3200000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3201000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3202000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3203000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3204000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3205000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3206000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3207000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3208000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3209000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3210000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3211000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3212000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3213000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3214000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3215000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3216000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3217000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3218000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3219000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3220000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3221000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3222000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3223000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3224000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3225000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3226000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3227000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3228000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3229000 inps 6144 outs 0
[2024-07-24 12:03:29,102] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,102] Elapsed iters 3230000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3231000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3232000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3233000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3234000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3235000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3236000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3237000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3238000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3239000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3240000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3241000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3242000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3243000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3244000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3245000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3246000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3247000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3248000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3249000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3250000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3251000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3252000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3253000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3254000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3255000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3256000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3257000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3258000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3259000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3260000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3261000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3262000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3263000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3264000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3265000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3266000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3267000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3268000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3269000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3270000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3271000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3272000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3273000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3274000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3275000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3276000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3277000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3278000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3279000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3280000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3281000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3282000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3283000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3284000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3285000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3286000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3287000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3288000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3289000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3290000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3291000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3292000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3293000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3294000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3295000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3296000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3297000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3298000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3299000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3300000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3301000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3302000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3303000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3304000 inps 6144 outs 0
[2024-07-24 12:03:29,103] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,103] Elapsed iters 3305000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3306000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3307000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3308000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3309000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3310000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3311000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3312000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3313000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3314000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3315000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3316000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3317000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3318000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3319000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3320000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3321000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3322000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3323000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3324000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3325000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3326000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3327000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3328000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3329000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3330000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3331000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3332000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3333000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3334000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3335000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3336000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3337000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3338000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3339000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3340000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3341000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3342000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3343000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3344000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3345000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3346000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3347000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3348000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3349000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3350000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3351000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3352000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3353000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3354000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3355000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3356000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3357000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3358000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3359000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3360000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3361000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3362000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3363000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3364000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3365000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3366000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3367000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3368000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3369000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3370000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3371000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3372000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3373000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3374000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3375000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3376000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3377000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3378000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3379000 inps 6144 outs 0
[2024-07-24 12:03:29,104] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,104] Elapsed iters 3380000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3381000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3382000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3383000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3384000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3385000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3386000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3387000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3388000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3389000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3390000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3391000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3392000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3393000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3394000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3395000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3396000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3397000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3398000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3399000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3400000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3401000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3402000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3403000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3404000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3405000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3406000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3407000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3408000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3409000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3410000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3411000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3412000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3413000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3414000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3415000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3416000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3417000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3418000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3419000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3420000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3421000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3422000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3423000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3424000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3425000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3426000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3427000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3428000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3429000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3430000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3431000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3432000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3433000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3434000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3435000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3436000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3437000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3438000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3439000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3440000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3441000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3442000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3443000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3444000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3445000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3446000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3447000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3448000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3449000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3450000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3451000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3452000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3453000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3454000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,105] Elapsed iters 3455000 inps 6144 outs 0
[2024-07-24 12:03:29,105] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3456000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3457000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3458000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3459000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3460000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3461000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3462000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3463000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3464000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3465000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3466000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3467000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3468000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3469000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3470000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3471000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3472000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3473000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3474000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3475000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3476000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3477000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3478000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3479000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3480000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3481000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3482000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3483000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3484000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3485000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3486000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3487000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3488000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3489000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3490000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3491000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3492000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3493000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3494000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3495000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3496000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3497000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3498000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3499000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3500000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3501000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3502000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3503000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3504000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3505000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3506000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3507000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3508000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3509000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3510000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3511000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3512000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3513000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3514000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3515000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3516000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3517000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3518000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3519000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3520000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3521000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3522000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3523000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3524000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3525000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3526000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3527000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3528000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3529000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,106] Elapsed iters 3530000 inps 6144 outs 0
[2024-07-24 12:03:29,106] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3531000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3532000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3533000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3534000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3535000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3536000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3537000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3538000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3539000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3540000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3541000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3542000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3543000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3544000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3545000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3546000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3547000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3548000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3549000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3550000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3551000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3552000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3553000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3554000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3555000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3556000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3557000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3558000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3559000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3560000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3561000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3562000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3563000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3564000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3565000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3566000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3567000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3568000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3569000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3570000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3571000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3572000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3573000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3574000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3575000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3576000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3577000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3578000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3579000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3580000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3581000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3582000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3583000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3584000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3585000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3586000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3587000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3588000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3589000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3590000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3591000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3592000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3593000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3594000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3595000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3596000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3597000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3598000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3599000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3600000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3601000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3602000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3603000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3604000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3605000 inps 6144 outs 0
[2024-07-24 12:03:29,107] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,107] Elapsed iters 3606000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3607000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3608000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3609000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3610000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3611000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3612000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3613000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3614000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3615000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3616000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3617000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3618000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3619000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3620000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3621000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3622000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3623000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3624000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3625000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3626000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3627000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3628000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3629000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3630000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3631000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3632000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3633000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3634000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3635000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3636000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3637000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3638000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3639000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3640000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3641000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3642000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3643000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3644000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3645000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3646000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3647000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3648000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3649000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3650000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3651000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3652000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3653000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3654000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3655000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3656000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3657000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3658000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3659000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3660000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3661000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3662000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3663000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3664000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3665000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3666000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3667000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3668000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3669000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3670000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3671000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3672000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3673000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3674000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3675000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3676000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3677000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3678000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3679000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,108] Elapsed iters 3680000 inps 6144 outs 0
[2024-07-24 12:03:29,108] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3681000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3682000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3683000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3684000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3685000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3686000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3687000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3688000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3689000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3690000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3691000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3692000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3693000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3694000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3695000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3696000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3697000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3698000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3699000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3700000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3701000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3702000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3703000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3704000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3705000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3706000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3707000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3708000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3709000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3710000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3711000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3712000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3713000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3714000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3715000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3716000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3717000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3718000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3719000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3720000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3721000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3722000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3723000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3724000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3725000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3726000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3727000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3728000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3729000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3730000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3731000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3732000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3733000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3734000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3735000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3736000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3737000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3738000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3739000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3740000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3741000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3742000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3743000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3744000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3745000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3746000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3747000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3748000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3749000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3750000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3751000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3752000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3753000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3754000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3755000 inps 6144 outs 0
[2024-07-24 12:03:29,109] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,109] Elapsed iters 3756000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3757000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3758000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3759000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3760000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3761000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3762000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3763000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3764000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3765000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3766000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3767000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3768000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3769000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3770000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3771000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3772000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3773000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3774000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3775000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3776000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3777000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3778000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3779000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3780000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3781000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3782000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3783000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3784000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3785000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3786000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3787000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3788000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3789000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3790000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3791000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3792000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3793000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3794000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3795000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3796000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3797000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3798000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3799000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3800000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3801000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3802000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3803000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3804000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3805000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3806000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3807000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3808000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3809000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3810000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3811000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3812000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3813000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3814000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3815000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3816000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3817000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3818000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3819000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3820000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3821000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3822000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3823000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3824000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3825000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3826000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3827000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3828000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3829000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3830000 inps 6144 outs 0
[2024-07-24 12:03:29,110] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,110] Elapsed iters 3831000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3832000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3833000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3834000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3835000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3836000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3837000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3838000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3839000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3840000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3841000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3842000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3843000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3844000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3845000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3846000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3847000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3848000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3849000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3850000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3851000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3852000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3853000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3854000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3855000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3856000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3857000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3858000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3859000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3860000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3861000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3862000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3863000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3864000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3865000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3866000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3867000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3868000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3869000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3870000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3871000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3872000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3873000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3874000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3875000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3876000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3877000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3878000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3879000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3880000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3881000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3882000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3883000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3884000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3885000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3886000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3887000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3888000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3889000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3890000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3891000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3892000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3893000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3894000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3895000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3896000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3897000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3898000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3899000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3900000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3901000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3902000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3903000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3904000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3905000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,111] Elapsed iters 3906000 inps 6144 outs 0
[2024-07-24 12:03:29,111] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3907000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3908000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3909000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3910000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3911000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3912000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3913000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3914000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3915000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3916000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3917000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3918000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3919000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3920000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3921000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3922000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3923000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3924000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3925000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3926000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3927000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3928000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3929000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3930000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3931000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3932000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3933000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3934000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3935000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3936000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3937000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3938000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3939000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3940000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3941000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3942000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3943000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3944000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3945000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3946000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3947000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3948000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3949000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3950000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3951000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3952000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3953000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3954000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3955000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3956000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3957000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3958000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3959000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3960000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3961000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3962000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3963000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3964000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3965000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3966000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3967000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3968000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3969000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3970000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3971000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3972000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3973000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3974000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3975000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3976000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3977000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3978000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3979000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3980000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,112] Elapsed iters 3981000 inps 6144 outs 0
[2024-07-24 12:03:29,112] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3982000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3983000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3984000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3985000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3986000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3987000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3988000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3989000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3990000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3991000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3992000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3993000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3994000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3995000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3996000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3997000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3998000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 3999000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4000000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4001000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4002000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4003000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4004000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4005000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4006000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4007000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4008000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4009000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4010000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4011000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4012000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4013000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4014000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4015000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4016000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4017000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4018000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4019000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4020000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4021000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4022000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4023000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4024000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4025000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4026000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4027000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4028000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4029000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4030000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4031000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4032000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4033000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4034000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4035000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4036000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4037000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4038000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4039000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4040000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4041000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4042000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4043000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4044000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4045000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4046000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4047000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4048000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4049000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4050000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4051000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4052000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4053000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4054000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4055000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,113] Elapsed iters 4056000 inps 6144 outs 0
[2024-07-24 12:03:29,113] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4057000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4058000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4059000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4060000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4061000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4062000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4063000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4064000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4065000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4066000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4067000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4068000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4069000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4070000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4071000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4072000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4073000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4074000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4075000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4076000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4077000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4078000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4079000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4080000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4081000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4082000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4083000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4084000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4085000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4086000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4087000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4088000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4089000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4090000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4091000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4092000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4093000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4094000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4095000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4096000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4097000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4098000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4099000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4100000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4101000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4102000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4103000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4104000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4105000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4106000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4107000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4108000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4109000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4110000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4111000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4112000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4113000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4114000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4115000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4116000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4117000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4118000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4119000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4120000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4121000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4122000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4123000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4124000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4125000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4126000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4127000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4128000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4129000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4130000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,114] Elapsed iters 4131000 inps 6144 outs 0
[2024-07-24 12:03:29,114] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4132000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4133000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4134000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4135000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4136000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4137000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4138000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4139000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4140000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4141000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4142000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4143000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4144000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4145000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4146000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4147000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4148000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4149000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4150000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4151000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4152000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4153000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4154000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4155000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4156000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4157000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4158000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4159000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4160000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4161000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4162000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4163000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4164000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4165000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4166000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4167000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4168000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4169000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4170000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4171000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4172000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4173000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4174000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4175000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4176000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4177000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4178000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4179000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4180000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4181000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4182000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4183000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4184000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4185000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4186000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4187000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4188000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4189000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4190000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4191000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4192000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4193000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4194000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4195000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4196000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4197000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4198000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4199000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4200000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4201000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4202000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4203000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4204000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4205000 inps 6144 outs 0
[2024-07-24 12:03:29,115] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,115] Elapsed iters 4206000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4207000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4208000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4209000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4210000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4211000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4212000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4213000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4214000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4215000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4216000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4217000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4218000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4219000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4220000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4221000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4222000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4223000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4224000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4225000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4226000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4227000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4228000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4229000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4230000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4231000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4232000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4233000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4234000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4235000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4236000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4237000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4238000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4239000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4240000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4241000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4242000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4243000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4244000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4245000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4246000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4247000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4248000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4249000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4250000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4251000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4252000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4253000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4254000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4255000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4256000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4257000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4258000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4259000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4260000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4261000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4262000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4263000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4264000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4265000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4266000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4267000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4268000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4269000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4270000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4271000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4272000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4273000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4274000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4275000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4276000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4277000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4278000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4279000 inps 6144 outs 0
[2024-07-24 12:03:29,116] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,116] Elapsed iters 4280000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4281000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4282000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4283000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4284000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4285000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4286000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4287000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4288000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4289000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4290000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4291000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4292000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4293000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4294000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4295000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4296000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4297000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4298000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4299000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4300000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4301000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4302000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4303000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4304000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4305000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4306000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4307000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4308000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4309000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4310000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4311000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4312000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4313000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4314000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4315000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4316000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4317000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4318000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4319000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4320000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4321000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4322000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4323000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4324000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4325000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4326000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4327000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4328000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4329000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4330000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4331000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4332000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4333000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4334000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4335000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4336000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4337000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4338000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4339000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4340000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4341000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4342000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4343000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4344000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4345000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4346000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4347000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4348000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4349000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4350000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4351000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4352000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4353000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4354000 inps 6144 outs 0
[2024-07-24 12:03:29,117] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,117] Elapsed iters 4355000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4356000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4357000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4358000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4359000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4360000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4361000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4362000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4363000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4364000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4365000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4366000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4367000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4368000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4369000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4370000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4371000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4372000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4373000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4374000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4375000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4376000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4377000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4378000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4379000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4380000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4381000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4382000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4383000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4384000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4385000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4386000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4387000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4388000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4389000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4390000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4391000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4392000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4393000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4394000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4395000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4396000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4397000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4398000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4399000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4400000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4401000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4402000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4403000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4404000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4405000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4406000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4407000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4408000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4409000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4410000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4411000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4412000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4413000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4414000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4415000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4416000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4417000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4418000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4419000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4420000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4421000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4422000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4423000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4424000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4425000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4426000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4427000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4428000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4429000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,118] Elapsed iters 4430000 inps 6144 outs 0
[2024-07-24 12:03:29,118] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4431000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4432000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4433000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4434000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4435000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4436000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4437000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4438000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4439000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4440000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4441000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4442000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4443000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4444000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4445000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4446000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4447000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4448000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4449000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4450000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4451000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4452000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4453000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4454000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4455000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4456000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4457000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4458000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4459000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4460000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4461000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4462000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4463000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4464000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4465000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4466000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4467000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4468000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4469000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4470000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4471000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4472000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4473000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4474000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4475000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4476000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4477000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4478000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4479000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4480000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4481000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4482000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4483000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4484000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4485000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4486000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4487000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4488000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4489000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4490000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4491000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4492000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4493000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4494000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4495000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4496000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4497000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4498000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4499000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4500000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4501000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4502000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4503000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4504000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,119] Elapsed iters 4505000 inps 6144 outs 0
[2024-07-24 12:03:29,119] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4506000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4507000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4508000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4509000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4510000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4511000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4512000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4513000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4514000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4515000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4516000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4517000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4518000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4519000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4520000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4521000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4522000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4523000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4524000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4525000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4526000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4527000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4528000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4529000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4530000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4531000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4532000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4533000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4534000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4535000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4536000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4537000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4538000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4539000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4540000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4541000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4542000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4543000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4544000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4545000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4546000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4547000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4548000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4549000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4550000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4551000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4552000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4553000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4554000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4555000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4556000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4557000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4558000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4559000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4560000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4561000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4562000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4563000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4564000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4565000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4566000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4567000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4568000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4569000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4570000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4571000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4572000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4573000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4574000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4575000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4576000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4577000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4578000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4579000 inps 6144 outs 0
[2024-07-24 12:03:29,120] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,120] Elapsed iters 4580000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4581000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4582000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4583000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4584000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4585000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4586000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4587000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4588000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4589000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4590000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4591000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4592000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4593000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4594000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4595000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4596000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4597000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4598000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4599000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4600000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4601000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4602000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4603000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4604000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4605000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4606000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4607000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4608000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4609000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4610000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4611000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4612000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4613000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4614000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4615000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4616000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4617000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4618000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4619000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4620000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4621000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4622000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4623000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4624000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4625000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4626000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4627000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4628000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4629000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4630000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4631000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4632000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4633000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4634000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4635000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4636000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4637000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4638000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4639000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4640000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4641000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4642000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4643000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4644000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4645000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4646000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4647000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4648000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4649000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4650000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4651000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4652000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4653000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,121] Elapsed iters 4654000 inps 6144 outs 0
[2024-07-24 12:03:29,121] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4655000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4656000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4657000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4658000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4659000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4660000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4661000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4662000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4663000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4664000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4665000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4666000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4667000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4668000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4669000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4670000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4671000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4672000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4673000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4674000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4675000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4676000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4677000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4678000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4679000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4680000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4681000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4682000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4683000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4684000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4685000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4686000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4687000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4688000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4689000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4690000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4691000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4692000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4693000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4694000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4695000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4696000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4697000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4698000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4699000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4700000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4701000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4702000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4703000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4704000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4705000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4706000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4707000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4708000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4709000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4710000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4711000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4712000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4713000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4714000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4715000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4716000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4717000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4718000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4719000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4720000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4721000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4722000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4723000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4724000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4725000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4726000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4727000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4728000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,122] Elapsed iters 4729000 inps 6144 outs 0
[2024-07-24 12:03:29,122] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4730000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4731000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4732000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4733000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4734000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4735000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4736000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4737000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4738000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4739000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4740000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4741000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4742000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4743000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4744000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4745000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4746000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4747000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4748000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4749000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4750000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4751000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4752000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4753000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4754000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4755000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4756000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4757000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4758000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4759000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4760000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4761000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4762000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4763000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4764000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4765000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4766000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4767000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4768000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4769000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4770000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4771000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4772000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4773000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4774000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4775000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4776000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4777000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4778000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4779000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4780000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4781000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4782000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4783000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4784000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4785000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4786000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4787000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4788000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4789000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4790000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4791000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4792000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4793000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4794000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4795000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4796000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4797000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4798000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4799000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4800000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4801000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4802000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4803000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,123] Elapsed iters 4804000 inps 6144 outs 0
[2024-07-24 12:03:29,123] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4805000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4806000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4807000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4808000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4809000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4810000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4811000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4812000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4813000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4814000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4815000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4816000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4817000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4818000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4819000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4820000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4821000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4822000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4823000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4824000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4825000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4826000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4827000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4828000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4829000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4830000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4831000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4832000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4833000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4834000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4835000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4836000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4837000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4838000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4839000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4840000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4841000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4842000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4843000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4844000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4845000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4846000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4847000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4848000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4849000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4850000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4851000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4852000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4853000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4854000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4855000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4856000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4857000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4858000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4859000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4860000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4861000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4862000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4863000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4864000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4865000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4866000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4867000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4868000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4869000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4870000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4871000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4872000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4873000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4874000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4875000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4876000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4877000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4878000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4879000 inps 6144 outs 0
[2024-07-24 12:03:29,124] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,124] Elapsed iters 4880000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4881000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4882000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4883000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4884000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4885000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4886000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4887000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4888000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4889000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4890000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4891000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4892000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4893000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4894000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4895000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4896000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4897000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4898000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4899000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4900000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4901000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4902000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4903000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4904000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4905000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4906000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4907000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4908000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4909000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4910000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4911000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4912000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4913000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4914000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4915000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4916000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4917000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4918000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4919000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4920000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4921000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4922000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4923000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4924000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4925000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4926000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4927000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4928000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4929000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4930000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4931000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4932000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4933000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4934000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4935000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4936000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4937000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4938000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4939000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4940000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4941000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4942000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4943000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4944000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4945000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4946000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4947000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4948000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4949000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4950000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4951000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4952000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4953000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4954000 inps 6144 outs 0
[2024-07-24 12:03:29,125] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,125] Elapsed iters 4955000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4956000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4957000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4958000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4959000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4960000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4961000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4962000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4963000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4964000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4965000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4966000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4967000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4968000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4969000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4970000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4971000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4972000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4973000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4974000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4975000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4976000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4977000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4978000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4979000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4980000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4981000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4982000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4983000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4984000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4985000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4986000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4987000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4988000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4989000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4990000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4991000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4992000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4993000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4994000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4995000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4996000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4997000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4998000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 4999000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5000000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5001000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5002000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5003000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5004000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5005000 inps 6144 outs 0
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5006000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5007000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5008000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5009000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5010000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5011000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5012000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5013000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5014000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5015000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5016000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5017000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5018000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5019000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5020000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5021000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5022000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5023000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5024000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5025000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5026000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5027000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5028000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5029000 inps 6144 outs 1
[2024-07-24 12:03:29,126] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,126] Elapsed iters 5030000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5031000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5032000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5033000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5034000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5035000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5036000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5037000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5038000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5039000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5040000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5041000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5042000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5043000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5044000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5045000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5046000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5047000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5048000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5049000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5050000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5051000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5052000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5053000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5054000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5055000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5056000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5057000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5058000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5059000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5060000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5061000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5062000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5063000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5064000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5065000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5066000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5067000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5068000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5069000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5070000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5071000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5072000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5073000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5074000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5075000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5076000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5077000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5078000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5079000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5080000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5081000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5082000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5083000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5084000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5085000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5086000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5087000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5088000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5089000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5090000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5091000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5092000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5093000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5094000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5095000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5096000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5097000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5098000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5099000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5100000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5101000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5102000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5103000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5104000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,127] Elapsed iters 5105000 inps 6144 outs 1
[2024-07-24 12:03:29,127] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5106000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5107000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5108000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5109000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5110000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5111000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5112000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5113000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5114000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5115000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5116000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5117000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5118000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5119000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5120000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5121000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5122000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5123000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5124000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5125000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5126000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5127000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5128000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5129000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5130000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5131000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5132000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5133000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5134000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5135000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5136000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5137000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5138000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5139000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5140000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5141000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5142000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5143000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5144000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5145000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5146000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5147000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5148000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5149000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5150000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5151000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5152000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5153000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5154000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5155000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5156000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5157000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5158000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5159000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5160000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5161000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5162000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5163000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5164000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5165000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5166000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5167000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5168000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5169000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5170000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5171000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5172000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5173000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5174000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5175000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5176000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5177000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5178000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5179000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,128] Elapsed iters 5180000 inps 6144 outs 1
[2024-07-24 12:03:29,128] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5181000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5182000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5183000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5184000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5185000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5186000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5187000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5188000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5189000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5190000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5191000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5192000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5193000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5194000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5195000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5196000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5197000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5198000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5199000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5200000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5201000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5202000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5203000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5204000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5205000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5206000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5207000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5208000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5209000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5210000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5211000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5212000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5213000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5214000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5215000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5216000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5217000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5218000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5219000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5220000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5221000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5222000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5223000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5224000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5225000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5226000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5227000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5228000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5229000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5230000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5231000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5232000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5233000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5234000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5235000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5236000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5237000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5238000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5239000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5240000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5241000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5242000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5243000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5244000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5245000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5246000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5247000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5248000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5249000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5250000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5251000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5252000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5253000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5254000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,129] Elapsed iters 5255000 inps 6144 outs 1
[2024-07-24 12:03:29,129] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5256000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5257000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5258000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5259000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5260000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5261000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5262000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5263000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5264000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5265000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5266000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5267000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5268000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5269000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5270000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5271000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5272000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5273000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5274000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5275000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5276000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5277000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5278000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5279000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5280000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5281000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5282000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5283000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5284000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5285000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5286000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5287000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5288000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5289000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5290000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5291000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5292000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5293000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5294000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5295000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5296000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5297000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5298000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5299000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5300000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5301000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5302000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5303000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5304000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5305000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5306000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5307000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5308000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5309000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5310000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5311000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5312000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5313000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5314000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5315000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5316000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5317000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5318000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5319000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5320000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5321000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5322000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5323000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5324000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5325000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5326000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5327000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5328000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5329000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,130] Elapsed iters 5330000 inps 6144 outs 1
[2024-07-24 12:03:29,130] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5331000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5332000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5333000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5334000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5335000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5336000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5337000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5338000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5339000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5340000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5341000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5342000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5343000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5344000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5345000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5346000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5347000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5348000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5349000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5350000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5351000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5352000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5353000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5354000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5355000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5356000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5357000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5358000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5359000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5360000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5361000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5362000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5363000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5364000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5365000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5366000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5367000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5368000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5369000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5370000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5371000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5372000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5373000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5374000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5375000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5376000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5377000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5378000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5379000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5380000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5381000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5382000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5383000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5384000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5385000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5386000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5387000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5388000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5389000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5390000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5391000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5392000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5393000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5394000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5395000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5396000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5397000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5398000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5399000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5400000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5401000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5402000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5403000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5404000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5405000 inps 6144 outs 1
[2024-07-24 12:03:29,131] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,131] Elapsed iters 5406000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5407000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5408000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5409000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5410000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5411000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5412000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5413000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5414000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5415000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5416000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5417000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5418000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5419000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5420000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5421000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5422000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5423000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5424000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5425000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5426000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5427000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5428000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5429000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5430000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5431000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5432000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5433000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5434000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5435000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5436000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5437000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5438000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5439000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5440000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5441000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5442000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5443000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5444000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5445000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5446000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5447000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5448000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5449000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5450000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5451000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5452000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5453000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5454000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5455000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5456000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5457000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5458000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5459000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5460000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5461000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5462000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5463000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5464000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5465000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5466000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5467000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5468000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5469000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5470000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5471000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5472000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5473000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5474000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5475000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5476000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5477000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5478000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5479000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5480000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,132] Elapsed iters 5481000 inps 6144 outs 1
[2024-07-24 12:03:29,132] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5482000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5483000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5484000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5485000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5486000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5487000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5488000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5489000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5490000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5491000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5492000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5493000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5494000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5495000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5496000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5497000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5498000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5499000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5500000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5501000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5502000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5503000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5504000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5505000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5506000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5507000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5508000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5509000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5510000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5511000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5512000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5513000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5514000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5515000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5516000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5517000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5518000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5519000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5520000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5521000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5522000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5523000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5524000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5525000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5526000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5527000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5528000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5529000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5530000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5531000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5532000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5533000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5534000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5535000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5536000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5537000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5538000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5539000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5540000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5541000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5542000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5543000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5544000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5545000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5546000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5547000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5548000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5549000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5550000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5551000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5552000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5553000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5554000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5555000 inps 6144 outs 1
[2024-07-24 12:03:29,133] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,133] Elapsed iters 5556000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5557000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5558000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5559000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5560000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5561000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5562000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5563000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5564000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5565000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5566000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5567000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5568000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5569000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5570000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5571000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5572000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5573000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5574000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5575000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5576000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5577000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5578000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5579000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5580000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5581000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5582000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5583000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5584000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5585000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5586000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5587000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5588000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5589000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5590000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5591000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5592000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5593000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5594000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5595000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5596000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5597000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5598000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5599000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5600000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5601000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5602000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5603000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5604000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5605000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5606000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5607000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5608000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5609000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5610000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5611000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5612000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5613000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5614000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5615000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5616000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5617000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5618000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5619000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5620000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5621000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5622000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5623000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5624000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5625000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5626000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5627000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5628000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5629000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5630000 inps 6144 outs 1
[2024-07-24 12:03:29,134] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,134] Elapsed iters 5631000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5632000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5633000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5634000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5635000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5636000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5637000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5638000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5639000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5640000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5641000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5642000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5643000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5644000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5645000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5646000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5647000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5648000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5649000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5650000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5651000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5652000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5653000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5654000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5655000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5656000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5657000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5658000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5659000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5660000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5661000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5662000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5663000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5664000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5665000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5666000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5667000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5668000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5669000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5670000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5671000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5672000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5673000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5674000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5675000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5676000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5677000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5678000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5679000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5680000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5681000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5682000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5683000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5684000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5685000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5686000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5687000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5688000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5689000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5690000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5691000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5692000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5693000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5694000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5695000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5696000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5697000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5698000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5699000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5700000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5701000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5702000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5703000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5704000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5705000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,135] Elapsed iters 5706000 inps 6144 outs 1
[2024-07-24 12:03:29,135] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5707000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5708000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5709000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5710000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5711000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5712000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5713000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5714000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5715000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5716000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5717000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5718000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5719000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5720000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5721000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5722000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5723000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5724000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5725000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5726000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5727000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5728000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5729000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5730000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5731000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5732000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5733000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5734000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5735000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5736000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5737000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5738000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5739000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5740000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5741000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5742000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5743000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5744000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5745000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5746000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5747000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5748000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5749000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5750000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5751000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5752000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5753000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5754000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5755000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5756000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5757000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5758000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5759000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5760000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5761000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5762000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5763000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5764000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5765000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5766000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5767000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5768000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5769000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5770000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5771000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5772000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5773000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5774000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5775000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5776000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5777000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5778000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5779000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5780000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5781000 inps 6144 outs 1
[2024-07-24 12:03:29,136] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,136] Elapsed iters 5782000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5783000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5784000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5785000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5786000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5787000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5788000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5789000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5790000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5791000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5792000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5793000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5794000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5795000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5796000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5797000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5798000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5799000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5800000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5801000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5802000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5803000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5804000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5805000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5806000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5807000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5808000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5809000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5810000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5811000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5812000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5813000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5814000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5815000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5816000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5817000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5818000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5819000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5820000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5821000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5822000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5823000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5824000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5825000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5826000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5827000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5828000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5829000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5830000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5831000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5832000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5833000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5834000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5835000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5836000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5837000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5838000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5839000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5840000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5841000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5842000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5843000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5844000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5845000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5846000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5847000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5848000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5849000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5850000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5851000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5852000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5853000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5854000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5855000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5856000 inps 6144 outs 1
[2024-07-24 12:03:29,137] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,137] Elapsed iters 5857000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5858000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5859000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5860000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5861000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5862000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5863000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5864000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5865000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5866000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5867000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5868000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5869000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5870000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5871000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5872000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5873000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5874000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5875000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5876000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5877000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5878000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5879000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5880000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5881000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5882000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5883000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5884000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5885000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5886000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5887000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5888000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5889000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5890000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5891000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5892000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5893000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5894000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5895000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5896000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5897000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5898000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5899000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5900000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5901000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5902000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5903000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5904000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5905000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5906000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5907000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5908000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5909000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5910000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5911000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5912000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5913000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5914000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5915000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5916000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5917000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5918000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5919000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5920000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5921000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5922000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5923000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5924000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5925000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5926000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5927000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5928000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5929000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5930000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5931000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,138] Elapsed iters 5932000 inps 6144 outs 1
[2024-07-24 12:03:29,138] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5933000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5934000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5935000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5936000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5937000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5938000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5939000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5940000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5941000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5942000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5943000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5944000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5945000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5946000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5947000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5948000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5949000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5950000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5951000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5952000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5953000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5954000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5955000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5956000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5957000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5958000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5959000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5960000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5961000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5962000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5963000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5964000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5965000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5966000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5967000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5968000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5969000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5970000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5971000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5972000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5973000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5974000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5975000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5976000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5977000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5978000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5979000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5980000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5981000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5982000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5983000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5984000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5985000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5986000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5987000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5988000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5989000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5990000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5991000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5992000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5993000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5994000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5995000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5996000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5997000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5998000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 5999000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6000000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6001000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6002000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6003000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6004000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6005000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6006000 inps 6144 outs 1
[2024-07-24 12:03:29,139] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,139] Elapsed iters 6007000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6008000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6009000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6010000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6011000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6012000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6013000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6014000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6015000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6016000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6017000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6018000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6019000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6020000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6021000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6022000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6023000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6024000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6025000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6026000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6027000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6028000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6029000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6030000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6031000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6032000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6033000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6034000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6035000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6036000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6037000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6038000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6039000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6040000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6041000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6042000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6043000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6044000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6045000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6046000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6047000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6048000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6049000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6050000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6051000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6052000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Elapsed iters 6053000 inps 6144 outs 1
[2024-07-24 12:03:29,140] Elapsed since last report = 0[s]
[2024-07-24 12:03:29,140] Simulation finished
[2024-07-24 12:03:29,140] Number of inputs consumed 6144
[2024-07-24 12:03:29,140] Number of outputs produced 2
[2024-07-24 12:03:29,140] Number of clock cycles 6053933
[2024-07-24 12:03:29,227] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_1: rounding-up FIFO depth from 2303 to 4096 for impl_style=vivado
[2024-07-24 12:03:29,227]   warnings.warn(
[2024-07-24 12:03:29,227] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_2: rounding-up FIFO depth from 3468 to 4096 for impl_style=vivado
[2024-07-24 12:03:29,227]   warnings.warn(
[2024-07-24 12:03:29,228] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_3: rounding-up FIFO depth from 27648 to 32768 for impl_style=vivado
[2024-07-24 12:03:29,228]   warnings.warn(
[2024-07-24 12:03:29,228] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_6: rounding-up FIFO depth from 1973 to 2048 for impl_style=vivado
[2024-07-24 12:03:29,228]   warnings.warn(
[2024-07-24 12:03:29,229] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_10: rounding-up FIFO depth from 5424 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,229]   warnings.warn(
[2024-07-24 12:03:29,229] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_12: rounding-up FIFO depth from 279 to 512 for impl_style=vivado
[2024-07-24 12:03:29,229]   warnings.warn(
[2024-07-24 12:03:29,229] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_20: rounding-up FIFO depth from 4091 to 4096 for impl_style=vivado
[2024-07-24 12:03:29,229]   warnings.warn(
[2024-07-24 12:03:29,230] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_24: rounding-up FIFO depth from 416 to 512 for impl_style=vivado
[2024-07-24 12:03:29,230]   warnings.warn(
[2024-07-24 12:03:29,230] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_34: rounding-up FIFO depth from 4344 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,230]   warnings.warn(
[2024-07-24 12:03:29,231] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_48: rounding-up FIFO depth from 4941 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,231]   warnings.warn(
[2024-07-24 12:03:29,231] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_52: rounding-up FIFO depth from 640 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,231]   warnings.warn(
[2024-07-24 12:03:29,232] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_55: rounding-up FIFO depth from 4941 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,232]   warnings.warn(
[2024-07-24 12:03:29,232] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_59: rounding-up FIFO depth from 640 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,232]   warnings.warn(
[2024-07-24 12:03:29,233] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_62: rounding-up FIFO depth from 4941 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,233]   warnings.warn(
[2024-07-24 12:03:29,233] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_66: rounding-up FIFO depth from 640 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,233]   warnings.warn(
[2024-07-24 12:03:29,234] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_69: rounding-up FIFO depth from 4941 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,234]   warnings.warn(
[2024-07-24 12:03:29,234] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_73: rounding-up FIFO depth from 640 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,234]   warnings.warn(
[2024-07-24 12:03:29,235] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_76: rounding-up FIFO depth from 4941 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,235]   warnings.warn(
[2024-07-24 12:03:29,235] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_80: rounding-up FIFO depth from 640 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,235]   warnings.warn(
[2024-07-24 12:03:29,236] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_90: rounding-up FIFO depth from 7163 to 8192 for impl_style=vivado
[2024-07-24 12:03:29,236]   warnings.warn(
[2024-07-24 12:03:29,236] /home/dais/ioanna/finn/src/finn/custom_op/fpgadataflow/rtl/streamingfifo_rtl.py:70: UserWarning: StreamingFIFO_rtl_94: rounding-up FIFO depth from 768 to 1024 for impl_style=vivado
[2024-07-24 12:03:29,236]   warnings.warn(
[2024-07-24 12:03:29,584] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_0
[2024-07-24 12:03:29,585] Optype: Thresholding_rtl Name: Thresholding_rtl_0
[2024-07-24 12:03:29,585] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_0
[2024-07-24 12:03:29,585]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,585] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_1_0
[2024-07-24 12:03:29,585] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_1_1
[2024-07-24 12:03:29,585] Optype: FMPadding_rtl Name: FMPadding_rtl_0
[2024-07-24 12:03:29,585] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_0
[2024-07-24 12:03:29,586]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,586] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_2_0
[2024-07-24 12:03:29,586] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_2_1
[2024-07-24 12:03:29,586] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_2_2
[2024-07-24 12:03:29,586] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_2_3
[2024-07-24 12:03:29,586] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_0
[2024-07-24 12:03:29,586] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_0
[2024-07-24 12:03:29,586]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,586] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_3_0
[2024-07-24 12:03:29,587] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_3_1
[2024-07-24 12:03:29,587] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_3_2
[2024-07-24 12:03:29,587] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_3_3
[2024-07-24 12:03:29,587] Optype: MVAU_rtl Name: MVAU_rtl_0
[2024-07-24 12:03:29,587] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_0
[2024-07-24 12:03:29,587]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,587] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_4
[2024-07-24 12:03:29,588] Optype: Thresholding_rtl Name: Thresholding_rtl_1
[2024-07-24 12:03:29,588] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_1
[2024-07-24 12:03:29,588]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,588] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_5
[2024-07-24 12:03:29,588] Optype: FMPadding_rtl Name: FMPadding_rtl_1
[2024-07-24 12:03:29,588] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_1
[2024-07-24 12:03:29,588]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,588] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_6_0
[2024-07-24 12:03:29,588] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_6_1
[2024-07-24 12:03:29,588] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_6_2
[2024-07-24 12:03:29,589] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_6_3
[2024-07-24 12:03:29,589] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_1
[2024-07-24 12:03:29,589] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_1
[2024-07-24 12:03:29,589]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,589] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_7
[2024-07-24 12:03:29,589] Optype: VVAU_hls Name: VVAU_hls_0
[2024-07-24 12:03:29,589] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_0
[2024-07-24 12:03:29,589]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,589] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_8
[2024-07-24 12:03:29,589] Optype: Thresholding_rtl Name: Thresholding_rtl_2
[2024-07-24 12:03:29,589] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_2
[2024-07-24 12:03:29,589]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,589] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_9
[2024-07-24 12:03:29,590] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_0
[2024-07-24 12:03:29,590] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_0
[2024-07-24 12:03:29,590]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,590] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_10_0
[2024-07-24 12:03:29,590] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_10_1
[2024-07-24 12:03:29,590] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_10_2
[2024-07-24 12:03:29,590] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_10_3
[2024-07-24 12:03:29,591] Optype: MVAU_rtl Name: MVAU_rtl_1
[2024-07-24 12:03:29,591] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_1
[2024-07-24 12:03:29,591]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,591] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_11
[2024-07-24 12:03:29,591] Optype: Thresholding_rtl Name: Thresholding_rtl_3
[2024-07-24 12:03:29,591] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_3
[2024-07-24 12:03:29,591]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,591] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_12_0
[2024-07-24 12:03:29,591] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_12_1
[2024-07-24 12:03:29,591] Optype: FMPadding_rtl Name: FMPadding_rtl_2
[2024-07-24 12:03:29,591] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_2
[2024-07-24 12:03:29,591]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,591] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_13
[2024-07-24 12:03:29,592] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_2
[2024-07-24 12:03:29,592] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_2
[2024-07-24 12:03:29,592]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,592] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_14
[2024-07-24 12:03:29,592] Optype: VVAU_hls Name: VVAU_hls_1
[2024-07-24 12:03:29,592] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_1
[2024-07-24 12:03:29,592]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,592] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_15
[2024-07-24 12:03:29,592] Optype: Thresholding_rtl Name: Thresholding_rtl_4
[2024-07-24 12:03:29,592] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_4
[2024-07-24 12:03:29,592]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,592] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_16
[2024-07-24 12:03:29,592] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_1
[2024-07-24 12:03:29,592] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_1
[2024-07-24 12:03:29,592]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,593] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_17
[2024-07-24 12:03:29,593] Optype: MVAU_rtl Name: MVAU_rtl_2
[2024-07-24 12:03:29,593] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_2
[2024-07-24 12:03:29,593]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,593] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_18
[2024-07-24 12:03:29,593] Optype: Thresholding_rtl Name: Thresholding_rtl_5
[2024-07-24 12:03:29,593] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_5
[2024-07-24 12:03:29,593]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,593] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_19
[2024-07-24 12:03:29,593] Optype: FMPadding_rtl Name: FMPadding_rtl_3
[2024-07-24 12:03:29,593] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_3
[2024-07-24 12:03:29,593]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,593] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20_0
[2024-07-24 12:03:29,594] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20_1
[2024-07-24 12:03:29,594] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20_2
[2024-07-24 12:03:29,594] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20_3
[2024-07-24 12:03:29,594] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_20_4
[2024-07-24 12:03:29,594] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_3
[2024-07-24 12:03:29,594] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_3
[2024-07-24 12:03:29,594]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,594] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_21
[2024-07-24 12:03:29,595] Optype: VVAU_hls Name: VVAU_hls_2
[2024-07-24 12:03:29,595] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_2
[2024-07-24 12:03:29,595]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,595] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_22
[2024-07-24 12:03:29,595] Optype: Thresholding_rtl Name: Thresholding_rtl_6
[2024-07-24 12:03:29,595] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_6
[2024-07-24 12:03:29,595]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,595] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_23
[2024-07-24 12:03:29,595] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_2
[2024-07-24 12:03:29,595] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_2
[2024-07-24 12:03:29,595]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,595] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_24_0
[2024-07-24 12:03:29,595] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_24_1
[2024-07-24 12:03:29,596] Optype: MVAU_rtl Name: MVAU_rtl_3
[2024-07-24 12:03:29,596] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_3
[2024-07-24 12:03:29,596]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,596] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_25
[2024-07-24 12:03:29,596] Optype: Thresholding_rtl Name: Thresholding_rtl_7
[2024-07-24 12:03:29,596] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_7
[2024-07-24 12:03:29,596]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,596] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_26
[2024-07-24 12:03:29,596] Optype: FMPadding_rtl Name: FMPadding_rtl_4
[2024-07-24 12:03:29,596] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_4
[2024-07-24 12:03:29,596]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,596] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_27
[2024-07-24 12:03:29,597] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_4
[2024-07-24 12:03:29,597] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_4
[2024-07-24 12:03:29,597]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,597] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_28
[2024-07-24 12:03:29,597] Optype: VVAU_hls Name: VVAU_hls_3
[2024-07-24 12:03:29,597] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_3
[2024-07-24 12:03:29,597]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,597] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_29
[2024-07-24 12:03:29,597] Optype: Thresholding_rtl Name: Thresholding_rtl_8
[2024-07-24 12:03:29,597] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_8
[2024-07-24 12:03:29,597]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,597] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_30
[2024-07-24 12:03:29,597] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_3
[2024-07-24 12:03:29,597] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_3
[2024-07-24 12:03:29,597]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,597] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_31
[2024-07-24 12:03:29,598] Optype: MVAU_rtl Name: MVAU_rtl_4
[2024-07-24 12:03:29,598] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_4
[2024-07-24 12:03:29,598]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,598] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_32
[2024-07-24 12:03:29,598] Optype: Thresholding_rtl Name: Thresholding_rtl_9
[2024-07-24 12:03:29,598] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_9
[2024-07-24 12:03:29,598]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,598] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_33
[2024-07-24 12:03:29,598] Optype: FMPadding_rtl Name: FMPadding_rtl_5
[2024-07-24 12:03:29,598] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_5
[2024-07-24 12:03:29,598]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,598] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_34_0
[2024-07-24 12:03:29,598] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_34_1
[2024-07-24 12:03:29,599] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_5
[2024-07-24 12:03:29,599] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_5
[2024-07-24 12:03:29,599]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,599] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_35
[2024-07-24 12:03:29,599] Optype: VVAU_hls Name: VVAU_hls_4
[2024-07-24 12:03:29,599] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_4
[2024-07-24 12:03:29,599]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,599] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_36
[2024-07-24 12:03:29,599] Optype: Thresholding_rtl Name: Thresholding_rtl_10
[2024-07-24 12:03:29,599] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_10
[2024-07-24 12:03:29,599]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,599] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_37
[2024-07-24 12:03:29,599] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_4
[2024-07-24 12:03:29,600] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_4
[2024-07-24 12:03:29,600]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,600] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_38
[2024-07-24 12:03:29,600] Optype: MVAU_rtl Name: MVAU_rtl_5
[2024-07-24 12:03:29,600] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_5
[2024-07-24 12:03:29,600]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,600] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_39
[2024-07-24 12:03:29,600] Optype: Thresholding_rtl Name: Thresholding_rtl_11
[2024-07-24 12:03:29,600] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_11
[2024-07-24 12:03:29,600]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,600] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_40
[2024-07-24 12:03:29,600] Optype: FMPadding_rtl Name: FMPadding_rtl_6
[2024-07-24 12:03:29,600] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_6
[2024-07-24 12:03:29,600]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,600] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_41
[2024-07-24 12:03:29,601] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_6
[2024-07-24 12:03:29,601] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_6
[2024-07-24 12:03:29,601]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,601] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_42
[2024-07-24 12:03:29,601] Optype: VVAU_hls Name: VVAU_hls_5
[2024-07-24 12:03:29,601] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_5
[2024-07-24 12:03:29,601]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,601] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_43
[2024-07-24 12:03:29,601] Optype: Thresholding_rtl Name: Thresholding_rtl_12
[2024-07-24 12:03:29,601] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_12
[2024-07-24 12:03:29,601]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,601] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_44
[2024-07-24 12:03:29,601] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_5
[2024-07-24 12:03:29,601] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_5
[2024-07-24 12:03:29,601]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,601] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_45
[2024-07-24 12:03:29,602] Optype: MVAU_rtl Name: MVAU_rtl_6
[2024-07-24 12:03:29,602] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_6
[2024-07-24 12:03:29,602]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,602] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_46
[2024-07-24 12:03:29,602] Optype: Thresholding_rtl Name: Thresholding_rtl_13
[2024-07-24 12:03:29,602] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_13
[2024-07-24 12:03:29,602]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,602] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_47
[2024-07-24 12:03:29,602] Optype: FMPadding_rtl Name: FMPadding_rtl_7
[2024-07-24 12:03:29,602] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_7
[2024-07-24 12:03:29,602]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,602] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_48_0
[2024-07-24 12:03:29,602] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_48_1
[2024-07-24 12:03:29,603] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_48_2
[2024-07-24 12:03:29,603] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_48_3
[2024-07-24 12:03:29,603] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_7
[2024-07-24 12:03:29,603] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_7
[2024-07-24 12:03:29,603]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,603] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_49
[2024-07-24 12:03:29,603] Optype: VVAU_hls Name: VVAU_hls_6
[2024-07-24 12:03:29,603] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_6
[2024-07-24 12:03:29,603]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,603] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_50
[2024-07-24 12:03:29,604] Optype: Thresholding_rtl Name: Thresholding_rtl_14
[2024-07-24 12:03:29,604] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_14
[2024-07-24 12:03:29,604]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,604] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_51
[2024-07-24 12:03:29,604] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_6
[2024-07-24 12:03:29,604] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_6
[2024-07-24 12:03:29,604]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,604] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_52_0
[2024-07-24 12:03:29,604] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_52_1
[2024-07-24 12:03:29,604] Optype: MVAU_rtl Name: MVAU_rtl_7
[2024-07-24 12:03:29,604] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_7
[2024-07-24 12:03:29,604]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,605] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_53
[2024-07-24 12:03:29,605] Optype: Thresholding_rtl Name: Thresholding_rtl_15
[2024-07-24 12:03:29,605] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_15
[2024-07-24 12:03:29,605]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,605] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_54
[2024-07-24 12:03:29,605] Optype: FMPadding_rtl Name: FMPadding_rtl_8
[2024-07-24 12:03:29,605] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_8
[2024-07-24 12:03:29,605]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,605] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_55_0
[2024-07-24 12:03:29,605] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_55_1
[2024-07-24 12:03:29,605] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_55_2
[2024-07-24 12:03:29,606] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_55_3
[2024-07-24 12:03:29,606] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_8
[2024-07-24 12:03:29,606] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_8
[2024-07-24 12:03:29,606]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,606] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_56
[2024-07-24 12:03:29,606] Optype: VVAU_hls Name: VVAU_hls_7
[2024-07-24 12:03:29,606] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_7
[2024-07-24 12:03:29,606]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,606] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_57
[2024-07-24 12:03:29,606] Optype: Thresholding_rtl Name: Thresholding_rtl_16
[2024-07-24 12:03:29,607] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_16
[2024-07-24 12:03:29,607]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,607] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_58
[2024-07-24 12:03:29,607] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_7
[2024-07-24 12:03:29,607] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_7
[2024-07-24 12:03:29,607]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,607] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_59_0
[2024-07-24 12:03:29,607] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_59_1
[2024-07-24 12:03:29,607] Optype: MVAU_rtl Name: MVAU_rtl_8
[2024-07-24 12:03:29,607] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_8
[2024-07-24 12:03:29,607]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,607] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_60
[2024-07-24 12:03:29,607] Optype: Thresholding_rtl Name: Thresholding_rtl_17
[2024-07-24 12:03:29,608] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_17
[2024-07-24 12:03:29,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,608] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_61
[2024-07-24 12:03:29,608] Optype: FMPadding_rtl Name: FMPadding_rtl_9
[2024-07-24 12:03:29,608] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_9
[2024-07-24 12:03:29,608]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,608] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_62_0
[2024-07-24 12:03:29,608] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_62_1
[2024-07-24 12:03:29,608] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_62_2
[2024-07-24 12:03:29,609] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_62_3
[2024-07-24 12:03:29,609] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_9
[2024-07-24 12:03:29,609] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_9
[2024-07-24 12:03:29,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,609] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_63
[2024-07-24 12:03:29,609] Optype: VVAU_hls Name: VVAU_hls_8
[2024-07-24 12:03:29,609] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_8
[2024-07-24 12:03:29,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,609] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_64
[2024-07-24 12:03:29,609] Optype: Thresholding_rtl Name: Thresholding_rtl_18
[2024-07-24 12:03:29,609] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_18
[2024-07-24 12:03:29,609]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,609] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_65
[2024-07-24 12:03:29,610] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_8
[2024-07-24 12:03:29,610] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_8
[2024-07-24 12:03:29,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,610] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_66_0
[2024-07-24 12:03:29,610] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_66_1
[2024-07-24 12:03:29,610] Optype: MVAU_rtl Name: MVAU_rtl_9
[2024-07-24 12:03:29,610] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_9
[2024-07-24 12:03:29,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,610] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_67
[2024-07-24 12:03:29,610] Optype: Thresholding_rtl Name: Thresholding_rtl_19
[2024-07-24 12:03:29,610] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_19
[2024-07-24 12:03:29,610]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,610] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_68
[2024-07-24 12:03:29,611] Optype: FMPadding_rtl Name: FMPadding_rtl_10
[2024-07-24 12:03:29,611] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_10
[2024-07-24 12:03:29,611]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,611] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_69_0
[2024-07-24 12:03:29,611] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_69_1
[2024-07-24 12:03:29,611] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_69_2
[2024-07-24 12:03:29,611] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_69_3
[2024-07-24 12:03:29,611] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_10
[2024-07-24 12:03:29,612] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_10
[2024-07-24 12:03:29,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,612] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_70
[2024-07-24 12:03:29,612] Optype: VVAU_hls Name: VVAU_hls_9
[2024-07-24 12:03:29,612] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_9
[2024-07-24 12:03:29,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,612] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_71
[2024-07-24 12:03:29,612] Optype: Thresholding_rtl Name: Thresholding_rtl_20
[2024-07-24 12:03:29,612] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_20
[2024-07-24 12:03:29,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,612] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_72
[2024-07-24 12:03:29,612] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_9
[2024-07-24 12:03:29,612] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_9
[2024-07-24 12:03:29,612]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,612] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_73_0
[2024-07-24 12:03:29,613] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_73_1
[2024-07-24 12:03:29,613] Optype: MVAU_rtl Name: MVAU_rtl_10
[2024-07-24 12:03:29,613] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_10
[2024-07-24 12:03:29,613]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,613] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_74
[2024-07-24 12:03:29,613] Optype: Thresholding_rtl Name: Thresholding_rtl_21
[2024-07-24 12:03:29,613] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_21
[2024-07-24 12:03:29,613]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,613] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_75
[2024-07-24 12:03:29,613] Optype: FMPadding_rtl Name: FMPadding_rtl_11
[2024-07-24 12:03:29,613] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_11
[2024-07-24 12:03:29,613]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,613] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_76_0
[2024-07-24 12:03:29,614] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_76_1
[2024-07-24 12:03:29,614] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_76_2
[2024-07-24 12:03:29,614] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_76_3
[2024-07-24 12:03:29,614] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_11
[2024-07-24 12:03:29,614] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_11
[2024-07-24 12:03:29,614]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,614] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_77
[2024-07-24 12:03:29,615] Optype: VVAU_hls Name: VVAU_hls_10
[2024-07-24 12:03:29,615] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_10
[2024-07-24 12:03:29,615]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,615] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_78
[2024-07-24 12:03:29,615] Optype: Thresholding_rtl Name: Thresholding_rtl_22
[2024-07-24 12:03:29,615] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_22
[2024-07-24 12:03:29,615]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,615] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_79
[2024-07-24 12:03:29,615] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_10
[2024-07-24 12:03:29,615] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_10
[2024-07-24 12:03:29,615]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,615] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_80_0
[2024-07-24 12:03:29,615] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_80_1
[2024-07-24 12:03:29,616] Optype: MVAU_rtl Name: MVAU_rtl_11
[2024-07-24 12:03:29,616] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_11
[2024-07-24 12:03:29,616]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,616] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_81
[2024-07-24 12:03:29,616] Optype: Thresholding_rtl Name: Thresholding_rtl_23
[2024-07-24 12:03:29,616] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_23
[2024-07-24 12:03:29,616]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,616] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_82
[2024-07-24 12:03:29,616] Optype: FMPadding_rtl Name: FMPadding_rtl_12
[2024-07-24 12:03:29,616] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_12
[2024-07-24 12:03:29,616]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,616] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_83
[2024-07-24 12:03:29,616] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_12
[2024-07-24 12:03:29,616] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_12
[2024-07-24 12:03:29,616]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,616] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_84
[2024-07-24 12:03:29,617] Optype: VVAU_hls Name: VVAU_hls_11
[2024-07-24 12:03:29,617] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_11
[2024-07-24 12:03:29,617]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,617] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_85
[2024-07-24 12:03:29,617] Optype: Thresholding_rtl Name: Thresholding_rtl_24
[2024-07-24 12:03:29,617] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_24
[2024-07-24 12:03:29,617]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,617] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_86
[2024-07-24 12:03:29,617] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_11
[2024-07-24 12:03:29,617] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_11
[2024-07-24 12:03:29,617]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,617] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_87
[2024-07-24 12:03:29,617] Optype: MVAU_rtl Name: MVAU_rtl_12
[2024-07-24 12:03:29,618] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_12
[2024-07-24 12:03:29,618]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,618] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_88
[2024-07-24 12:03:29,618] Optype: Thresholding_rtl Name: Thresholding_rtl_25
[2024-07-24 12:03:29,618] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_25
[2024-07-24 12:03:29,618]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,618] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_89
[2024-07-24 12:03:29,618] Optype: FMPadding_rtl Name: FMPadding_rtl_13
[2024-07-24 12:03:29,618] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for FMPadding_rtl_13
[2024-07-24 12:03:29,618]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,618] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90_0
[2024-07-24 12:03:29,618] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90_1
[2024-07-24 12:03:29,618] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90_2
[2024-07-24 12:03:29,619] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90_3
[2024-07-24 12:03:29,619] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_90_4
[2024-07-24 12:03:29,619] Optype: ConvolutionInputGenerator_rtl Name: ConvolutionInputGenerator_rtl_13
[2024-07-24 12:03:29,619] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for ConvolutionInputGenerator_rtl_13
[2024-07-24 12:03:29,619]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,619] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_91
[2024-07-24 12:03:29,619] Optype: VVAU_hls Name: VVAU_hls_12
[2024-07-24 12:03:29,619] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for VVAU_hls_12
[2024-07-24 12:03:29,619]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,619] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_92
[2024-07-24 12:03:29,620] Optype: Thresholding_rtl Name: Thresholding_rtl_26
[2024-07-24 12:03:29,620] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_26
[2024-07-24 12:03:29,620]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,620] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_93
[2024-07-24 12:03:29,620] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataWidthConverter_rtl_12
[2024-07-24 12:03:29,620] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataWidthConverter_rtl_12
[2024-07-24 12:03:29,620]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,620] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_94_0
[2024-07-24 12:03:29,620] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_94_1
[2024-07-24 12:03:29,620] Optype: MVAU_rtl Name: MVAU_rtl_13
[2024-07-24 12:03:29,621] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_rtl_13
[2024-07-24 12:03:29,621]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,621] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_95
[2024-07-24 12:03:29,621] Optype: Thresholding_rtl Name: Thresholding_rtl_27
[2024-07-24 12:03:29,621] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_27
[2024-07-24 12:03:29,621]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,621] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_96
[2024-07-24 12:03:29,621] Optype: GlobalAccPool_hls Name: GlobalAccPool_hls_0
[2024-07-24 12:03:29,621] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for GlobalAccPool_hls_0
[2024-07-24 12:03:29,621]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,621] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_97
[2024-07-24 12:03:29,621] Optype: Thresholding_rtl Name: Thresholding_rtl_28
[2024-07-24 12:03:29,621] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for Thresholding_rtl_28
[2024-07-24 12:03:29,621]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,621] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_98
[2024-07-24 12:03:29,622] Optype: MVAU_hls Name: MVAU_hls_0
[2024-07-24 12:03:29,622] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for MVAU_hls_0
[2024-07-24 12:03:29,622]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,622] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_99
[2024-07-24 12:03:29,622] Optype: LabelSelect_hls Name: LabelSelect_hls_0
[2024-07-24 12:03:29,622] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for LabelSelect_hls_0
[2024-07-24 12:03:29,622]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:03:29,622] Optype: StreamingFIFO_rtl Name: StreamingFIFO_rtl_100
[2024-07-24 12:03:29,740] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for LabelSelect_hls_0
[2024-07-24 12:03:29,740]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:29,808] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for MVAU_hls_0
[2024-07-24 12:03:29,808]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:29,869] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for GlobalAccPool_hls_0
[2024-07-24 12:03:29,869]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:30,049] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_12
[2024-07-24 12:03:30,049]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:30,343] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_11
[2024-07-24 12:03:30,343]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:30,583] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_10
[2024-07-24 12:03:30,583]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:30,872] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_9
[2024-07-24 12:03:30,872]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:31,196] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_8
[2024-07-24 12:03:31,196]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:31,541] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_7
[2024-07-24 12:03:31,541]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:31,903] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_6
[2024-07-24 12:03:31,903]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:32,178] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_5
[2024-07-24 12:03:32,178]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:32,399] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_4
[2024-07-24 12:03:32,399]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:32,636] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_3
[2024-07-24 12:03:32,636]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:32,874] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_2
[2024-07-24 12:03:32,874]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:33,158] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_1
[2024-07-24 12:03:33,158]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:33,446] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for VVAU_hls_0
[2024-07-24 12:03:33,446]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:03:33,901] Running step: step_create_stitched_ip [19/24]
[2024-07-24 12:08:33,121] creating MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,122] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/make_project.sh -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,122] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs
[2024-07-24 12:08:33,122] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1
[2024-07-24 12:08:33,122] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd
[2024-07-24 12:08:33,122] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2024-07-24 12:08:33,122] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bd -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_16
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_16/finn_design_fifo_16.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_16
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/finn_design_StreamingFIFO_rtl_76_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/finn_design_ConvolutionInputGenerator_rtl_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/finn_design_Thresholding_rtl_28_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/finn_design_MVAU_rtl_11_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/finn_design_StreamingFIFO_rtl_10_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/finn_design_StreamingFIFO_rtl_55_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/finn_design_StreamingFIFO_rtl_72_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0
[2024-07-24 12:08:33,123] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/finn_design_StreamingFIFO_rtl_99_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0
[2024-07-24 12:08:33,123] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_6
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_6/finn_design_fifo_6.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_6
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/finn_design_StreamingFIFO_rtl_78_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/finn_design_StreamingFIFO_rtl_79_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/finn_design_VVAU_hls_8_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_8
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_8/finn_design_fifo_8.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_8
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/finn_design_Thresholding_rtl_13_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/finn_design_Thresholding_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/finn_design_MVAU_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_10
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_10/finn_design_fifo_10.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_10
[2024-07-24 12:08:33,124] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0
[2024-07-24 12:08:33,124] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/finn_design_StreamingFIFO_rtl_95_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_7
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_7/finn_design_fifo_7.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_7
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/finn_design_VVAU_hls_7_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/finn_design_VVAU_hls_11_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/finn_design_StreamingFIFO_rtl_85_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/finn_design_StreamingFIFO_rtl_71_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/finn_design_FMPadding_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/finn_design_StreamingFIFO_rtl_66_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0
[2024-07-24 12:08:33,125] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0
[2024-07-24 12:08:33,125] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/finn_design_StreamingFIFO_rtl_64_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/finn_design_StreamingFIFO_rtl_55_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/finn_design_Thresholding_rtl_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/finn_design_VVAU_hls_4_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/finn_design_MVAU_rtl_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/finn_design_MVAU_rtl_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_27
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_27/finn_design_fifo_27.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_27
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/finn_design_VVAU_hls_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/finn_design_Thresholding_rtl_26_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/finn_design_ConvolutionInputGenerator_rtl_13_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/finn_design_MVAU_rtl_3_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,126] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_28
[2024-07-24 12:08:33,126] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_28/finn_design_fifo_28.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_28
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/finn_design_VVAU_hls_9_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/finn_design_StreamingFIFO_rtl_67_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_1
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_1
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_15
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_15/finn_design_fifo_15.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_15
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/finn_design_StreamingFIFO_rtl_96_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/finn_design_VVAU_hls_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/finn_design_StreamingFIFO_rtl_6_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/finn_design_MVAU_rtl_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/finn_design_StreamingFIFO_rtl_69_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_3
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_3/finn_design_fifo_3.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_3
[2024-07-24 12:08:33,127] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0
[2024-07-24 12:08:33,127] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/finn_design_Thresholding_rtl_18_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/finn_design_StreamingFIFO_rtl_91_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/finn_design_Thresholding_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/finn_design_GlobalAccPool_hls_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/finn_design_Thresholding_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/finn_design_VVAU_hls_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_29
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_29/finn_design_fifo_29.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_29
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/finn_design_Thresholding_rtl_22_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/finn_design_StreamingFIFO_rtl_1_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0
[2024-07-24 12:08:33,128] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0
[2024-07-24 12:08:33,128] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/finn_design_ConvolutionInputGenerator_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/finn_design_Thresholding_rtl_14_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/finn_design_Thresholding_rtl_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/finn_design_MVAU_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_5
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_5/finn_design_fifo_5.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_5
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_34
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_34/finn_design_fifo_34.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_34
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/finn_design_Thresholding_rtl_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/finn_design_StreamingFIFO_rtl_88_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/finn_design_StreamingFIFO_rtl_24_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0
[2024-07-24 12:08:33,129] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0
[2024-07-24 12:08:33,129] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/finn_design_MVAU_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/finn_design_StreamingFIFO_rtl_98_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/finn_design_Thresholding_rtl_21_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/finn_design_StreamingFIFO_rtl_34_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_2
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_2/finn_design_fifo_2.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_2
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/finn_design_VVAU_hls_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/finn_design_StreamingFIFO_rtl_100_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_21
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_21/finn_design_fifo_21.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_21
[2024-07-24 12:08:33,130] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_17
[2024-07-24 12:08:33,130] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_17/finn_design_fifo_17.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_17
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/finn_design_VVAU_hls_10_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/finn_design_StreamingFIFO_rtl_94_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/finn_design_Thresholding_rtl_27_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/finn_design_StreamingFIFO_rtl_90_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/finn_design_MVAU_rtl_5_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/finn_design_MVAU_rtl_9_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/finn_design_MVAU_rtl_13_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/finn_design_StreamingFIFO_rtl_61_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/finn_design_Thresholding_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/finn_design_FMPadding_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0
[2024-07-24 12:08:33,131] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/finn_design_StreamingFIFO_rtl_77_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0
[2024-07-24 12:08:33,131] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/finn_design_Thresholding_rtl_23_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/finn_design_StreamingFIFO_rtl_75_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/finn_design_MVAU_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_18
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_18/finn_design_fifo_18.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_18
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/finn_design_StreamingFIFO_rtl_97_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/finn_design_VVAU_hls_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/finn_design_FMPadding_rtl_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/finn_design_Thresholding_rtl_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/finn_design_StreamingFIFO_rtl_10_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/finn_design_StreamingFIFO_rtl_48_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0
[2024-07-24 12:08:33,132] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0
[2024-07-24 12:08:33,132] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/finn_design_StreamingFIFO_rtl_81_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_9
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_9/finn_design_fifo_9.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_9
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/finn_design_StreamingFIFO_rtl_89_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/finn_design_StreamingFIFO_rtl_62_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/finn_design_VVAU_hls_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_22
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_22/finn_design_fifo_22.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_22
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/finn_design_Thresholding_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/finn_design_StreamingFIFO_rtl_60_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/finn_design_MVAU_rtl_1_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/finn_design_StreamingFIFO_rtl_69_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0
[2024-07-24 12:08:33,133] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/finn_design_Thresholding_rtl_17_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0
[2024-07-24 12:08:33,133] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/finn_design_Thresholding_rtl_15_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/finn_design_StreamingFIFO_rtl_90_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/finn_design_FMPadding_rtl_13_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/finn_design_Thresholding_rtl_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/finn_design_StreamingFIFO_rtl_83_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/finn_design_StreamingFIFO_rtl_84_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/finn_design_StreamingFIFO_rtl_63_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/finn_design_MVAU_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0
[2024-07-24 12:08:33,134] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0
[2024-07-24 12:08:33,134] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_19
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_19/finn_design_fifo_19.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_19
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_25
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_25/finn_design_fifo_25.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_25
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/finn_design_StreamingFIFO_rtl_48_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/finn_design_VVAU_hls_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/finn_design_VVAU_hls_10_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_12
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_12/finn_design_fifo_12.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_12
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/finn_design_StreamingFIFO_rtl_2_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0
[2024-07-24 12:08:33,135] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2024-07-24 12:08:33,135] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/finn_design_StreamingFIFO_rtl_2_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/finn_design_MVAU_rtl_6_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/finn_design_Thresholding_rtl_20_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/finn_design_VVAU_hls_5_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/finn_design_Thresholding_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/finn_design_MVAU_rtl_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,136] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/finn_design_VVAU_hls_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,136] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/finn_design_Thresholding_rtl_19_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/finn_design_VVAU_hls_2_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/finn_design_StreamingFIFO_rtl_65_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/finn_design_MVAU_rtl_7_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_14
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_14/finn_design_fifo_14.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_14
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/finn_design_VVAU_hls_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/finn_design_MVAU_rtl_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/finn_design_MVAU_rtl_2_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/finn_design_StreamingFIFO_rtl_73_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0
[2024-07-24 12:08:33,137] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2024-07-24 12:08:33,137] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/finn_design_Thresholding_rtl_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/finn_design_StreamingFIFO_rtl_74_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/finn_design_StreamingFIFO_rtl_86_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/finn_design_StreamingFIFO_rtl_12_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/finn_design_StreamingFIFO_rtl_52_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/finn_design_StreamingFIFO_rtl_82_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/finn_design_StreamingFIFO_rtl_70_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0
[2024-07-24 12:08:33,138] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0
[2024-07-24 12:08:33,138] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/finn_design_StreamingFIFO_rtl_12_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/finn_design_StreamingFIFO_rtl_76_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/finn_design_Thresholding_rtl_16_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/finn_design_VVAU_hls_6_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/finn_design_StreamingFIFO_rtl_59_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_13
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_13/finn_design_fifo_13.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_13
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/finn_design_VVAU_hls_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_20
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_20/finn_design_fifo_20.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_20
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_32
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_32/finn_design_fifo_32.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_32
[2024-07-24 12:08:33,139] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2024-07-24 12:08:33,139] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/finn_design_MVAU_rtl_10_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_11
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_11/finn_design_fifo_11.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_11
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/finn_design_VVAU_hls_12_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/finn_design_StreamingFIFO_rtl_20_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/finn_design_StreamingFIFO_rtl_20_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/finn_design_StreamingFIFO_rtl_93_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_26
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_26/finn_design_fifo_26.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_26
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/finn_design_MVAU_rtl_4_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/finn_design_StreamingFIFO_rtl_62_2_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/finn_design_VVAU_hls_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0
[2024-07-24 12:08:33,140] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/finn_design_MVAU_rtl_4_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0
[2024-07-24 12:08:33,140] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/finn_design_ConvolutionInputGenerator_rtl_9_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_31
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_31/finn_design_fifo_31.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_31
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/finn_design_Thresholding_rtl_25_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/finn_design_FMPadding_rtl_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/finn_design_MVAU_rtl_8_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/finn_design_StreamingFIFO_rtl_6_3_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/finn_design_VVAU_hls_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/finn_design_MVAU_rtl_13_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/finn_design_ConvolutionInputGenerator_rtl_12_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/finn_design_StreamingFIFO_rtl_92_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0
[2024-07-24 12:08:33,141] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,141] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/finn_design_VVAU_hls_5_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/finn_design_VVAU_hls_1_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/finn_design_StreamingFIFO_rtl_68_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_23
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_23/finn_design_fifo_23.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_23
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/finn_design_VVAU_hls_3_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/finn_design_StreamingFIFO_rtl_80_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/finn_design_StreamingFIFO_rtl_87_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_30
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_30/finn_design_fifo_30.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_30
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/finn_design_MVAU_rtl_12_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/finn_design_Thresholding_rtl_24_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0
[2024-07-24 12:08:33,142] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2024-07-24 12:08:33,142] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/finn_design_StreamingFIFO_rtl_24_1_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_4
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_4/finn_design_fifo_4.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_4
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/finn_design_MVAU_rtl_6_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_24
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_24/finn_design_fifo_24.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_24
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_33
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_33/finn_design_fifo_33.xci -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/ip/finn_design_fifo_33
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design/finn_design.bda -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.srcs/sources_1/bd/finn_design
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.hw
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.hw/finn_vivado_stitch_proj.lpr -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.hw
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/ip
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/ip/xgui
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/xgui/finn_design_v1_0.tcl -> MobileNet_min4/stitched_ip/ip/xgui
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/ip/verilog
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops
[2024-07-24 12:08:33,143] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_20
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_20/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_20
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_20/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_20
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_20/Thresholding_rtl_20_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_20
[2024-07-24 12:08:33,143] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_20/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_20
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_5
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_5/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_5
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_5/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_5
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_5/Thresholding_rtl_5_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_5
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_5/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_5
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_3
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_3/Thresholding_rtl_3_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_3
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_3/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_3
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_3/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_3
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_3/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_3
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_15
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_15/Thresholding_rtl_15_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_15
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_15/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_15
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_15/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_15
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_15/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_15
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_12
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_12/Thresholding_rtl_12_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_12
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_12/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_12
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_12/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_12
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_12/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_12
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_21
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_21/Thresholding_rtl_21_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_21
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_21/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_21
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_21/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_21
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_21/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_21
[2024-07-24 12:08:33,144] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_25
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_25/Thresholding_rtl_25_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_25
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_25/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_25
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_25/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_25
[2024-07-24 12:08:33,144] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_25/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_25
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_0/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_0/Thresholding_rtl_0_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_0/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_0
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_7
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_7/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_7
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_7/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_7
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_7/Thresholding_rtl_7_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_7
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_7/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_7
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_17
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_17/Thresholding_rtl_17_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_17
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_17/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_17
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_17/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_17
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_17/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_17
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_18
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_18/Thresholding_rtl_18_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_18
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_18/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_18
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_18/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_18
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_18/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_18
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_2
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_2/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_2
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_2/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_2
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_2/Thresholding_rtl_2_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_2
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_2/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_2
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_28
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_28/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_28
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_28/Thresholding_rtl_28_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_28
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_28/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_28
[2024-07-24 12:08:33,145] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_28/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_28
[2024-07-24 12:08:33,145] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_8/Thresholding_rtl_8_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_8/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_8/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_8
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_6
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_6/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_6
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_6/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_6
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_6/Thresholding_rtl_6_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_6
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_6/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_6
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_1
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_1/Thresholding_rtl_1_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_1
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_1/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_1
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_1/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_1
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_1/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_1
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_10
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_10/Thresholding_rtl_10_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_10
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_10/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_10
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_10/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_10
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_10/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_10
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_16
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_16/Thresholding_rtl_16_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_16
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_16/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_16
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_16/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_16
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_16/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_16
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_19
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_19/Thresholding_rtl_19_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_19
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_19/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_19
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_19/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_19
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_19/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_19
[2024-07-24 12:08:33,146] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_14
[2024-07-24 12:08:33,146] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_14/Thresholding_rtl_14_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_14
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_14/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_14
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_14/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_14
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_14/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_14
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_11
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_11/Thresholding_rtl_11_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_11
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_11/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_11
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_11/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_11
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_11/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_11
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_13
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_13/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_13
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_13/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_13
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_13/Thresholding_rtl_13_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_13
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_13/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_13
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_24
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_24/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_24
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_24/Thresholding_rtl_24_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_24
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_24/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_24
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_24/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_24
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_9
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_9/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_9
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_9/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_9
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_9/Thresholding_rtl_9_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_9
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_9/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_9
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_23
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_23/Thresholding_rtl_23_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_23
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_23/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_23
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_23/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_23
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_23/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_23
[2024-07-24 12:08:33,147] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_26
[2024-07-24 12:08:33,147] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_26/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_26
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_26/Thresholding_rtl_26_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_26
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_26/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_26
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_26/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_26
[2024-07-24 12:08:33,148] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_22
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_22/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_22
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_22/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_22
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_22/Thresholding_rtl_22_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_22
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_22/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_22
[2024-07-24 12:08:33,148] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_27
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_27/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_27
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_27/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_27
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_27/Thresholding_rtl_27_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_27
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_27/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_27
[2024-07-24 12:08:33,148] creating MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_4/thresholding.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_4/thresholding_axi.sv -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_4/Thresholding_rtl_4_axi_wrapper.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/verilog/rtl_ops/Thresholding_rtl_4/axilite_if.v -> MobileNet_min4/stitched_ip/ip/verilog/rtl_ops/Thresholding_rtl_4
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/component.bak -> MobileNet_min4/stitched_ip/ip
[2024-07-24 12:08:33,148] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/component.xml -> MobileNet_min4/stitched_ip/ip
[2024-07-24 12:08:33,148] creating MobileNet_min4/stitched_ip/ip/data
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/data/finn_design.mdd -> MobileNet_min4/stitched_ip/ip/data
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/data/finn_design.tcl -> MobileNet_min4/stitched_ip/ip/data
[2024-07-24 12:08:33,149] creating MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_20_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_2_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_47_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_24_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_18_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_97_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_27_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_30_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_48_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_45_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_28_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,149] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_1_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_67_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_86_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_80_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_62_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_60_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_20_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_6_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_39_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_91_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_99_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_75_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_25_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_24_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_19_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_36_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_10_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_84_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_16_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_57_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_61_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_68_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,150] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_20_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_74_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_27_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_52_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_22_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_90_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_70_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_69_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_42_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_6_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_98_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_79_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_12_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_23_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_46_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_55_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_94_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_95_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,151] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_64_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_73_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_63_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_14_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_69_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_66_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_32_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_77_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_55_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_23_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_89_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_14_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_56_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_83_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_50_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,152] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_51_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_85_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_81_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_72_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_21_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_2_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_22_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_26_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_78_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_82_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_37_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_16_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_17_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_87_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_71_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_44_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_25_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_28_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_26_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,153] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_33_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_21_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_19_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_34_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_17_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_41_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_92_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_18_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_24_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingDataWidthConverter_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_12_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_88_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_31_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_76_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_96_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_76_3_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_100_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_58_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,154] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_54_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_ConvolutionInputGenerator_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_62_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_53_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_59_1_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_10_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_90_4_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_35_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_29_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_48_2_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_40_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_43_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_FMPadding_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_15_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_65_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_MVAU_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_Thresholding_rtl_15_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_49_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/sim/finn_design_StreamingFIFO_rtl_93_0.v -> MobileNet_min4/stitched_ip/ip/sim
[2024-07-24 12:08:33,155] creating MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,155] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_16
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_16/finn_design_fifo_16.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_16
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,155] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_3_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_76_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_80_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_11_wstrm_0/finn_design_MVAU_rtl_11_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_48_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_20_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_2_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_6_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_13_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_47_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_24_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_18_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_19.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_97_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_94_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_89.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_14.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_98.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ooc.xdc -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_27_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_30_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_28.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_10.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_6
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_6/finn_design_fifo_6.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_6
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_13.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_99.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_48_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,156] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,156] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_8_wstrm_0/finn_design_VVAU_hls_8_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_4.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_5_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_8
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_8/finn_design_fifo_8.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_8
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_45_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_28_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_36.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_10_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_10
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_10/finn_design_fifo_10.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_10
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_7
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_7/finn_design_fifo_7.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_7
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_6.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_12.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_7_wstrm_0/finn_design_VVAU_hls_7_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_9.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_11_wstrm_0/finn_design_VVAU_hls_11_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_11.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,157] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_2_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_77.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_52_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_79.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_0_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_4_wstrm_0/finn_design_VVAU_hls_4_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_1_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_92.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_97.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_67_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_86_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_34_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_44.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_3_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_26.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_7_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_27
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_27/finn_design_fifo_27.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_27
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_80_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_50.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_1_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_8_0/finn_design_VVAU_hls_8_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_62_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_76_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,158] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_62_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_60_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_3_wstrm_0/finn_design_MVAU_rtl_3_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_28
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_28/finn_design_fifo_28.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_28
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_20_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_0/finn_design_fifo_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_9_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_9_wstrm_0/finn_design_VVAU_hls_9_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_1
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_1/finn_design_fifo_1.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_1
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_11.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_15
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_15/finn_design_fifo_15.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_15
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_6_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_6_0/finn_design_VVAU_hls_6_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_20_4.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,159] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_3
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_3/finn_design_fifo_3.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_3
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_21.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_13_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_59_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,159] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] creating MobileNet_min4/stitched_ip/ip/src/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_GlobalAccPool_hls_0_0/finn_design_GlobalAccPool_hls_0_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_7_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_7_0/finn_design_VVAU_hls_7_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_39_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_29
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_29/finn_design_fifo_29.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_29
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_95.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_91_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_99_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_51.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_75_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_23.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_90_4.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_25_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_24_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_19_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_36_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_10_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_47.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_4_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_12_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_8.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_87.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_7.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_84_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,160] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_25.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_24_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_11_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_5
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_5/finn_design_fifo_5.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_5
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_34
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_34/finn_design_fifo_34.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_34
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_40.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_16_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_69_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_57_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_6.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_61_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_8.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_68_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/swg_pkg.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/replay_buffer.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_5.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_73_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_2
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_2/finn_design_fifo_2.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_2
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_2_0/finn_design_VVAU_hls_2_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_21
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_21/finn_design_fifo_21.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_21
[2024-07-24 12:08:33,161] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_17
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_17/finn_design_fifo_17.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_17
[2024-07-24 12:08:33,161] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_35.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_10_wstrm_0/finn_design_VVAU_hls_10_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_4.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_7.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_5.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_1_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_5_wstrm_0/finn_design_MVAU_rtl_5_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_3_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_9_wstrm_0/finn_design_MVAU_rtl_9_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/fmpadding_axi.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_20_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_13_wstrm_0/finn_design_MVAU_rtl_13_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_74_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_9_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_10.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_85.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_27_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_52_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,162] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_72.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_63.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_22_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_29.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_18
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_18/finn_design_fifo_18.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_18
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/mvu_vvu_axi.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_90_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_70_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_82.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_12.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/fmpadding.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/dwc_axi.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_4_0/finn_design_VVAU_hls_4_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_69_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_42_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_6_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_8.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_98_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_93.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_33.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_6_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_8_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_9
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_9/finn_design_fifo_9.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_9
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_90_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,163] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_27.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_91.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_1_0/finn_design_VVAU_hls_1_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,164] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_22
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_22/finn_design_fifo_22.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_22
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_79_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_12_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_23_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_49.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_1_wstrm_0/finn_design_MVAU_rtl_1_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_46_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_12_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_10_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_55_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_94_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_95_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_53.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_64_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_73_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_63_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_6_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_14_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,164] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/Q_srl.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_69_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_19
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_19/finn_design_fifo_19.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_19
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_25
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_25/finn_design_fifo_25.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_25
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_66_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_30.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_48_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_74.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_3_0/finn_design_VVAU_hls_3_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_10_0/finn_design_VVAU_hls_10_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_32_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_12
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_12/finn_design_fifo_12.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_12
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/mvu_vvu_8sx9_dsp58.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_5_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_77_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_37.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,165] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_55_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_96.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_6_wstrm_0/finn_design_MVAU_rtl_6_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_15.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_10_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_23_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_89_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_56.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_9.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_24_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_14_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_56_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_83_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_5_wstrm_0/finn_design_VVAU_hls_5_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_2_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_11_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_50_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_51_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_11_0/finn_design_VVAU_hls_11_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_41.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,166] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_5.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_18.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_2_wstrm_0/finn_design_VVAU_hls_2_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_1_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_45.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_9_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_85_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_81_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_72_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_7_wstrm_0/finn_design_MVAU_rtl_7_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_21_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_32.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_57.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_0_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_67.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_2_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_68.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_14
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_14/finn_design_fifo_14.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_14
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_55_2.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_0_0/finn_design_VVAU_hls_0_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_2_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_4.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,167] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_11_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_22_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_2_wstrm_0/finn_design_MVAU_rtl_2_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_26_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_78_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_17.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_69_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_75.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_82_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_86.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_37_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_16_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_17_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_87_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_1_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_71_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_44_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_25_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/swg_common.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_9_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_7.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_13_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_2_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_28_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,168] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_26_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_81.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_62_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_33_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_10_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_6_wstrm_0/finn_design_VVAU_hls_6_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_8_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_64.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_16.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_21_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_0_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_13
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_13/finn_design_fifo_13.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_13
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_46.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/mvu_4sx4u.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_6_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_19_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_9_0/finn_design_VVAU_hls_9_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_34_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_20
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_20/finn_design_fifo_20.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_20
[2024-07-24 12:08:33,169] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_32
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_32/finn_design_fifo_32.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_32
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_17_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_41_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,169] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_13_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_10_wstrm_0/finn_design_MVAU_rtl_10_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,170] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_11
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_11/finn_design_fifo_11.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_11
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_22.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_9.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_11.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_12_wstrm_0/finn_design_VVAU_hls_12_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_11_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_92_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_20_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_18_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_88.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_4_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_24_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingDataWidthConverter_rtl_12_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_78.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_12_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_88_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_26
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_26/finn_design_fifo_26.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_26
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_7_impl.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,170] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_31_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_5_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_4_wstrm_0/finn_design_MVAU_rtl_4_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_12_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_54.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_76_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_83.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_96_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_76_3_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_0_wstrm_0/finn_design_VVAU_hls_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/MVAU_rtl_8_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_31
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_31/finn_design_fifo_31.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_31
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_100_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_8_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_39.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_58_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_60.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_54_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_8_wstrm_0/finn_design_MVAU_rtl_8_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_12_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_7_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_ConvolutionInputGenerator_rtl_10_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,171] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,171] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_12_0/finn_design_VVAU_hls_12_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_10_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_62_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/dwc.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/FMPadding_rtl_13.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_53_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_59_1_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_5_0/finn_design_VVAU_hls_5_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_100.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_1_wstrm_0/finn_design_VVAU_hls_1_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingDataWidthConverter_rtl_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_84.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_10_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_90_4_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/mvu_8sx8u_dsp48.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_4_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_61.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_2_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_23
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_23/finn_design_fifo_23.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_23
[2024-07-24 12:08:33,172] creating MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_VVAU_hls_3_wstrm_0/finn_design_VVAU_hls_3_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_35_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/ConvolutionInputGenerator_rtl_6_wrapper.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_29_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_43.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_48_2_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,172] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/axi2we.sv -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_30
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_30/finn_design_fifo_30.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_30
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_31.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_12_wstrm_0/finn_design_MVAU_rtl_12_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_55_3.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_6_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_65.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_70.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_66_1.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_40_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_4
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_4/finn_design_fifo_4.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_4
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_43_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_FMPadding_rtl_5_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_15_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_65_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_MVAU_rtl_0_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_24
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_24/finn_design_fifo_24.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_24
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_71.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_58.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_Thresholding_rtl_15_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/StreamingFIFO_rtl_42.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_49_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_StreamingFIFO_rtl_93_0.v -> MobileNet_min4/stitched_ip/ip/src
[2024-07-24 12:08:33,173] creating MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_33
[2024-07-24 12:08:33,173] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/ip/src/finn_design_fifo_33/finn_design_fifo_33.xci -> MobileNet_min4/stitched_ip/ip/src/finn_design_fifo_33
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/vivado.log -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/make_project.tcl -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/data
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/data/finn_design.mdd -> MobileNet_min4/stitched_ip/data
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/data/finn_design.tcl -> MobileNet_min4/stitched_ip/data
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64/xgui
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64/xgui/StreamingFIFO_rtl_64_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64/xgui
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_64
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32
[2024-07-24 12:08:33,174] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32/xgui
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32/xgui/StreamingFIFO_rtl_32_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32/xgui
[2024-07-24 12:08:33,174] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_32
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper/xgui/Thresholding_rtl_1_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_1_axi_wrapper
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31/xgui/StreamingFIFO_rtl_31_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_31
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85/xgui/StreamingFIFO_rtl_85_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_85
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4/xgui/FMPadding_rtl_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_4
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8/xgui/FMPadding_rtl_8_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_8
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui/StreamingDataWidthConverter_rtl_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_1
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7/xgui/ConvolutionInputGenerator_rtl_7_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7/xgui
[2024-07-24 12:08:33,175] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_7
[2024-07-24 12:08:33,175] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui/Thresholding_rtl_0_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_0_axi_wrapper
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper/xgui/Thresholding_rtl_27_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_27_axi_wrapper
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87/xgui/StreamingFIFO_rtl_87_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_87
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3/xgui/StreamingFIFO_rtl_62_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_3
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui/StreamingFIFO_rtl_9_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_9
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2/xgui/MVAU_rtl_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_2
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper
[2024-07-24 12:08:33,176] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper/xgui/Thresholding_rtl_24_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper/xgui
[2024-07-24 12:08:33,176] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_24_axi_wrapper
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1/xgui/FMPadding_rtl_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92/xgui/StreamingFIFO_rtl_92_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_92
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2/xgui/StreamingFIFO_rtl_62_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_62_2
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93/xgui/StreamingFIFO_rtl_93_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_93
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1/xgui/StreamingFIFO_rtl_12_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3/xgui/StreamingFIFO_rtl_10_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_3
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1/xgui/StreamingFIFO_rtl_66_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1/xgui
[2024-07-24 12:08:33,177] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_66_1
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51
[2024-07-24 12:08:33,177] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51/xgui/StreamingFIFO_rtl_51_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_51
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0/xgui/StreamingFIFO_rtl_12_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_12_0
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65/xgui/StreamingFIFO_rtl_65_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_65
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1/xgui/StreamingFIFO_rtl_1_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_1_1
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper/xgui/Thresholding_rtl_22_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_22_axi_wrapper
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper/xgui/Thresholding_rtl_14_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_14_axi_wrapper
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10
[2024-07-24 12:08:33,178] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10/xgui/ConvolutionInputGenerator_rtl_10_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10/xgui
[2024-07-24 12:08:33,178] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_10
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper/xgui/Thresholding_rtl_7_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_7_axi_wrapper
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58/xgui/StreamingFIFO_rtl_58_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_58
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68/xgui/StreamingFIFO_rtl_68_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_68
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2/xgui/StreamingFIFO_rtl_10_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_10_2
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70/xgui/StreamingFIFO_rtl_70_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_70
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3/xgui/ConvolutionInputGenerator_rtl_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_3
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37
[2024-07-24 12:08:33,179] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37/xgui/StreamingFIFO_rtl_37_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37/xgui
[2024-07-24 12:08:33,179] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_37
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4/xgui/StreamingDataWidthConverter_rtl_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_4
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3/xgui/MVAU_rtl_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_3
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1/xgui/MVAU_rtl_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_1
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12/xgui/FMPadding_rtl_12_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_12
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper/xgui/Thresholding_rtl_23_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_23_axi_wrapper
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96/xgui/StreamingFIFO_rtl_96_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_96
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11/xgui/FMPadding_rtl_11_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11/xgui
[2024-07-24 12:08:33,180] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_11
[2024-07-24 12:08:33,180] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8/xgui/StreamingDataWidthConverter_rtl_8_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_8
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53/xgui/StreamingFIFO_rtl_53_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_53
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2/xgui/StreamingFIFO_rtl_2_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_2
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29/xgui/StreamingFIFO_rtl_29_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_29
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99/xgui/StreamingFIFO_rtl_99_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_99
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54/xgui/StreamingFIFO_rtl_54_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_54
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35/xgui/StreamingFIFO_rtl_35_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_35
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13
[2024-07-24 12:08:33,181] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13/xgui
[2024-07-24 12:08:33,181] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13/xgui/FMPadding_rtl_13_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_13
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper/xgui/Thresholding_rtl_8_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_8_axi_wrapper
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28/xgui/StreamingFIFO_rtl_28_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_28
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui/StreamingFIFO_rtl_5_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_5
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1/xgui/StreamingFIFO_rtl_80_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_80_1
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper/xgui/Thresholding_rtl_13_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_13_axi_wrapper
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui/StreamingFIFO_rtl_8_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_8
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0
[2024-07-24 12:08:33,182] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0/xgui/StreamingFIFO_rtl_24_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0/xgui
[2024-07-24 12:08:33,182] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_0
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2/xgui/FMPadding_rtl_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_2
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100/xgui/StreamingFIFO_rtl_100_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_100
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6/xgui/FMPadding_rtl_6_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_6
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6/xgui/StreamingDataWidthConverter_rtl_6_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_6
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper/xgui/Thresholding_rtl_25_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_25_axi_wrapper
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper/xgui/Thresholding_rtl_6_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_6_axi_wrapper
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1
[2024-07-24 12:08:33,183] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1/xgui/StreamingFIFO_rtl_52_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1/xgui
[2024-07-24 12:08:33,183] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_52_1
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2/xgui/StreamingFIFO_rtl_69_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_2
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3/xgui/StreamingFIFO_rtl_55_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_3
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18/xgui/StreamingFIFO_rtl_18_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_18
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5/xgui/ConvolutionInputGenerator_rtl_5_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_5
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui/StreamingDataWidthConverter_rtl_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_2
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0/xgui/FMPadding_rtl_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_0
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3/xgui/StreamingFIFO_rtl_2_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3/xgui
[2024-07-24 12:08:33,184] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_2_3
[2024-07-24 12:08:33,184] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9/xgui/ConvolutionInputGenerator_rtl_9_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_9
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1/xgui/StreamingFIFO_rtl_59_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_59_1
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4/xgui/ConvolutionInputGenerator_rtl_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_4
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper/xgui/Thresholding_rtl_3_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_3_axi_wrapper
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47/xgui/StreamingFIFO_rtl_47_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_47
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67/xgui/StreamingFIFO_rtl_67_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_67
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11/xgui/StreamingDataWidthConverter_rtl_11_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11/xgui
[2024-07-24 12:08:33,185] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_11
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper
[2024-07-24 12:08:33,185] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper/xgui/Thresholding_rtl_21_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_21_axi_wrapper
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui/StreamingFIFO_rtl_13_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_13
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10/xgui/StreamingDataWidthConverter_rtl_10_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_10
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12/xgui/StreamingDataWidthConverter_rtl_12_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_12
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper/xgui/Thresholding_rtl_18_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_18_axi_wrapper
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper/xgui/Thresholding_rtl_28_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_28_axi_wrapper
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42/xgui/StreamingFIFO_rtl_42_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42/xgui
[2024-07-24 12:08:33,186] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_42
[2024-07-24 12:08:33,186] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45/xgui/StreamingFIFO_rtl_45_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_45
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui/ConvolutionInputGenerator_rtl_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_2
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98/xgui/StreamingFIFO_rtl_98_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_98
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81/xgui/StreamingFIFO_rtl_81_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_81
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1/xgui/StreamingFIFO_rtl_34_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_34_1
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79/xgui/StreamingFIFO_rtl_79_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_79
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1/xgui/StreamingFIFO_rtl_73_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_73_1
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2024-07-24 12:08:33,187] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2024-07-24 12:08:33,187] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui/StreamingFIFO_rtl_14_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_14
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15/xgui/StreamingFIFO_rtl_15_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_15
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3/xgui/StreamingFIFO_rtl_48_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_3
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1/xgui/StreamingFIFO_rtl_94_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_94_1
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui/StreamingDataWidthConverter_rtl_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_3
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89/xgui/StreamingFIFO_rtl_89_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_89
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2/xgui/StreamingFIFO_rtl_48_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_48_2
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21
[2024-07-24 12:08:33,188] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21/xgui/StreamingFIFO_rtl_21_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21/xgui
[2024-07-24 12:08:33,188] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_21
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper/xgui/Thresholding_rtl_12_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_12_axi_wrapper
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16/xgui/StreamingFIFO_rtl_16_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_16
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9/xgui/MVAU_rtl_9_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_9
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12/xgui/MVAU_rtl_12_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_12
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3/xgui/StreamingFIFO_rtl_76_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_3
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71/xgui/StreamingFIFO_rtl_71_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71/xgui
[2024-07-24 12:08:33,189] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_71
[2024-07-24 12:08:33,189] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78/xgui/StreamingFIFO_rtl_78_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_78
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3/xgui/FMPadding_rtl_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_3
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui/MVAU_rtl_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_0
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6/xgui/MVAU_rtl_6_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_6
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2/xgui/StreamingFIFO_rtl_6_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_2
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40/xgui/StreamingFIFO_rtl_40_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_40
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72
[2024-07-24 12:08:33,190] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72/xgui/StreamingFIFO_rtl_72_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72/xgui
[2024-07-24 12:08:33,190] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_72
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7/xgui/MVAU_rtl_7_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_7
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49/xgui/StreamingFIFO_rtl_49_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_49
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3/xgui/StreamingFIFO_rtl_6_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_6_3
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10/xgui/FMPadding_rtl_10_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_10
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11/xgui/ConvolutionInputGenerator_rtl_11_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_11
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3/xgui/StreamingFIFO_rtl_90_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_3
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper/xgui/Thresholding_rtl_17_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper/xgui
[2024-07-24 12:08:33,191] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_17_axi_wrapper
[2024-07-24 12:08:33,191] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33/xgui/StreamingFIFO_rtl_33_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_33
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper/xgui/Thresholding_rtl_11_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_11_axi_wrapper
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60/xgui/StreamingFIFO_rtl_60_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_60
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88/xgui/StreamingFIFO_rtl_88_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_88
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27/xgui/StreamingFIFO_rtl_27_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_27
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper/xgui/Thresholding_rtl_16_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper/xgui
[2024-07-24 12:08:33,192] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_16_axi_wrapper
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper
[2024-07-24 12:08:33,192] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper/xgui/Thresholding_rtl_19_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_19_axi_wrapper
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2/xgui/StreamingFIFO_rtl_76_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_76_2
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9/xgui/StreamingDataWidthConverter_rtl_9_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_9
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26/xgui/StreamingFIFO_rtl_26_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_26
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83/xgui/StreamingFIFO_rtl_83_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_83
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13/xgui/MVAU_rtl_13_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_13
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75/xgui/StreamingFIFO_rtl_75_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_75
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91
[2024-07-24 12:08:33,193] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91/xgui/StreamingFIFO_rtl_91_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91/xgui
[2024-07-24 12:08:33,193] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_91
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5/xgui/MVAU_rtl_5_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_5
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23/xgui/StreamingFIFO_rtl_23_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_23
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8/xgui/MVAU_rtl_8_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_8
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44/xgui/StreamingFIFO_rtl_44_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_44
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84/xgui/StreamingFIFO_rtl_84_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_84
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22/xgui/StreamingFIFO_rtl_22_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_22
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2/xgui/StreamingFIFO_rtl_55_2_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2/xgui
[2024-07-24 12:08:33,194] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_55_2
[2024-07-24 12:08:33,194] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper/xgui/Thresholding_rtl_5_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_5_axi_wrapper
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3/xgui/StreamingFIFO_rtl_20_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_3
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86/xgui/StreamingFIFO_rtl_86_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_86
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17/xgui/StreamingFIFO_rtl_17_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_17
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui/StreamingFIFO_rtl_11_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_11
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1/xgui/StreamingFIFO_rtl_24_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_24_1
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19/xgui/StreamingFIFO_rtl_19_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19/xgui
[2024-07-24 12:08:33,195] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_19
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11
[2024-07-24 12:08:33,195] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11/xgui/MVAU_rtl_11_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_11
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4/xgui/StreamingFIFO_rtl_90_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_90_4
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13/xgui/ConvolutionInputGenerator_rtl_13_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_13
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper/xgui/Thresholding_rtl_9_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_9_axi_wrapper
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper/xgui/Thresholding_rtl_10_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_10_axi_wrapper
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39/xgui/StreamingFIFO_rtl_39_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_39
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50/xgui/StreamingFIFO_rtl_50_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50/xgui
[2024-07-24 12:08:33,196] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_50
[2024-07-24 12:08:33,196] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36/xgui/StreamingFIFO_rtl_36_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_36
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30/xgui/StreamingFIFO_rtl_30_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_30
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui/ConvolutionInputGenerator_rtl_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_0
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4/xgui/StreamingFIFO_rtl_20_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_20_4
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6/xgui/ConvolutionInputGenerator_rtl_6_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_6
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41/xgui/StreamingFIFO_rtl_41_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_41
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10/xgui/MVAU_rtl_10_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10/xgui
[2024-07-24 12:08:33,197] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_10
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61
[2024-07-24 12:08:33,197] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61/xgui/StreamingFIFO_rtl_61_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_61
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5/xgui/FMPadding_rtl_5_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_5
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8/xgui/ConvolutionInputGenerator_rtl_8_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_8
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57/xgui/StreamingFIFO_rtl_57_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_57
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7/xgui/StreamingDataWidthConverter_rtl_7_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_7
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper/xgui/Thresholding_rtl_26_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_26_axi_wrapper
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56/xgui/StreamingFIFO_rtl_56_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_56
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43
[2024-07-24 12:08:33,198] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43/xgui
[2024-07-24 12:08:33,198] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43/xgui/StreamingFIFO_rtl_43_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_43
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper/xgui/Thresholding_rtl_20_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_20_axi_wrapper
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12/xgui/ConvolutionInputGenerator_rtl_12_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_12
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77/xgui/StreamingFIFO_rtl_77_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_77
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9/xgui/FMPadding_rtl_9_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_9
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5/xgui/StreamingDataWidthConverter_rtl_5_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_5
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3/xgui/StreamingFIFO_rtl_69_3_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3/xgui
[2024-07-24 12:08:33,199] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_69_3
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2024-07-24 12:08:33,199] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui/StreamingFIFO_rtl_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_0
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui/StreamingFIFO_rtl_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_4
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui/StreamingDataWidthConverter_rtl_0_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingDataWidthConverter_rtl_0
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper/xgui/Thresholding_rtl_15_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_15_axi_wrapper
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74/xgui/StreamingFIFO_rtl_74_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_74
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97/xgui/StreamingFIFO_rtl_97_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_97
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25/xgui/StreamingFIFO_rtl_25_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_25
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63
[2024-07-24 12:08:33,200] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63/xgui
[2024-07-24 12:08:33,200] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63/xgui/StreamingFIFO_rtl_63_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_63
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7/xgui/FMPadding_rtl_7_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/FMPadding_rtl_7
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46/xgui/StreamingFIFO_rtl_46_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_46
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4/xgui/MVAU_rtl_4_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/MVAU_rtl_4
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper/xgui/Thresholding_rtl_2_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_2_axi_wrapper
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95/xgui/StreamingFIFO_rtl_95_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_95
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui/StreamingFIFO_rtl_7_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_7
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper
[2024-07-24 12:08:33,201] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper/xgui
[2024-07-24 12:08:33,201] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper/xgui/Thresholding_rtl_4_axi_wrapper_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper/xgui
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/Thresholding_rtl_4_axi_wrapper
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui/ConvolutionInputGenerator_rtl_1_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/xgui
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/ConvolutionInputGenerator_rtl_1
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82/xgui
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82/xgui/StreamingFIFO_rtl_82_v1_0.tcl -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82/xgui
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82/component.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/mref/StreamingFIFO_rtl_82
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth/finn_design.hwdef -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/synth
[2024-07-24 12:08:33,202] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2024-07-24 12:08:33,202] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff/finn_design.hwh -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hw_handoff
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/synth
[2024-07-24 12:08:33,203] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/synth/finn_design_fifo_16.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/synth
[2024-07-24 12:08:33,203] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/finn_design_fifo_16.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16
[2024-07-24 12:08:33,203] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/finn_design_fifo_16_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/sim
[2024-07-24 12:08:33,203] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/sim/finn_design_fifo_16.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_16/sim
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0
[2024-07-24 12:08:33,203] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/finn_design_StreamingFIFO_rtl_76_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0
[2024-07-24 12:08:33,203] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/synth/finn_design_StreamingFIFO_rtl_76_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/synth
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/sim/finn_design_StreamingFIFO_rtl_76_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_3_0/sim
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/finn_design_ConvolutionInputGenerator_rtl_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim/finn_design_ConvolutionInputGenerator_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_1_0/sim
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/finn_design_ConvolutionInputGenerator_rtl_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/synth/finn_design_ConvolutionInputGenerator_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/synth
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/sim/finn_design_ConvolutionInputGenerator_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_10_0/sim
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/synth/finn_design_Thresholding_rtl_28_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/synth
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/sim/finn_design_Thresholding_rtl_28_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0/finn_design_Thresholding_rtl_28_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_28_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/synth
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/synth/finn_design_MVAU_rtl_11_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/synth
[2024-07-24 12:08:33,204] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/sim
[2024-07-24 12:08:33,204] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/sim/finn_design_MVAU_rtl_11_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0/finn_design_MVAU_rtl_11_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_wstrm_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/synth/finn_design_StreamingFIFO_rtl_10_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/finn_design_StreamingFIFO_rtl_10_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/sim/finn_design_StreamingFIFO_rtl_10_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_2_0/sim
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/synth/finn_design_FMPadding_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/synth
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/sim/finn_design_FMPadding_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0/finn_design_FMPadding_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_4_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/synth/finn_design_StreamingFIFO_rtl_55_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/finn_design_StreamingFIFO_rtl_55_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/sim/finn_design_StreamingFIFO_rtl_55_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_2_0/sim
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/synth/finn_design_StreamingFIFO_rtl_72_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/synth
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/finn_design_StreamingFIFO_rtl_72_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/sim
[2024-07-24 12:08:33,205] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/sim/finn_design_StreamingFIFO_rtl_72_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_72_0/sim
[2024-07-24 12:08:33,205] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/synth/finn_design_StreamingFIFO_rtl_99_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/finn_design_StreamingFIFO_rtl_99_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/sim
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/sim/finn_design_StreamingFIFO_rtl_99_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_99_0/sim
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/synth/finn_design_fifo_6.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/finn_design_fifo_6_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/finn_design_fifo_6.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim/finn_design_fifo_6.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_6/sim
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/synth/finn_design_StreamingFIFO_rtl_78_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/finn_design_StreamingFIFO_rtl_78_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/sim
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/sim/finn_design_StreamingFIFO_rtl_78_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_78_0/sim
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/finn_design_StreamingFIFO_rtl_51_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/synth
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/synth/finn_design_StreamingFIFO_rtl_51_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/synth
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/sim
[2024-07-24 12:08:33,206] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/sim/finn_design_StreamingFIFO_rtl_51_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_51_0/sim
[2024-07-24 12:08:33,206] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/synth/finn_design_StreamingDataWidthConverter_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/finn_design_StreamingDataWidthConverter_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/sim
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/sim/finn_design_StreamingDataWidthConverter_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_5_0/sim
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/synth/finn_design_StreamingFIFO_rtl_35_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/finn_design_StreamingFIFO_rtl_35_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/sim
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/sim/finn_design_StreamingFIFO_rtl_35_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_35_0/sim
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/synth/finn_design_StreamingFIFO_rtl_15_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/finn_design_StreamingFIFO_rtl_15_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/sim
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/sim/finn_design_StreamingFIFO_rtl_15_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_15_0/sim
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/synth/finn_design_StreamingFIFO_rtl_79_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/finn_design_StreamingFIFO_rtl_79_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/sim
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/sim/finn_design_StreamingFIFO_rtl_79_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_79_0/sim
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/synth
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/synth/finn_design_VVAU_hls_8_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/synth
[2024-07-24 12:08:33,207] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/sim
[2024-07-24 12:08:33,207] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/sim/finn_design_VVAU_hls_8_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0/finn_design_VVAU_hls_8_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_wstrm_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/synth/finn_design_fifo_8.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/finn_design_fifo_8_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim/finn_design_fifo_8.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8/finn_design_fifo_8.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_8
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/synth/finn_design_Thresholding_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/synth
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/sim/finn_design_Thresholding_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0/finn_design_Thresholding_rtl_13_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_13_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/synth/finn_design_Thresholding_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/synth
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/sim/finn_design_Thresholding_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/sim
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0/finn_design_Thresholding_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_7_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0
[2024-07-24 12:08:33,208] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/synth/finn_design_MVAU_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/synth
[2024-07-24 12:08:33,208] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/finn_design_MVAU_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/sim/finn_design_MVAU_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_0/sim
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/finn_design_fifo_10.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/synth/finn_design_fifo_10.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/synth
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/sim/finn_design_fifo_10.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10/finn_design_fifo_10_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_10
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/synth/finn_design_StreamingFIFO_rtl_95_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/finn_design_StreamingFIFO_rtl_95_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/sim/finn_design_StreamingFIFO_rtl_95_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_95_0/sim
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/synth/finn_design_fifo_7.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/finn_design_fifo_7.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim/finn_design_fifo_7.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/sim
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7/finn_design_fifo_7_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_7
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0
[2024-07-24 12:08:33,209] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/synth
[2024-07-24 12:08:33,209] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/synth/finn_design_StreamingFIFO_rtl_27_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/finn_design_StreamingFIFO_rtl_27_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/sim
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/sim/finn_design_StreamingFIFO_rtl_27_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_27_0/sim
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/synth/finn_design_StreamingFIFO_rtl_23_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/synth
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/sim
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/sim/finn_design_StreamingFIFO_rtl_23_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/sim
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0/finn_design_StreamingFIFO_rtl_23_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_23_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/finn_design_StreamingDataWidthConverter_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/synth
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim/finn_design_StreamingDataWidthConverter_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_0_0/sim
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/finn_design_VVAU_hls_7_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/synth/finn_design_VVAU_hls_7_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/synth
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/sim
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/sim/finn_design_VVAU_hls_7_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_wstrm_0/sim
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/synth
[2024-07-24 12:08:33,210] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/finn_design_ConvolutionInputGenerator_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0
[2024-07-24 12:08:33,210] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim/finn_design_ConvolutionInputGenerator_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_0_0/sim
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth/finn_design_MVAU_rtl_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/finn_design_MVAU_rtl_0_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim/finn_design_MVAU_rtl_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_wstrm_0/sim
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/synth/finn_design_VVAU_hls_11_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/finn_design_VVAU_hls_11_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/sim
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/sim/finn_design_VVAU_hls_11_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_wstrm_0/sim
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/synth/finn_design_StreamingFIFO_rtl_58_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/finn_design_StreamingFIFO_rtl_58_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/sim
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/sim/finn_design_StreamingFIFO_rtl_58_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_58_0/sim
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/synth/finn_design_StreamingFIFO_rtl_85_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/synth
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/finn_design_StreamingFIFO_rtl_85_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/sim
[2024-07-24 12:08:33,211] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/sim/finn_design_StreamingFIFO_rtl_85_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_85_0/sim
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0
[2024-07-24 12:08:33,211] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/synth/finn_design_StreamingFIFO_rtl_71_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/synth
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/sim
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/sim/finn_design_StreamingFIFO_rtl_71_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/sim
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0/finn_design_StreamingFIFO_rtl_71_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_71_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/synth/finn_design_FMPadding_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/finn_design_FMPadding_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/sim
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/sim/finn_design_FMPadding_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_11_0/sim
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/synth/finn_design_StreamingFIFO_rtl_66_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/finn_design_StreamingFIFO_rtl_66_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/sim
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/sim/finn_design_StreamingFIFO_rtl_66_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_66_1_0/sim
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/synth/finn_design_StreamingFIFO_rtl_64_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/synth
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/finn_design_StreamingFIFO_rtl_64_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/sim
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/sim/finn_design_StreamingFIFO_rtl_64_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_64_0/sim
[2024-07-24 12:08:33,212] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0
[2024-07-24 12:08:33,212] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/finn_design_StreamingFIFO_rtl_55_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/synth/finn_design_StreamingFIFO_rtl_55_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/synth
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/sim
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/sim/finn_design_StreamingFIFO_rtl_55_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_55_3_0/sim
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/synth/finn_design_StreamingFIFO_rtl_32_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/finn_design_StreamingFIFO_rtl_32_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/sim
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/sim/finn_design_StreamingFIFO_rtl_32_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_32_0/sim
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/finn_design_Thresholding_rtl_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/synth/finn_design_Thresholding_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/synth
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/sim
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/sim/finn_design_Thresholding_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_6_0/sim
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/synth/finn_design_VVAU_hls_4_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/finn_design_VVAU_hls_4_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/sim
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/sim/finn_design_VVAU_hls_4_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_wstrm_0/sim
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0
[2024-07-24 12:08:33,213] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/synth/finn_design_MVAU_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/synth
[2024-07-24 12:08:33,213] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/finn_design_MVAU_rtl_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/sim
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/sim/finn_design_MVAU_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_0/sim
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/finn_design_MVAU_rtl_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/synth
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/synth/finn_design_MVAU_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/synth
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/sim
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/sim/finn_design_MVAU_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_0/sim
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/synth
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/synth/finn_design_fifo_27.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/synth
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/sim
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/sim/finn_design_fifo_27.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/sim
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/finn_design_fifo_27_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27/finn_design_fifo_27.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_27
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/synth
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/synth/finn_design_StreamingDataWidthConverter_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/synth
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/finn_design_StreamingDataWidthConverter_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/sim
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/sim/finn_design_StreamingDataWidthConverter_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_8_0/sim
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/synth
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/synth/finn_design_VVAU_hls_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/synth
[2024-07-24 12:08:33,214] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/constraints
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/constraints/VVAU_hls_8_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/constraints
[2024-07-24 12:08:33,214] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/finn_design_VVAU_hls_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/sim
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/sim/finn_design_VVAU_hls_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_8_0/sim
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/synth/finn_design_Thresholding_rtl_26_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/synth
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/sim
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/sim/finn_design_Thresholding_rtl_26_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/sim
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0/finn_design_Thresholding_rtl_26_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_26_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/synth/finn_design_ConvolutionInputGenerator_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/finn_design_ConvolutionInputGenerator_rtl_13_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/sim
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/sim/finn_design_ConvolutionInputGenerator_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_13_0/sim
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/finn_design_MVAU_rtl_3_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/synth/finn_design_MVAU_rtl_3_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/synth
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/sim
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/sim/finn_design_MVAU_rtl_3_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_wstrm_0/sim
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/finn_design_fifo_28.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28
[2024-07-24 12:08:33,215] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/synth/finn_design_fifo_28.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/synth
[2024-07-24 12:08:33,215] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/finn_design_fifo_28_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/sim
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/sim/finn_design_fifo_28.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_28/sim
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/synth/finn_design_StreamingDataWidthConverter_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/finn_design_StreamingDataWidthConverter_rtl_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/sim
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/sim/finn_design_StreamingDataWidthConverter_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_12_0/sim
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth/finn_design_fifo_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/finn_design_fifo_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim/finn_design_fifo_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_0/sim
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/synth/finn_design_VVAU_hls_9_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/finn_design_VVAU_hls_9_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/sim
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/sim/finn_design_VVAU_hls_9_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_wstrm_0/sim
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/finn_design_StreamingFIFO_rtl_67_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/synth
[2024-07-24 12:08:33,216] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/synth/finn_design_StreamingFIFO_rtl_67_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/synth
[2024-07-24 12:08:33,216] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/sim
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/sim/finn_design_StreamingFIFO_rtl_67_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_67_0/sim
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/synth/finn_design_fifo_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/finn_design_fifo_1_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim/finn_design_fifo_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_1/sim
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/synth/finn_design_fifo_15.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/finn_design_fifo_15_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/finn_design_fifo_15.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/sim
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/sim/finn_design_fifo_15.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_15/sim
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/synth/finn_design_StreamingFIFO_rtl_96_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/finn_design_StreamingFIFO_rtl_96_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/sim
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/sim/finn_design_StreamingFIFO_rtl_96_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_96_0/sim
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,217] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/synth/finn_design_VVAU_hls_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/synth
[2024-07-24 12:08:33,217] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/finn_design_VVAU_hls_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/constraints
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/constraints/VVAU_hls_6_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/constraints
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/sim
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/sim/finn_design_VVAU_hls_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_0/sim
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/finn_design_StreamingFIFO_rtl_6_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/synth
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/synth/finn_design_StreamingFIFO_rtl_6_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/synth
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/sim
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/sim/finn_design_StreamingFIFO_rtl_6_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_2_0/sim
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/synth
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/synth/finn_design_MVAU_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/synth
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/sim
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/sim/finn_design_MVAU_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/sim
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0/finn_design_MVAU_rtl_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/finn_design_StreamingFIFO_rtl_69_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/synth
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/synth/finn_design_StreamingFIFO_rtl_69_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/synth
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/sim
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/sim/finn_design_StreamingFIFO_rtl_69_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_3_0/sim
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth/finn_design_MVAU_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/synth
[2024-07-24 12:08:33,218] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints/MVAU_hls_0_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/constraints
[2024-07-24 12:08:33,218] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/finn_design_MVAU_hls_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0
[2024-07-24 12:08:33,219] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl
[2024-07-24 12:08:33,219] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,219] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,220] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,221] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_254_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,222] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,223] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,224] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,225] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,226] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.dat -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/hdl/verilog
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim/finn_design_MVAU_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_0/sim
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/synth
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/synth/finn_design_fifo_3.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/synth
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/finn_design_fifo_3.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim/finn_design_fifo_3.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3/finn_design_fifo_3_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_3
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/synth
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/synth/finn_design_Thresholding_rtl_18_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/synth
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/finn_design_Thresholding_rtl_18_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/sim/finn_design_Thresholding_rtl_18_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_18_0/sim
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/synth
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/synth/finn_design_StreamingDataWidthConverter_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/synth
[2024-07-24 12:08:33,227] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/sim/finn_design_StreamingDataWidthConverter_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/sim
[2024-07-24 12:08:33,227] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0/finn_design_StreamingDataWidthConverter_rtl_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_10_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/finn_design_StreamingFIFO_rtl_91_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/synth
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/synth/finn_design_StreamingFIFO_rtl_91_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/synth
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/sim
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/sim/finn_design_StreamingFIFO_rtl_91_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_91_0/sim
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/synth
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/synth/finn_design_Thresholding_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/synth
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/sim
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/sim/finn_design_Thresholding_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/sim
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0/finn_design_Thresholding_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_5_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/synth
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/synth/finn_design_ConvolutionInputGenerator_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/synth
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/finn_design_ConvolutionInputGenerator_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/sim
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/sim/finn_design_ConvolutionInputGenerator_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_8_0/sim
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/synth
[2024-07-24 12:08:33,228] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/synth/finn_design_GlobalAccPool_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/synth
[2024-07-24 12:08:33,228] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/constraints
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/constraints/GlobalAccPool_hls_0_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/constraints
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/finn_design_GlobalAccPool_hls_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/sim
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/sim/finn_design_GlobalAccPool_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_GlobalAccPool_hls_0_0/sim
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/synth
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/synth/finn_design_Thresholding_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/synth
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/finn_design_Thresholding_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/sim
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/sim/finn_design_Thresholding_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_11_0/sim
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/synth
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/synth/finn_design_VVAU_hls_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/synth
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/constraints
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/constraints/VVAU_hls_7_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/constraints
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/sim
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/sim/finn_design_VVAU_hls_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/sim
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0/finn_design_VVAU_hls_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_7_0
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/finn_design_fifo_29_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/synth
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/synth/finn_design_fifo_29.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/synth
[2024-07-24 12:08:33,229] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/finn_design_fifo_29.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29
[2024-07-24 12:08:33,229] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/sim/finn_design_fifo_29.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_29/sim
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/synth
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/synth/finn_design_Thresholding_rtl_22_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/synth
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/sim/finn_design_Thresholding_rtl_22_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0/finn_design_Thresholding_rtl_22_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_22_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/synth
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/synth/finn_design_FMPadding_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/synth
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/sim/finn_design_FMPadding_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0/finn_design_FMPadding_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_8_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/finn_design_StreamingFIFO_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth/finn_design_StreamingFIFO_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/synth
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim/finn_design_StreamingFIFO_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_7_0/sim
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/synth
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/synth/finn_design_StreamingFIFO_rtl_1_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/synth
[2024-07-24 12:08:33,230] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/sim/finn_design_StreamingFIFO_rtl_1_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/sim
[2024-07-24 12:08:33,230] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0/finn_design_StreamingFIFO_rtl_1_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_1_1_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/synth/finn_design_ConvolutionInputGenerator_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/finn_design_ConvolutionInputGenerator_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/sim/finn_design_ConvolutionInputGenerator_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_5_0/sim
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/synth/finn_design_ConvolutionInputGenerator_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/synth
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/sim/finn_design_ConvolutionInputGenerator_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0/finn_design_ConvolutionInputGenerator_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_11_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/synth/finn_design_Thresholding_rtl_14_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/synth
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/sim/finn_design_Thresholding_rtl_14_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0/finn_design_Thresholding_rtl_14_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_14_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/synth/finn_design_StreamingFIFO_rtl_44_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/synth
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/finn_design_StreamingFIFO_rtl_44_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/sim
[2024-07-24 12:08:33,231] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/sim/finn_design_StreamingFIFO_rtl_44_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_44_0/sim
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0
[2024-07-24 12:08:33,231] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/synth/finn_design_Thresholding_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/synth
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/sim/finn_design_Thresholding_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0/finn_design_Thresholding_rtl_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_1_0
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/synth/finn_design_MVAU_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/synth
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/sim/finn_design_MVAU_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0/finn_design_MVAU_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_0
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/synth/finn_design_StreamingFIFO_rtl_31_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/finn_design_StreamingFIFO_rtl_31_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/sim/finn_design_StreamingFIFO_rtl_31_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_31_0/sim
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/synth/finn_design_fifo_5.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/synth
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/finn_design_fifo_5.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/finn_design_fifo_5_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim/finn_design_fifo_5.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_5/sim
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34
[2024-07-24 12:08:33,232] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/finn_design_fifo_34_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34
[2024-07-24 12:08:33,232] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/synth/finn_design_fifo_34.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/finn_design_fifo_34.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/sim
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/sim/finn_design_fifo_34.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_34/sim
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth/finn_design_FMPadding_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/finn_design_FMPadding_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/sim
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/sim/finn_design_FMPadding_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_0_0/sim
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/finn_design_Thresholding_rtl_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/synth/finn_design_Thresholding_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/synth
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/sim
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/sim/finn_design_Thresholding_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_2_0/sim
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/synth/finn_design_StreamingFIFO_rtl_88_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/finn_design_StreamingFIFO_rtl_88_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/sim
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/sim/finn_design_StreamingFIFO_rtl_88_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_88_0/sim
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/finn_design_StreamingFIFO_rtl_24_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0
[2024-07-24 12:08:33,233] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/synth
[2024-07-24 12:08:33,233] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/synth/finn_design_StreamingFIFO_rtl_24_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/synth
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/sim/finn_design_StreamingFIFO_rtl_24_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_0_0/sim
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/synth/finn_design_StreamingDataWidthConverter_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/finn_design_StreamingDataWidthConverter_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/sim/finn_design_StreamingDataWidthConverter_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_11_0/sim
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/synth/finn_design_MVAU_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/synth
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/sim/finn_design_MVAU_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0/finn_design_MVAU_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_11_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/synth/finn_design_StreamingFIFO_rtl_98_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/finn_design_StreamingFIFO_rtl_98_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/sim/finn_design_StreamingFIFO_rtl_98_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_98_0/sim
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/synth
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/synth/finn_design_StreamingFIFO_rtl_36_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/synth
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/sim/finn_design_StreamingFIFO_rtl_36_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/sim
[2024-07-24 12:08:33,234] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0/finn_design_StreamingFIFO_rtl_36_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_36_0
[2024-07-24 12:08:33,234] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/synth/finn_design_Thresholding_rtl_21_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/finn_design_Thresholding_rtl_21_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/sim
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/sim/finn_design_Thresholding_rtl_21_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_21_0/sim
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/synth/finn_design_StreamingFIFO_rtl_34_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/finn_design_StreamingFIFO_rtl_34_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/sim
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/sim/finn_design_StreamingFIFO_rtl_34_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_34_1_0/sim
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/synth/finn_design_fifo_2.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/finn_design_fifo_2_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/finn_design_fifo_2.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim/finn_design_fifo_2.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_2/sim
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/synth/finn_design_FMPadding_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/synth
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/finn_design_FMPadding_rtl_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0
[2024-07-24 12:08:33,235] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/sim
[2024-07-24 12:08:33,235] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/sim/finn_design_FMPadding_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_6_0/sim
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/synth/finn_design_VVAU_hls_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/synth
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/constraints
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/constraints/VVAU_hls_2_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/constraints
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/finn_design_VVAU_hls_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/sim
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/sim/finn_design_VVAU_hls_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_0/sim
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/synth/finn_design_StreamingFIFO_rtl_100_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/finn_design_StreamingFIFO_rtl_100_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/sim
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/sim/finn_design_StreamingFIFO_rtl_100_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_100_0/sim
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/synth/finn_design_fifo_21.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/finn_design_fifo_21_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/finn_design_fifo_21.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/sim
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/sim/finn_design_fifo_21.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_21/sim
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17
[2024-07-24 12:08:33,236] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/synth/finn_design_fifo_17.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/synth
[2024-07-24 12:08:33,236] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/finn_design_fifo_17.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/sim/finn_design_fifo_17.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17/finn_design_fifo_17_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_17
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/finn_design_VVAU_hls_10_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/synth
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/synth/finn_design_VVAU_hls_10_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/synth
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/sim/finn_design_VVAU_hls_10_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_wstrm_0/sim
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/finn_design_StreamingFIFO_rtl_94_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/synth
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/synth/finn_design_StreamingFIFO_rtl_94_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/synth
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/sim/finn_design_StreamingFIFO_rtl_94_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_94_1_0/sim
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/synth
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/synth/finn_design_Thresholding_rtl_27_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/synth
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/sim/finn_design_Thresholding_rtl_27_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0/finn_design_Thresholding_rtl_27_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_27_0
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/finn_design_StreamingFIFO_rtl_90_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/synth
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/synth/finn_design_StreamingFIFO_rtl_90_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/synth
[2024-07-24 12:08:33,237] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/sim
[2024-07-24 12:08:33,237] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/sim/finn_design_StreamingFIFO_rtl_90_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_4_0/sim
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/synth/finn_design_MVAU_rtl_5_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/finn_design_MVAU_rtl_5_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/sim
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/sim/finn_design_MVAU_rtl_5_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_5_wstrm_0/sim
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/synth/finn_design_StreamingFIFO_rtl_26_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/synth
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/sim
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/sim/finn_design_StreamingFIFO_rtl_26_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/sim
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0/finn_design_StreamingFIFO_rtl_26_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_26_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/synth/finn_design_MVAU_rtl_9_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/finn_design_MVAU_rtl_9_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/sim
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/sim/finn_design_MVAU_rtl_9_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_wstrm_0/sim
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/synth/finn_design_FMPadding_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/synth
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/finn_design_FMPadding_rtl_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/sim
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/sim/finn_design_FMPadding_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_3_0/sim
[2024-07-24 12:08:33,238] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,238] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/finn_design_MVAU_rtl_13_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/synth/finn_design_MVAU_rtl_13_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/synth
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/sim
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/sim/finn_design_MVAU_rtl_13_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_wstrm_0/sim
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/synth/finn_design_StreamingFIFO_rtl_61_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/finn_design_StreamingFIFO_rtl_61_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/sim
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/sim/finn_design_StreamingFIFO_rtl_61_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_61_0/sim
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/synth/finn_design_Thresholding_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/finn_design_Thresholding_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/sim
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/sim/finn_design_Thresholding_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_8_0/sim
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/synth/finn_design_FMPadding_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/finn_design_FMPadding_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/sim
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/sim/finn_design_FMPadding_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_9_0/sim
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0
[2024-07-24 12:08:33,239] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/synth/finn_design_StreamingFIFO_rtl_77_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/synth
[2024-07-24 12:08:33,239] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/finn_design_StreamingFIFO_rtl_77_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/sim/finn_design_StreamingFIFO_rtl_77_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_77_0/sim
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/synth/finn_design_Thresholding_rtl_23_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/synth
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/sim/finn_design_Thresholding_rtl_23_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0/finn_design_Thresholding_rtl_23_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_23_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/synth/finn_design_StreamingFIFO_rtl_75_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/finn_design_StreamingFIFO_rtl_75_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/sim/finn_design_StreamingFIFO_rtl_75_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_75_0/sim
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/synth/finn_design_FMPadding_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/synth
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/sim/finn_design_FMPadding_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0/finn_design_FMPadding_rtl_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_2_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/synth/finn_design_MVAU_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/synth
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/finn_design_MVAU_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0
[2024-07-24 12:08:33,240] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/sim
[2024-07-24 12:08:33,240] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/sim/finn_design_MVAU_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_0/sim
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/finn_design_fifo_18_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/synth/finn_design_fifo_18.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/finn_design_fifo_18.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/sim
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/sim/finn_design_fifo_18.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_18/sim
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/synth/finn_design_StreamingFIFO_rtl_97_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/synth
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/sim
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/sim/finn_design_StreamingFIFO_rtl_97_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/sim
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0/finn_design_StreamingFIFO_rtl_97_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_97_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/synth/finn_design_VVAU_hls_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/synth
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/constraints
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/constraints/VVAU_hls_4_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/constraints
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/sim
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/sim/finn_design_VVAU_hls_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/sim
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0/finn_design_VVAU_hls_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_4_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/synth/finn_design_FMPadding_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/synth
[2024-07-24 12:08:33,241] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/finn_design_FMPadding_rtl_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0
[2024-07-24 12:08:33,241] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/sim
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/sim/finn_design_FMPadding_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_10_0/sim
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/synth/finn_design_Thresholding_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/finn_design_Thresholding_rtl_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/sim
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/sim/finn_design_Thresholding_rtl_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_10_0/sim
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/synth/finn_design_StreamingFIFO_rtl_10_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/finn_design_StreamingFIFO_rtl_10_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/sim
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/sim/finn_design_StreamingFIFO_rtl_10_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_10_3_0/sim
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/synth/finn_design_FMPadding_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/finn_design_FMPadding_rtl_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/sim
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/sim/finn_design_FMPadding_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_1_0/sim
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/finn_design_StreamingFIFO_rtl_40_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/synth
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/synth/finn_design_StreamingFIFO_rtl_40_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/synth
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/sim
[2024-07-24 12:08:33,242] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/sim/finn_design_StreamingFIFO_rtl_40_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_40_0/sim
[2024-07-24 12:08:33,242] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/synth/finn_design_StreamingFIFO_rtl_48_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/finn_design_StreamingFIFO_rtl_48_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/sim
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/sim/finn_design_StreamingFIFO_rtl_48_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_3_0/sim
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/finn_design_StreamingFIFO_rtl_81_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/synth/finn_design_StreamingFIFO_rtl_81_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/synth
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/sim
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/sim/finn_design_StreamingFIFO_rtl_81_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_81_0/sim
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/synth/finn_design_StreamingDataWidthConverter_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/finn_design_StreamingDataWidthConverter_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/sim
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/sim/finn_design_StreamingDataWidthConverter_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_9_0/sim
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/synth/finn_design_fifo_9.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/finn_design_fifo_9.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/finn_design_fifo_9_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/sim
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/sim/finn_design_fifo_9.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_9/sim
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0
[2024-07-24 12:08:33,243] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/synth
[2024-07-24 12:08:33,243] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/synth/finn_design_FMPadding_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/synth
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/finn_design_FMPadding_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/sim
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/sim/finn_design_FMPadding_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_5_0/sim
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/finn_design_StreamingFIFO_rtl_89_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/synth
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/synth/finn_design_StreamingFIFO_rtl_89_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/synth
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/sim
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/sim/finn_design_StreamingFIFO_rtl_89_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_89_0/sim
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/finn_design_StreamingFIFO_rtl_62_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/synth
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/synth/finn_design_StreamingFIFO_rtl_62_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/synth
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/sim
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/sim/finn_design_StreamingFIFO_rtl_62_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_3_0/sim
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/finn_design_StreamingFIFO_rtl_13_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth/finn_design_StreamingFIFO_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/synth
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim/finn_design_StreamingFIFO_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_13_0/sim
[2024-07-24 12:08:33,244] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,244] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/finn_design_VVAU_hls_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/synth
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/synth/finn_design_VVAU_hls_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/synth
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/constraints
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/constraints/VVAU_hls_1_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/constraints
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/sim/finn_design_VVAU_hls_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_0/sim
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/finn_design_fifo_22_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/synth
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/synth/finn_design_fifo_22.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/synth
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/sim/finn_design_fifo_22.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22/finn_design_fifo_22.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_22
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/synth
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/synth/finn_design_Thresholding_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/synth
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/sim/finn_design_Thresholding_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0/finn_design_Thresholding_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_9_0
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/synth
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/synth/finn_design_StreamingFIFO_rtl_60_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/synth
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/finn_design_StreamingFIFO_rtl_60_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0
[2024-07-24 12:08:33,245] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/sim
[2024-07-24 12:08:33,245] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/sim/finn_design_StreamingFIFO_rtl_60_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_60_0/sim
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/synth/finn_design_MVAU_rtl_1_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/finn_design_MVAU_rtl_1_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/sim
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/sim/finn_design_MVAU_rtl_1_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_wstrm_0/sim
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/synth/finn_design_StreamingFIFO_rtl_69_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/synth
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/sim
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/sim/finn_design_StreamingFIFO_rtl_69_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/sim
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0/finn_design_StreamingFIFO_rtl_69_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_69_2_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/finn_design_Thresholding_rtl_17_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/synth/finn_design_Thresholding_rtl_17_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/synth
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/sim
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/sim/finn_design_Thresholding_rtl_17_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_17_0/sim
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/synth/finn_design_StreamingFIFO_rtl_39_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/synth
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/finn_design_StreamingFIFO_rtl_39_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/sim
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/sim/finn_design_StreamingFIFO_rtl_39_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_39_0/sim
[2024-07-24 12:08:33,246] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0
[2024-07-24 12:08:33,246] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/finn_design_Thresholding_rtl_15_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/synth/finn_design_Thresholding_rtl_15_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/synth
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/sim
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/sim/finn_design_Thresholding_rtl_15_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_15_0/sim
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/finn_design_StreamingFIFO_rtl_90_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/synth/finn_design_StreamingFIFO_rtl_90_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/synth
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/sim
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/sim/finn_design_StreamingFIFO_rtl_90_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_90_3_0/sim
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/synth/finn_design_FMPadding_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/finn_design_FMPadding_rtl_13_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/sim
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/sim/finn_design_FMPadding_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_13_0/sim
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/synth/finn_design_Thresholding_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/synth
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/sim
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/sim/finn_design_Thresholding_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/sim
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0/finn_design_Thresholding_rtl_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_3_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0
[2024-07-24 12:08:33,247] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/synth/finn_design_StreamingFIFO_rtl_83_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/synth
[2024-07-24 12:08:33,247] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/finn_design_StreamingFIFO_rtl_83_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/sim/finn_design_StreamingFIFO_rtl_83_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_83_0/sim
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/finn_design_StreamingFIFO_rtl_84_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/synth/finn_design_StreamingFIFO_rtl_84_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/synth
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/sim/finn_design_StreamingFIFO_rtl_84_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_84_0/sim
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/synth/finn_design_StreamingFIFO_rtl_63_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/finn_design_StreamingFIFO_rtl_63_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/sim/finn_design_StreamingFIFO_rtl_63_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_63_0/sim
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/synth/finn_design_StreamingFIFO_rtl_45_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/finn_design_StreamingFIFO_rtl_45_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/sim/finn_design_StreamingFIFO_rtl_45_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_45_0/sim
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/synth
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/synth/finn_design_MVAU_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/synth
[2024-07-24 12:08:33,248] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/sim/finn_design_MVAU_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/sim
[2024-07-24 12:08:33,248] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0/finn_design_MVAU_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_9_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/synth/finn_design_ConvolutionInputGenerator_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/synth
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim/finn_design_ConvolutionInputGenerator_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0/finn_design_ConvolutionInputGenerator_rtl_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_3_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/synth/finn_design_ConvolutionInputGenerator_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/finn_design_ConvolutionInputGenerator_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim/finn_design_ConvolutionInputGenerator_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_4_0/sim
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/synth/finn_design_StreamingFIFO_rtl_17_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/finn_design_StreamingFIFO_rtl_17_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/sim/finn_design_StreamingFIFO_rtl_17_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_17_0/sim
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/synth
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/synth/finn_design_StreamingFIFO_rtl_56_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/synth
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/sim/finn_design_StreamingFIFO_rtl_56_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/sim
[2024-07-24 12:08:33,249] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0/finn_design_StreamingFIFO_rtl_56_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_56_0
[2024-07-24 12:08:33,249] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth/finn_design_StreamingFIFO_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/synth
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim/finn_design_StreamingFIFO_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/sim
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0/finn_design_StreamingFIFO_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_4_0
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/finn_design_fifo_19_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/synth/finn_design_fifo_19.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/finn_design_fifo_19.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/sim
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/sim/finn_design_fifo_19.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_19/sim
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/synth/finn_design_StreamingFIFO_rtl_22_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/finn_design_StreamingFIFO_rtl_22_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/sim
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/sim/finn_design_StreamingFIFO_rtl_22_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_22_0/sim
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/finn_design_fifo_25_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/synth/finn_design_fifo_25.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/synth
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/finn_design_fifo_25.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/sim
[2024-07-24 12:08:33,250] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/sim/finn_design_fifo_25.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_25/sim
[2024-07-24 12:08:33,250] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/synth/finn_design_StreamingFIFO_rtl_53_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/synth
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/sim/finn_design_StreamingFIFO_rtl_53_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0/finn_design_StreamingFIFO_rtl_53_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_53_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/synth/finn_design_StreamingFIFO_rtl_37_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/finn_design_StreamingFIFO_rtl_37_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/sim/finn_design_StreamingFIFO_rtl_37_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_37_0/sim
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/synth/finn_design_StreamingFIFO_rtl_48_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/finn_design_StreamingFIFO_rtl_48_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/sim/finn_design_StreamingFIFO_rtl_48_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_48_2_0/sim
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/synth/finn_design_StreamingFIFO_rtl_18_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/synth
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/sim/finn_design_StreamingFIFO_rtl_18_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/sim
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0/finn_design_StreamingFIFO_rtl_18_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_18_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,251] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth/finn_design_LabelSelect_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/synth
[2024-07-24 12:08:33,251] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/finn_design_LabelSelect_hls_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints/LabelSelect_hls_0_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/constraints
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim/finn_design_LabelSelect_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_LabelSelect_hls_0_0/sim
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/synth
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/synth/finn_design_VVAU_hls_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/synth
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/constraints
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/constraints/VVAU_hls_3_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/constraints
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/finn_design_VVAU_hls_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/sim
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/sim/finn_design_VVAU_hls_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_0/sim
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/finn_design_VVAU_hls_10_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/synth
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/synth/finn_design_VVAU_hls_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/synth
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/constraints
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/constraints/VVAU_hls_10_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/constraints
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/sim
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/sim/finn_design_VVAU_hls_10_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_10_0/sim
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/finn_design_fifo_12.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/synth
[2024-07-24 12:08:33,252] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/synth/finn_design_fifo_12.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/synth
[2024-07-24 12:08:33,252] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/sim/finn_design_fifo_12.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12/finn_design_fifo_12_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_12
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/finn_design_StreamingFIFO_rtl_2_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/synth/finn_design_StreamingFIFO_rtl_2_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/synth
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/sim/finn_design_StreamingFIFO_rtl_2_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_3_0/sim
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth/finn_design_StreamingFIFO_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/finn_design_StreamingFIFO_rtl_8_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim/finn_design_StreamingFIFO_rtl_8_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_8_0/sim
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/synth/finn_design_StreamingFIFO_rtl_33_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/finn_design_StreamingFIFO_rtl_33_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/sim/finn_design_StreamingFIFO_rtl_33_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_33_0/sim
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/synth
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/synth/finn_design_StreamingFIFO_rtl_42_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/synth
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/sim/finn_design_StreamingFIFO_rtl_42_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/sim
[2024-07-24 12:08:33,253] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0/finn_design_StreamingFIFO_rtl_42_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_42_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2024-07-24 12:08:33,253] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth/finn_design_Thresholding_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/synth
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim/finn_design_Thresholding_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/sim
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0/finn_design_Thresholding_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_0_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/synth/finn_design_StreamingFIFO_rtl_2_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/finn_design_StreamingFIFO_rtl_2_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/sim
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/sim/finn_design_StreamingFIFO_rtl_2_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_2_2_0/sim
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/finn_design_MVAU_rtl_6_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/synth/finn_design_MVAU_rtl_6_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/synth
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/sim
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/sim/finn_design_MVAU_rtl_6_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_wstrm_0/sim
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/synth/finn_design_ConvolutionInputGenerator_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/finn_design_ConvolutionInputGenerator_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/sim
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/sim/finn_design_ConvolutionInputGenerator_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_7_0/sim
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0
[2024-07-24 12:08:33,254] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/synth/finn_design_Thresholding_rtl_20_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/synth
[2024-07-24 12:08:33,254] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/finn_design_Thresholding_rtl_20_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/sim
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/sim/finn_design_Thresholding_rtl_20_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_20_0/sim
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/synth/finn_design_StreamingFIFO_rtl_29_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/finn_design_StreamingFIFO_rtl_29_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/sim
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/sim/finn_design_StreamingFIFO_rtl_29_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_29_0/sim
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/finn_design_StreamingFIFO_rtl_28_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/synth/finn_design_StreamingFIFO_rtl_28_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/synth
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/sim
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/sim/finn_design_StreamingFIFO_rtl_28_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_28_0/sim
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/synth/finn_design_VVAU_hls_5_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/finn_design_VVAU_hls_5_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/sim
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/sim/finn_design_VVAU_hls_5_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_wstrm_0/sim
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/finn_design_Thresholding_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/synth
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/synth/finn_design_Thresholding_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/synth
[2024-07-24 12:08:33,255] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/sim
[2024-07-24 12:08:33,255] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/sim/finn_design_Thresholding_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_4_0/sim
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/synth/finn_design_MVAU_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/finn_design_MVAU_rtl_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/sim
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/sim/finn_design_MVAU_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_1_0/sim
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/synth/finn_design_VVAU_hls_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/finn_design_VVAU_hls_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/constraints
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/constraints/VVAU_hls_11_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/constraints
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/sim
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/sim/finn_design_VVAU_hls_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_11_0/sim
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/finn_design_StreamingFIFO_rtl_50_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/synth/finn_design_StreamingFIFO_rtl_50_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/synth
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/sim
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/sim/finn_design_StreamingFIFO_rtl_50_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_50_0/sim
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/synth
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/synth/finn_design_Thresholding_rtl_19_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/synth
[2024-07-24 12:08:33,256] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/sim
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/sim/finn_design_Thresholding_rtl_19_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/sim
[2024-07-24 12:08:33,256] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0/finn_design_Thresholding_rtl_19_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_19_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/synth/finn_design_StreamingFIFO_rtl_43_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/finn_design_StreamingFIFO_rtl_43_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/sim
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/sim/finn_design_StreamingFIFO_rtl_43_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_43_0/sim
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/synth/finn_design_VVAU_hls_2_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/finn_design_VVAU_hls_2_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/sim
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/sim/finn_design_VVAU_hls_2_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_2_wstrm_0/sim
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/finn_design_ConvolutionInputGenerator_rtl_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/synth/finn_design_ConvolutionInputGenerator_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/synth
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/sim
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/sim/finn_design_ConvolutionInputGenerator_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_6_0/sim
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/synth/finn_design_StreamingFIFO_rtl_65_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/synth
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/sim
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/sim/finn_design_StreamingFIFO_rtl_65_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/sim
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0/finn_design_StreamingFIFO_rtl_65_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_65_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,257] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/synth
[2024-07-24 12:08:33,257] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/synth/finn_design_MVAU_rtl_7_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/synth
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/finn_design_MVAU_rtl_7_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/sim
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/sim/finn_design_MVAU_rtl_7_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_7_wstrm_0/sim
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/synth
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/synth/finn_design_fifo_14.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/synth
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/sim
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/sim/finn_design_fifo_14.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/sim
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/finn_design_fifo_14_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14/finn_design_fifo_14.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_14
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/finn_design_StreamingFIFO_rtl_11_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth/finn_design_StreamingFIFO_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/synth
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim/finn_design_StreamingFIFO_rtl_11_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_11_0/sim
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/synth
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/synth/finn_design_VVAU_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/synth
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/finn_design_VVAU_hls_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/constraints
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/constraints/VVAU_hls_0_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/constraints
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/sim
[2024-07-24 12:08:33,258] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/sim/finn_design_VVAU_hls_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_0/sim
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0
[2024-07-24 12:08:33,258] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/synth/finn_design_MVAU_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/synth
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/sim/finn_design_MVAU_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0/finn_design_MVAU_rtl_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_3_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/finn_design_MVAU_rtl_2_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/synth/finn_design_MVAU_rtl_2_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/synth
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/sim/finn_design_MVAU_rtl_2_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_2_wstrm_0/sim
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/synth/finn_design_StreamingFIFO_rtl_73_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/finn_design_StreamingFIFO_rtl_73_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/sim/finn_design_StreamingFIFO_rtl_73_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_73_1_0/sim
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth/finn_design_StreamingFIFO_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/synth
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim/finn_design_StreamingFIFO_rtl_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/sim
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0/finn_design_StreamingFIFO_rtl_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_5_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/synth
[2024-07-24 12:08:33,259] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/synth/finn_design_StreamingFIFO_rtl_49_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/synth
[2024-07-24 12:08:33,259] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/sim/finn_design_StreamingFIFO_rtl_49_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0/finn_design_StreamingFIFO_rtl_49_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_49_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/synth/finn_design_Thresholding_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/synth
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/sim/finn_design_Thresholding_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0/finn_design_Thresholding_rtl_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_12_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/synth/finn_design_StreamingDataWidthConverter_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/finn_design_StreamingDataWidthConverter_rtl_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/sim/finn_design_StreamingDataWidthConverter_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_6_0/sim
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/synth/finn_design_StreamingFIFO_rtl_74_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/synth
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/sim/finn_design_StreamingFIFO_rtl_74_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/sim
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0/finn_design_StreamingFIFO_rtl_74_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_74_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth/finn_design_StreamingFIFO_rtl_14_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/synth
[2024-07-24 12:08:33,260] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/finn_design_StreamingFIFO_rtl_14_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0
[2024-07-24 12:08:33,260] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim/finn_design_StreamingFIFO_rtl_14_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_14_0/sim
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/synth/finn_design_StreamingFIFO_rtl_86_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/finn_design_StreamingFIFO_rtl_86_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/sim/finn_design_StreamingFIFO_rtl_86_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_86_0/sim
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/synth
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim/finn_design_StreamingDataWidthConverter_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0/finn_design_StreamingDataWidthConverter_rtl_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_2_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/finn_design_StreamingFIFO_rtl_12_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/synth/finn_design_StreamingFIFO_rtl_12_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/synth
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/sim/finn_design_StreamingFIFO_rtl_12_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_0_0/sim
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/synth/finn_design_StreamingFIFO_rtl_52_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/synth
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/finn_design_StreamingFIFO_rtl_52_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/sim
[2024-07-24 12:08:33,261] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/sim/finn_design_StreamingFIFO_rtl_52_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_52_1_0/sim
[2024-07-24 12:08:33,261] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/synth/finn_design_StreamingFIFO_rtl_82_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/finn_design_StreamingFIFO_rtl_82_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/sim
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/sim/finn_design_StreamingFIFO_rtl_82_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_82_0/sim
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/synth
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim/finn_design_StreamingDataWidthConverter_rtl_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/sim
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0/finn_design_StreamingDataWidthConverter_rtl_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_3_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/synth/finn_design_StreamingDataWidthConverter_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/finn_design_StreamingDataWidthConverter_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/sim
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/sim/finn_design_StreamingDataWidthConverter_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_4_0/sim
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/synth/finn_design_StreamingFIFO_rtl_70_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/finn_design_StreamingFIFO_rtl_70_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/sim
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/sim/finn_design_StreamingFIFO_rtl_70_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_70_0/sim
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0
[2024-07-24 12:08:33,262] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/synth/finn_design_StreamingFIFO_rtl_12_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/synth
[2024-07-24 12:08:33,262] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/finn_design_StreamingFIFO_rtl_12_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/sim/finn_design_StreamingFIFO_rtl_12_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_12_1_0/sim
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/synth/finn_design_StreamingFIFO_rtl_76_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/finn_design_StreamingFIFO_rtl_76_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/sim/finn_design_StreamingFIFO_rtl_76_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_76_2_0/sim
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/synth/finn_design_Thresholding_rtl_16_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/finn_design_Thresholding_rtl_16_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/sim/finn_design_Thresholding_rtl_16_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_16_0/sim
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/synth/finn_design_StreamingFIFO_rtl_47_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/synth
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/sim/finn_design_StreamingFIFO_rtl_47_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0/finn_design_StreamingFIFO_rtl_47_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_47_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/finn_design_VVAU_hls_6_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/synth
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/synth/finn_design_VVAU_hls_6_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/synth
[2024-07-24 12:08:33,263] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/sim
[2024-07-24 12:08:33,263] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/sim/finn_design_VVAU_hls_6_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_6_wstrm_0/sim
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/synth/finn_design_FMPadding_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/finn_design_FMPadding_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/sim
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/sim/finn_design_FMPadding_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_7_0/sim
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/synth/finn_design_StreamingDataWidthConverter_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/synth
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/sim
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/sim/finn_design_StreamingDataWidthConverter_rtl_7_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/sim
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0/finn_design_StreamingDataWidthConverter_rtl_7_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_7_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/finn_design_StreamingFIFO_rtl_59_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/synth/finn_design_StreamingFIFO_rtl_59_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/synth
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/sim
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/sim/finn_design_StreamingFIFO_rtl_59_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_59_1_0/sim
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/finn_design_StreamingFIFO_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth/finn_design_StreamingFIFO_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/synth
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim/finn_design_StreamingFIFO_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_0_0/sim
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13
[2024-07-24 12:08:33,264] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/synth
[2024-07-24 12:08:33,264] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/synth/finn_design_fifo_13.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/finn_design_fifo_13.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/sim/finn_design_fifo_13.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13/finn_design_fifo_13_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_13
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/synth/finn_design_VVAU_hls_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/synth
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/constraints
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/constraints/VVAU_hls_9_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/constraints
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/sim/finn_design_VVAU_hls_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0/finn_design_VVAU_hls_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_9_0
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/finn_design_fifo_20.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/synth/finn_design_fifo_20.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/finn_design_fifo_20_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/sim/finn_design_fifo_20.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_20/sim
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/synth/finn_design_StreamingFIFO_rtl_30_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/synth
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/finn_design_StreamingFIFO_rtl_30_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0
[2024-07-24 12:08:33,265] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/sim
[2024-07-24 12:08:33,265] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/sim/finn_design_StreamingFIFO_rtl_30_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_30_0/sim
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/finn_design_fifo_32.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/synth/finn_design_fifo_32.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/finn_design_fifo_32_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/sim
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/sim/finn_design_fifo_32.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_32/sim
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth/finn_design_MVAU_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/synth
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim/finn_design_MVAU_rtl_0_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/sim
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0/finn_design_MVAU_rtl_0_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_0_0
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/synth/finn_design_MVAU_rtl_10_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/finn_design_MVAU_rtl_10_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/sim
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/sim/finn_design_MVAU_rtl_10_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_10_wstrm_0/sim
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/synth/finn_design_fifo_11.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/synth
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/finn_design_fifo_11.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11
[2024-07-24 12:08:33,266] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/sim
[2024-07-24 12:08:33,266] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/sim/finn_design_fifo_11.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11/finn_design_fifo_11_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_11
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/synth/finn_design_VVAU_hls_12_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/synth
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/sim/finn_design_VVAU_hls_12_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0/finn_design_VVAU_hls_12_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_wstrm_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/finn_design_ConvolutionInputGenerator_rtl_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim/finn_design_ConvolutionInputGenerator_rtl_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_2_0/sim
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/synth/finn_design_StreamingFIFO_rtl_20_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/finn_design_StreamingFIFO_rtl_20_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/sim/finn_design_StreamingFIFO_rtl_20_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_3_0/sim
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/finn_design_StreamingFIFO_rtl_20_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/synth
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/synth/finn_design_StreamingFIFO_rtl_20_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/synth
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/sim
[2024-07-24 12:08:33,267] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/sim/finn_design_StreamingFIFO_rtl_20_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_20_4_0/sim
[2024-07-24 12:08:33,267] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth/finn_design_StreamingFIFO_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/finn_design_StreamingFIFO_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim/finn_design_StreamingFIFO_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_9_0/sim
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/finn_design_StreamingFIFO_rtl_93_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/synth/finn_design_StreamingFIFO_rtl_93_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/synth
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/sim/finn_design_StreamingFIFO_rtl_93_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_93_0/sim
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/synth/finn_design_fifo_26.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/finn_design_fifo_26.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/sim/finn_design_fifo_26.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26/finn_design_fifo_26_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_26
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/synth
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/synth/finn_design_MVAU_rtl_4_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/synth
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/sim/finn_design_MVAU_rtl_4_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/sim
[2024-07-24 12:08:33,268] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0/finn_design_MVAU_rtl_4_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_wstrm_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0
[2024-07-24 12:08:33,268] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/synth/finn_design_StreamingFIFO_rtl_62_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/synth
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/sim/finn_design_StreamingFIFO_rtl_62_2_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0/finn_design_StreamingFIFO_rtl_62_2_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_62_2_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/synth/finn_design_VVAU_hls_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/finn_design_VVAU_hls_0_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/sim/finn_design_VVAU_hls_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_0_wstrm_0/sim
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/synth/finn_design_MVAU_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/finn_design_MVAU_rtl_4_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/sim/finn_design_MVAU_rtl_4_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_4_0/sim
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/synth/finn_design_ConvolutionInputGenerator_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/synth
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/sim/finn_design_ConvolutionInputGenerator_rtl_9_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/sim
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0/finn_design_ConvolutionInputGenerator_rtl_9_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_9_0
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/finn_design_fifo_31.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31
[2024-07-24 12:08:33,269] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/synth
[2024-07-24 12:08:33,269] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/synth/finn_design_fifo_31.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/finn_design_fifo_31_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/sim/finn_design_fifo_31.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_31/sim
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/synth/finn_design_StreamingFIFO_rtl_41_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/synth
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/sim/finn_design_StreamingFIFO_rtl_41_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0/finn_design_StreamingFIFO_rtl_41_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_41_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/finn_design_Thresholding_rtl_25_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/synth/finn_design_Thresholding_rtl_25_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/synth
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/sim/finn_design_Thresholding_rtl_25_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_25_0/sim
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/synth/finn_design_FMPadding_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/finn_design_FMPadding_rtl_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/sim/finn_design_FMPadding_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_FMPadding_rtl_12_0/sim
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/synth
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/synth/finn_design_MVAU_rtl_8_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/synth
[2024-07-24 12:08:33,270] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/sim/finn_design_MVAU_rtl_8_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/sim
[2024-07-24 12:08:33,270] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0/finn_design_MVAU_rtl_8_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_8_wstrm_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/synth
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/synth/finn_design_StreamingFIFO_rtl_6_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/synth
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/sim/finn_design_StreamingFIFO_rtl_6_3_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0/finn_design_StreamingFIFO_rtl_6_3_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_6_3_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/synth
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/synth/finn_design_StreamingFIFO_rtl_46_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/synth
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/sim/finn_design_StreamingFIFO_rtl_46_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0/finn_design_StreamingFIFO_rtl_46_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_46_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/finn_design_VVAU_hls_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/synth
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/synth/finn_design_VVAU_hls_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/synth
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/constraints
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/constraints/VVAU_hls_12_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/constraints
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/sim/finn_design_VVAU_hls_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_12_0/sim
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/synth
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/synth/finn_design_MVAU_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/synth
[2024-07-24 12:08:33,271] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/sim/finn_design_MVAU_rtl_13_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/sim
[2024-07-24 12:08:33,271] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0/finn_design_MVAU_rtl_13_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_13_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/synth/finn_design_StreamingFIFO_rtl_25_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/finn_design_StreamingFIFO_rtl_25_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/sim
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/sim/finn_design_StreamingFIFO_rtl_25_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_25_0/sim
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/synth/finn_design_ConvolutionInputGenerator_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/finn_design_ConvolutionInputGenerator_rtl_12_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/sim
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/sim/finn_design_ConvolutionInputGenerator_rtl_12_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_ConvolutionInputGenerator_rtl_12_0/sim
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/synth/finn_design_StreamingFIFO_rtl_92_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/finn_design_StreamingFIFO_rtl_92_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/sim
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/sim/finn_design_StreamingFIFO_rtl_92_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_92_0/sim
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/synth
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/synth/finn_design_VVAU_hls_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/synth
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/constraints
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/constraints/VVAU_hls_5_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/constraints
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/finn_design_VVAU_hls_5_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0
[2024-07-24 12:08:33,272] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/sim
[2024-07-24 12:08:33,272] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/sim/finn_design_VVAU_hls_5_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_5_0/sim
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/synth/finn_design_VVAU_hls_1_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/synth
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/sim/finn_design_VVAU_hls_1_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0/finn_design_VVAU_hls_1_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_1_wstrm_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/synth/finn_design_StreamingFIFO_rtl_21_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/synth
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/sim/finn_design_StreamingFIFO_rtl_21_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0/finn_design_StreamingFIFO_rtl_21_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_21_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/synth/finn_design_StreamingFIFO_rtl_68_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/finn_design_StreamingFIFO_rtl_68_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/sim/finn_design_StreamingFIFO_rtl_68_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_68_0/sim
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/finn_design_fifo_23_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/synth/finn_design_fifo_23.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/synth
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/finn_design_fifo_23.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/sim
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/sim/finn_design_fifo_23.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_23/sim
[2024-07-24 12:08:33,273] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,273] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/finn_design_VVAU_hls_3_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/synth/finn_design_VVAU_hls_3_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/synth
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/sim
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/sim/finn_design_VVAU_hls_3_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_VVAU_hls_3_wstrm_0/sim
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/finn_design_StreamingFIFO_rtl_16_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/synth/finn_design_StreamingFIFO_rtl_16_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/synth
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/sim
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/sim/finn_design_StreamingFIFO_rtl_16_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_16_0/sim
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/synth/finn_design_StreamingFIFO_rtl_19_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/finn_design_StreamingFIFO_rtl_19_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/sim
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/sim/finn_design_StreamingFIFO_rtl_19_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_19_0/sim
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/synth/finn_design_StreamingFIFO_rtl_80_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/finn_design_StreamingFIFO_rtl_80_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/sim
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/sim/finn_design_StreamingFIFO_rtl_80_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_80_1_0/sim
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/finn_design_StreamingFIFO_rtl_87_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0
[2024-07-24 12:08:33,274] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/synth
[2024-07-24 12:08:33,274] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/synth/finn_design_StreamingFIFO_rtl_87_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/synth
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/sim
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/sim/finn_design_StreamingFIFO_rtl_87_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_87_0/sim
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/finn_design_StreamingFIFO_rtl_57_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/synth/finn_design_StreamingFIFO_rtl_57_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/synth
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/sim
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/sim/finn_design_StreamingFIFO_rtl_57_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_57_0/sim
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/synth/finn_design_fifo_30.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/finn_design_fifo_30_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/finn_design_fifo_30.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/sim
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/sim/finn_design_fifo_30.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_30/sim
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/synth/finn_design_MVAU_rtl_12_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/finn_design_MVAU_rtl_12_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/sim
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/sim/finn_design_MVAU_rtl_12_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_12_wstrm_0/sim
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/finn_design_Thresholding_rtl_24_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0
[2024-07-24 12:08:33,275] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/synth
[2024-07-24 12:08:33,275] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/synth/finn_design_Thresholding_rtl_24_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/synth
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/sim/finn_design_Thresholding_rtl_24_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_Thresholding_rtl_24_0/sim
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/synth
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim/finn_design_StreamingDataWidthConverter_rtl_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0/finn_design_StreamingDataWidthConverter_rtl_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingDataWidthConverter_rtl_1_0
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/finn_design_MVAU_hls_0_wstrm_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth/finn_design_MVAU_hls_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/synth
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim/finn_design_MVAU_hls_0_wstrm_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_hls_0_wstrm_0/sim
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/synth
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/synth/finn_design_StreamingFIFO_rtl_24_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/synth
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/sim/finn_design_StreamingFIFO_rtl_24_1_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/sim
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0/finn_design_StreamingFIFO_rtl_24_1_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_24_1_0
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/finn_design_fifo_4_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4
[2024-07-24 12:08:33,276] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/synth
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/synth/finn_design_fifo_4.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/synth
[2024-07-24 12:08:33,276] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/finn_design_fifo_4.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim/finn_design_fifo_4.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_4/sim
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/finn_design_MVAU_rtl_6_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/synth
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/synth/finn_design_MVAU_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/synth
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/sim
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/sim/finn_design_MVAU_rtl_6_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_MVAU_rtl_6_0/sim
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/synth
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/synth/finn_design_StreamingFIFO_rtl_54_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/synth
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/sim
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/sim/finn_design_StreamingFIFO_rtl_54_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/sim
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0/finn_design_StreamingFIFO_rtl_54_0.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_StreamingFIFO_rtl_54_0
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/finn_design_fifo_24.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/finn_design_fifo_24_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/synth
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/synth/finn_design_fifo_24.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/synth
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/sim
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/sim/finn_design_fifo_24.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_24/sim
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33
[2024-07-24 12:08:33,277] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/synth
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/synth/finn_design_fifo_33.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/synth
[2024-07-24 12:08:33,277] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/finn_design_fifo_33.xml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/finn_design_fifo_33_ooc.xdc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/sim
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/sim/finn_design_fifo_33.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ip/finn_design_fifo_33/sim
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bda -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl/finn_design_wrapper.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/hdl
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8eca
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8eca/hdl
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8eca/hdl/axis_data_fifo_v2_0_vl_rfs.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8eca/hdl
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog/VVAU_hls_12_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog/VVAU_hls_12.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog/VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog/VVAU_hls_12_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c821/hdl/verilog
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog/VVAU_hls_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog/VVAU_hls_0_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog/VVAU_hls_0_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog/VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ec85/hdl/verilog
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713
[2024-07-24 12:08:33,278] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2024-07-24 12:08:33,278] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_vl_rfs.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl/axis_infrastructure_v1_1_0.vh -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8713/hdl
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog/VVAU_hls_5_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog/VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog/VVAU_hls_5.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog/VVAU_hls_5_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8afe/hdl/verilog
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog/VVAU_hls_4_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog/VVAU_hls_4_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog/VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog/VVAU_hls_4.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/2a3c/hdl/verilog
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog/VVAU_hls_2.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog/VVAU_hls_2_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog/VVAU_hls_2_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog/VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/6561/hdl/verilog
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl
[2024-07-24 12:08:33,279] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog/VVAU_hls_8_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog/VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog
[2024-07-24 12:08:33,279] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog/VVAU_hls_8_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog/VVAU_hls_8.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/b501/hdl/verilog
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog/VVAU_hls_3_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog/VVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog/VVAU_hls_3.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog/VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/e571/hdl/verilog
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog/VVAU_hls_6_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog/VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog/VVAU_hls_6.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog/VVAU_hls_6_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/ca91/hdl/verilog
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog/VVAU_hls_7_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog/VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog/VVAU_hls_7_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog/VVAU_hls_7.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c62e/hdl/verilog
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl
[2024-07-24 12:08:33,280] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog/VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog/VVAU_hls_10_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog/VVAU_hls_10_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog
[2024-07-24 12:08:33,280] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog/VVAU_hls_10.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/c54e/hdl/verilog
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog/VVAU_hls_9_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog/VVAU_hls_9.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog/VVAU_hls_9_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog/VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/72b6/hdl/verilog
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog/VVAU_hls_1_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog/VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog/VVAU_hls_1_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog/VVAU_hls_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/0633/hdl/verilog
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog/LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog/LabelSelect_hls_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog/LabelSelect_hls_0_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog/LabelSelect_hls_0_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/8254/hdl/verilog
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl
[2024-07-24 12:08:33,281] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0_flow_control_loop_pipe_sequential_init.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,281] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0_accumulators_RAM_2P_LUTRAM_1R1W.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog/GlobalAccPool_hls_0_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3d41/hdl/verilog
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog/VVAU_hls_11_flow_control_loop_pipe_no_ap_cont.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog/VVAU_hls_11.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog/VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog/VVAU_hls_11_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/80e1/hdl/verilog
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi_wrapper.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream.sv -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/memstream_axi.sv -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl/axilite_if.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/bcb1/hdl
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl
[2024-07-24 12:08:33,282] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,282] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,283] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_regslice_both.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_mux_1024_10_4_1_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,284] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,285] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,286] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,287] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_254_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,288] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,289] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,290] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/ipshared/3434/hdl/verilog
[2024-07-24 12:08:33,291] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.v -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim/finn_design.protoinst -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/sim
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design/finn_design.bxml -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.gen/sources_1/bd/finn_design
[2024-07-24 12:08:33,291] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.cache
[2024-07-24 12:08:33,291] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.cache/wt/project.wpc -> MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.cache/wt
[2024-07-24 12:08:33,291] creating MobileNet_min4/stitched_ip/finn_vivado_stitch_proj.ip_user_files
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/vivado.jou -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,291] creating MobileNet_min4/stitched_ip/.Xil
[2024-07-24 12:08:33,291] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/finn_vivado_stitch_proj.xpr -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,292] copying /tmp/finn_dev_dais/vivado_stitch_proj_iilu5z61/all_verilog_srcs.txt -> MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,292] Vivado stitched IP written into MobileNet_min4/stitched_ip
[2024-07-24 12:08:33,304] Running step: step_measure_rtlsim_performance [20/24]
[2024-07-24 12:08:33,316] Running step: step_out_of_context_synthesis [21/24]
[2024-07-24 12:18:23,663] ap_clk
[2024-07-24 12:18:23,664] xcu250-figd2104-2L-e
[2024-07-24 12:18:23,664] 10.000000
[2024-07-24 12:18:23,664] 0
[2024-07-24 12:18:23,664] 
[2024-07-24 12:18:23,664] ****** Vivado v2023.1 (64-bit)
[2024-07-24 12:18:23,664]   **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
[2024-07-24 12:18:23,664]   **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
[2024-07-24 12:18:23,664]   **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
[2024-07-24 12:18:23,664]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2024-07-24 12:18:23,664]     ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
[2024-07-24 12:18:23,664] 
[2024-07-24 12:18:23,664] source finn_design_wrapper.tcl
[2024-07-24 12:18:23,664] # set fpga_part "xcu250-figd2104-2L-e"
[2024-07-24 12:18:23,664] # set origin_dir "."
[2024-07-24 12:18:23,664] # if { [info exists ::origin_dir_loc] } {
[2024-07-24 12:18:23,664] #   set origin_dir $::origin_dir_loc
[2024-07-24 12:18:23,664] # }
[2024-07-24 12:18:23,664] # variable script_file
[2024-07-24 12:18:23,664] # set script_file "vivadocompile.tcl"
[2024-07-24 12:18:23,664] # proc help {} {
[2024-07-24 12:18:23,664] #   variable script_file
[2024-07-24 12:18:23,664] #   puts "\nDescription:"
[2024-07-24 12:18:23,664] #   puts "Recreate a Vivado project from this script. The created project will be"
[2024-07-24 12:18:23,664] #   puts "functionally equivalent to the original project for which this script was"
[2024-07-24 12:18:23,664] #   puts "generated. The script contains commands for creating a project, filesets,"
[2024-07-24 12:18:23,664] #   puts "runs, adding/importing sources and setting properties on various objects.\n"
[2024-07-24 12:18:23,664] #   puts "Syntax:"
[2024-07-24 12:18:23,664] #   puts "$script_file"
[2024-07-24 12:18:23,664] #   puts "$script_file -tclargs \[--origin_dir <path>\]"
[2024-07-24 12:18:23,664] #   puts "$script_file -tclargs \[--help\]\n"
[2024-07-24 12:18:23,664] #   puts "Usage:"
[2024-07-24 12:18:23,664] #   puts "Name                   Description"
[2024-07-24 12:18:23,664] #   puts "-------------------------------------------------------------------------"
[2024-07-24 12:18:23,664] #   puts "\[--origin_dir <path>\]  Determine source file paths wrt this path. Default"
[2024-07-24 12:18:23,664] #   puts "                       origin_dir path value is \".\", otherwise, the value"
[2024-07-24 12:18:23,664] #   puts "                       that was set with the \"-paths_relative_to\" switch"
[2024-07-24 12:18:23,664] #   puts "                       when this script was generated.\n"
[2024-07-24 12:18:23,664] #   puts "\[--help\]               Print help information for this script"
[2024-07-24 12:18:23,664] #   puts "-------------------------------------------------------------------------\n"
[2024-07-24 12:18:23,664] #   exit 0
[2024-07-24 12:18:23,664] # }
[2024-07-24 12:18:23,664] # if { $::argc > 0 } {
[2024-07-24 12:18:23,664] #   for {set i 0} {$i < [llength $::argc]} {incr i} {
[2024-07-24 12:18:23,664] #     set option [string trim [lindex $::argv $i]]
[2024-07-24 12:18:23,664] #     switch -regexp -- $option {
[2024-07-24 12:18:23,664] #       "--origin_dir" { incr i; set origin_dir [lindex $::argv $i] }
[2024-07-24 12:18:23,664] #       "--help"       { help }
[2024-07-24 12:18:23,664] #       default {
[2024-07-24 12:18:23,664] #         if { [regexp {^-} $option] } {
[2024-07-24 12:18:23,664] #           puts "ERROR: Unknown option '$option' specified, please type '$script_file -tclargs --help' for usage info.\n"
[2024-07-24 12:18:23,664] #           return 1
[2024-07-24 12:18:23,664] #         }
[2024-07-24 12:18:23,664] #       }
[2024-07-24 12:18:23,664] #     }
[2024-07-24 12:18:23,664] #   }
[2024-07-24 12:18:23,664] # }
[2024-07-24 12:18:23,664] # set orig_proj_dir "[file normalize "$origin_dir/vivadocompile"]"
[2024-07-24 12:18:23,664] # create_project -force vivadocompile ./vivadocompile -part $fpga_part
[2024-07-24 12:18:23,664] # set proj_dir [get_property directory [current_project]]
[2024-07-24 12:18:23,664] # set obj [get_projects vivadocompile]
[2024-07-24 12:18:23,664] # set_property "default_lib" "xil_defaultlib" $obj
[2024-07-24 12:18:23,664] # set_property "sim.ip.auto_export_scripts" "1" $obj
[2024-07-24 12:18:23,664] # set_property "simulator_language" "Mixed" $obj
[2024-07-24 12:18:23,664] # if {[string equal [get_filesets -quiet sources_1] ""]} {
[2024-07-24 12:18:23,664] #   create_fileset -srcset sources_1
[2024-07-24 12:18:23,664] # }
[2024-07-24 12:18:23,664] # set obj [get_filesets sources_1]
[2024-07-24 12:18:23,664] # source sources.tcl
[2024-07-24 12:18:23,664] ## set files [list \
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/axilite_if.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/axis_data_fifo_v2_0_vl_rfs.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/axis_infrastructure_v1_1_vl_rfs.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_10_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_11_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_12_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_13_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_3_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_4_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_5_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_6_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_7_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_8_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_9_wrapper.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_0_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_10_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_1_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_11_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_12_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_13_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_2_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_3_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_4_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_5_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_6_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_7_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_8_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_ConvolutionInputGenerator_rtl_9_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_0.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_10.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_11.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_12.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_13.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_14.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_15.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_16.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_17.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_18.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_19.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_1.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_20.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_21.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_22.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_23.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_24.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_25.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_26.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_27.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_28.v"]"\
[2024-07-24 12:18:23,664] ## "[file normalize "$origin_dir/finn_design_fifo_29.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_2.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_30.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_31.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_32.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_33.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_34.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_3.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_4.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_5.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_6.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_7.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_8.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_fifo_9.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_10_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_11_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_12_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_13_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_4_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_5_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_6_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_7_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_8_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_FMPadding_rtl_9_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_GlobalAccPool_hls_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_LabelSelect_hls_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_hls_0_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_0_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_10_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_10_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_11_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_11_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_12_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_12_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_13_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_13_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_1_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_2_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_3_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_4_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_4_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_5_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_5_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_6_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_6_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_7_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_7_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_8_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_8_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_9_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_MVAU_rtl_9_wstrm_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_10_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_11_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_12_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_4_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_5_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_6_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_7_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_8_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingDataWidthConverter_rtl_9_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_100_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_10_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_10_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_1_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_11_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_12_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_12_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_13_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_14_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_15_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_16_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_17_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_18_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_19_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_20_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_20_4_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_21_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_22_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_2_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_23_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_24_0_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_24_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_25_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_26_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_27_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_28_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_29_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_30_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_31_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_32_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_33_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_34_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_35_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_36_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_37_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_39_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_40_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_4_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_41_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_42_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_43_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_44_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_45_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_46_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_47_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_48_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_48_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_49_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_50_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_5_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_51_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_52_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_53_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_54_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_55_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_55_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_56_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_57_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_58_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_59_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_60_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_61_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_62_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_62_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_6_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_63_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_64_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_65_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_66_1_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_67_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_68_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_69_2_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_69_3_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_70_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_7_0.v"]"\
[2024-07-24 12:18:23,665] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_71_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_72_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_73_1_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_74_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_75_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_76_2_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_76_3_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_77_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_78_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_79_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_80_1_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_8_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_81_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_82_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_83_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_84_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_85_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_86_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_87_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_88_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_89_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_90_3_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_90_4_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_9_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_91_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_92_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_93_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_94_1_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_95_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_96_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_97_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_98_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_StreamingFIFO_rtl_99_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_0_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_10_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_1_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_11_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_12_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_13_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_14_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_15_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_16_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_17_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_18_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_19_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_20_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_2_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_21_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_22_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_23_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_24_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_25_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_26_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_27_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_28_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_3_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_4_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_5_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_6_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_7_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_8_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_Thresholding_rtl_9_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_0_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_0_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_10_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_1_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_10_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_11_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_11_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_12_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_12_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_1_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_2_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_2_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_3_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_3_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_4_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_4_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_5_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_5_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_6_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_6_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_7_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_7_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_8_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_8_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_9_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_VVAU_hls_9_wstrm_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/finn_design_wrapper.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_10.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_11.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_12.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_13.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_1.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_2.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_3.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_4.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_5.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_6.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_7.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_8.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/FMPadding_rtl_9.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0_accumulators_RAM_2P_LUTRAM_1R1W.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_419_2_VITIS_LOOP_420_3.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0_GlobalAccPool_hls_0_Pipeline_VITIS_LOOP_435_5.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0_regslice_both.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/GlobalAccPool_hls_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/LabelSelect_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/LabelSelect_hls_0_LabelSelect_hls_0_Pipeline_VITIS_LOOP_488_3.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/LabelSelect_hls_0_regslice_both.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/LabelSelect_hls_0.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/memstream_axi_wrapper.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_flow_control_loop_pipe_sequential_init.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_mac_muladd_5s_4s_16s_16_4_1.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_0_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_100_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_101_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_102_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_103_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_104_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_105_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_106_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_107_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_108_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_109_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_10_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_110_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_111_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_112_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_113_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_114_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_115_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_116_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_117_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_118_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_119_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_11_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_120_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_121_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_122_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_123_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_124_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_125_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_126_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_127_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_128_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_129_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,666] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_12_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_130_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_131_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_132_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_133_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_134_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_135_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_136_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_137_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_138_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_139_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_13_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_140_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_141_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_142_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_143_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_144_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_145_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_146_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_147_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_148_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_149_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_14_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_150_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_151_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_152_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_153_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_154_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_155_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_156_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_157_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_158_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_159_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_15_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_160_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_161_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_162_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_163_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_164_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_165_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_166_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_167_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_168_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_169_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_16_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_170_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_171_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_172_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_173_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_174_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_175_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_176_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_177_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_178_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_179_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_17_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_180_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_181_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_182_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_183_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_184_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_185_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_186_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_187_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_188_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_189_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_18_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_190_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_191_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_192_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_193_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_194_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_195_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_196_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_197_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_198_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_199_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_19_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_1_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_200_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_201_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_202_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_203_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_204_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_205_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_206_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_207_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_208_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_209_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_20_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_210_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_211_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_212_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_213_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_214_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_215_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_216_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_217_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_218_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_219_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_21_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_220_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_221_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_222_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_223_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_224_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_225_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_226_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_227_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_228_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_229_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_22_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_230_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_231_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_232_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_233_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_234_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_235_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_236_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_237_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_238_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_239_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_23_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_240_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_241_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_242_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_243_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_244_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_245_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_246_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_247_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_248_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_249_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_24_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_250_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_251_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_252_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_253_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_254_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_25_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_26_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_27_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_28_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_29_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_2_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_30_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_31_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_32_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_33_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,667] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_34_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_35_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_36_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_37_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_38_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_39_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_3_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_40_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_41_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_42_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_43_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_44_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_45_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_46_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_47_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_48_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_49_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_4_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_50_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_51_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_52_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_53_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_54_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_55_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_56_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_57_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_58_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_59_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_5_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_60_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_61_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_62_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_63_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_64_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_65_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_66_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_67_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_68_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_69_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_6_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_70_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_71_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_72_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_73_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_74_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_75_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_76_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_77_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_78_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_79_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_7_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_80_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_81_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_82_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_83_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_84_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_85_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_86_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_87_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_88_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_89_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_8_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_90_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_91_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_92_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_93_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_94_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_95_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_96_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_97_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_98_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_99_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch_p_ZL7threshs_9_ROM_AUTO_1R.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_Matrix_Vector_Activate_Stream_Batch.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_mux_1024_10_4_1_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0_regslice_both.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_hls_0.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_0_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_10_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_11_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_12_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_13_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_1_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_2_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_3_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_4_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_5_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_6_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_7_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_8_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/MVAU_rtl_9_wrapper.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/Q_srl.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_0.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_10.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_11.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_12.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_2.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_3.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_4.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_5.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_6.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_7.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_8.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingDataWidthConverter_rtl_9.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_0.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_100.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_10_2.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_10_3.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_1_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_11.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_12_0.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_12_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_13.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_14.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_15.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_16.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_17.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_18.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_19.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_20_3.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_20_4.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_21.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2_2.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_22.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_2_3.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_23.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_24_0.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_24_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_25.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_26.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_27.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_28.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_29.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_30.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_31.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_32.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_33.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_34_1.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_35.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_36.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_37.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_39.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_40.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_41.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_42.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_43.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_44.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_45.v"]"\
[2024-07-24 12:18:23,668] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_46.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_47.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_48_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_48_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_49.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_4.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_50.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_51.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_52_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_53.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_54.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_55_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_55_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_56.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_57.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_58.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_59_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_5.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_60.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_61.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_62_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_62_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_6_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_63.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_64.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_65.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_66_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_67.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_68.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_69_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_69_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_70.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_71.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_72.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_73_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_74.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_75.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_76_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_76_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_77.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_78.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_79.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_7.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_80_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_81.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_82.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_83.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_84.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_85.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_86.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_87.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_88.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_89.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_8.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_90_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_90_4.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_91.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_92.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_93.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_94_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_95.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_96.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_97.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_98.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_99.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/StreamingFIFO_rtl_9.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_0_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_10_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_11_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_12_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_13_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_14_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_15_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_16_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_17_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_18_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_19_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_1_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_20_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_21_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_22_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_23_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_24_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_25_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_26_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_27_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_28_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_2_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_3_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_4_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_5_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_6_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_7_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_8_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/Thresholding_rtl_9_axi_wrapper.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_0_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_0_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_0_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_0.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_10_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_10_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_10_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_10.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_11_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_11_mac_muladd_8s_4ns_13s_13_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_11_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_11.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_12_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_12_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_12_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_12.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_1_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_1_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_1_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_2_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_2_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_2_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_2.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_3_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_3_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_3_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_3.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_4_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_4_mac_muladd_8s_4ns_13s_13_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_4_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_4.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_5_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_5_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_5_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_5.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_6_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_6_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_6_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_6.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_7_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_7_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_7_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_7.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_8_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_8_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_8_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_8.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_9_flow_control_loop_pipe_no_ap_cont.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_9_mac_muladd_8s_4ns_14s_14_4_1.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_9_regslice_both.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/VVAU_hls_9.v"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/axi2we.sv"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_0_impl.sv"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_10_impl.sv"]"\
[2024-07-24 12:18:23,669] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_11_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_12_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_13_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_1_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_2_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_3_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_4_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_5_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_6_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_7_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_8_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/ConvolutionInputGenerator_rtl_9_impl.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/dummy_sv_file.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/dwc_axi.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/dwc.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/fmpadding_axi.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/fmpadding.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/memstream_axi.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/memstream.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/mvu_4sx4u.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/mvu_8sx8u_dsp48.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/mvu_vvu_8sx9_dsp58.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/mvu_vvu_axi.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/replay_buffer.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/swg_common.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/swg_pkg.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/thresholding_axi.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/thresholding.sv"]"\
[2024-07-24 12:18:23,670] ## "[file normalize "$origin_dir/dummy_vhdl_file.vhd"]"\
[2024-07-24 12:18:23,670] ## ]
[2024-07-24 12:18:23,670] ## add_files -norecurse -fileset $obj $files
[2024-07-24 12:18:23,670] # add_files -norecurse -fileset $obj $files
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/dummy_nachiket_fooling_zsh_for_loops.h' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/axilite_if.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/axis_data_fifo_v2_0_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/axis_infrastructure_v1_1_vl_rfs.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_0_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_10_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_11_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_12_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_13_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_1_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_2_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_3_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_4_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_5_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_6_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_7_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_8_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/ConvolutionInputGenerator_rtl_9_wrapper.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_ConvolutionInputGenerator_rtl_9_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_10.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_11.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_12.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_13.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_14.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_15.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_16.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_17.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_18.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_19.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_1.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_20.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_21.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_22.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_23.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_24.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_25.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_26.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_27.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_28.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_29.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_2.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_30.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_31.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_32.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_33.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_34.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_3.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_4.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_5.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_6.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_7.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_8.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_fifo_9.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_4_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_5_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_6_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_7_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_8_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_FMPadding_rtl_9_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_GlobalAccPool_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_LabelSelect_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_hls_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_hls_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_0_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_0_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_10_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_1_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_10_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_11_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_11_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_12_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_12_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_13_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_13_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_1_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_2_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_2_wstrm_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] WARNING: [filemgmt 56-12] File '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_MVAU_rtl_3_0.v' cannot be added to the project because it already exists in the project, skipping this file
[2024-07-24 12:18:23,670] INFO: [Common 17-14] Message 'filemgmt 56-12' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
[2024-07-24 12:18:23,670] # source headers.tcl
[2024-07-24 12:18:23,670] ## set file "$origin_dir/dummy_nachiket_fooling_zsh_for_loops.h"
[2024-07-24 12:18:23,670] ## set file [file normalize $file]
[2024-07-24 12:18:23,670] ## set file_obj [get_files -of_objects [get_filesets sources_1] [list "*$file"]]
[2024-07-24 12:18:23,670] ## set_property "file_type" "Verilog Header" $file_obj
[2024-07-24 12:18:23,670] # set obj [get_filesets sources_1]
[2024-07-24 12:18:23,670] # set_property "top" "$argv" $obj
[2024-07-24 12:18:23,670] # if {[string equal [get_filesets -quiet constrs_1] ""]} {
[2024-07-24 12:18:23,670] #   create_fileset -constrset constrs_1
[2024-07-24 12:18:23,670] # }
[2024-07-24 12:18:23,670] # set obj [get_filesets constrs_1]
[2024-07-24 12:18:23,670] # set file "[file normalize "$origin_dir/$argv.xdc"]"
[2024-07-24 12:18:23,670] # set file_added [add_files -norecurse -fileset $obj $file]
[2024-07-24 12:18:23,670] # set file "$origin_dir/$argv.xdc"
[2024-07-24 12:18:23,670] # set file [file normalize $file]
[2024-07-24 12:18:23,670] # set file_obj [get_files -of_objects [get_filesets constrs_1] [list "*$file"]]
[2024-07-24 12:18:23,671] # set_property "file_type" "XDC" $file_obj
[2024-07-24 12:18:23,671] # set obj [get_filesets constrs_1]
[2024-07-24 12:18:23,671] # if {[string equal [get_filesets -quiet sim_1] ""]} {
[2024-07-24 12:18:23,671] #   create_fileset -simset sim_1
[2024-07-24 12:18:23,671] # }
[2024-07-24 12:18:23,671] # set obj [get_filesets sim_1]
[2024-07-24 12:18:23,671] # set obj [get_filesets sim_1]
[2024-07-24 12:18:23,671] # set_property "top" "$argv" $obj
[2024-07-24 12:18:23,671] # set_property "xelab.nosort" "1" $obj
[2024-07-24 12:18:23,671] # set_property "xelab.unifast" "" $obj
[2024-07-24 12:18:23,671] # set_property strategy "Vivado Synthesis Defaults" [get_runs synth_1]
[2024-07-24 12:18:23,671] # set_property strategy "Flow_PerfOptimized_high" [get_runs synth_1]
[2024-07-24 12:18:23,671] # set_param synth.elaboration.rodinMoreOptions {rt::set_parameter ignoreVhdlAssertStmts false}
[2024-07-24 12:18:23,671] # set obj [get_runs synth_1]
[2024-07-24 12:18:23,671] # set_property -name {steps.synth_design.args.more options} -value {-mode out_of_context} -objects $obj
[2024-07-24 12:18:23,671] # set_property STEPS.SYNTH_DESIGN.ARGS.RETIMING true [get_runs synth_1]
[2024-07-24 12:18:23,671] # current_run -synthesis [get_runs synth_1]
[2024-07-24 12:18:23,671] # set_property strategy "Vivado Implementation Defaults" [get_runs impl_1]
[2024-07-24 12:18:23,671] # current_run -implementation [get_runs impl_1]
[2024-07-24 12:18:23,671] # puts "INFO: Project created:vivadocompile"
[2024-07-24 12:18:23,671] INFO: Project created:vivadocompile
[2024-07-24 12:18:23,671] # launch_runs -jobs 8 impl_1 -to_step route_design
[2024-07-24 12:18:23,671] [Wed Jul 24 12:08:41 2024] Launched synth_1...
[2024-07-24 12:18:23,671] Run output will be captured here: /tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/synth_1/runme.log
[2024-07-24 12:18:23,671] [Wed Jul 24 12:08:41 2024] Launched impl_1...
[2024-07-24 12:18:23,671] Run output will be captured here: /tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/runme.log
[2024-07-24 12:18:23,671] # wait_on_run impl_1
[2024-07-24 12:18:23,671] [Wed Jul 24 12:08:41 2024] Waiting for impl_1 to finish...
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] *** Running vivado
[2024-07-24 12:18:23,671]     with args -log finn_design_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source finn_design_wrapper.tcl -notrace
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] ****** Vivado v2023.1 (64-bit)
[2024-07-24 12:18:23,671]   **** SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
[2024-07-24 12:18:23,671]   **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
[2024-07-24 12:18:23,671]   **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
[2024-07-24 12:18:23,671]     ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
[2024-07-24 12:18:23,671]     ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] source finn_design_wrapper.tcl -notrace
[2024-07-24 12:18:23,671] Command: link_design -top finn_design_wrapper -part xcu250-figd2104-2L-e
[2024-07-24 12:18:23,671] Design is defaulting to srcset: sources_1
[2024-07-24 12:18:23,671] Design is defaulting to constrset: constrs_1
[2024-07-24 12:18:23,671] INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
[2024-07-24 12:18:23,671] Netlist sorting complete. Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.19 . Memory (MB): peak = 3305.512 ; gain = 0.000 ; free physical = 21467 ; free virtual = 51614
[2024-07-24 12:18:23,671] INFO: [Netlist 29-17] Analyzing 5981 Unisim elements for replacement
[2024-07-24 12:18:23,671] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2024-07-24 12:18:23,671] INFO: [Project 1-479] Netlist was created with Vivado 2023.1
[2024-07-24 12:18:23,671] INFO: [Project 1-570] Preparing netlist for logic optimization
[2024-07-24 12:18:23,671] Parsing XDC File [/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2024-07-24 12:18:23,671] Finished Parsing XDC File [/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/finn_design_wrapper.xdc]
[2024-07-24 12:18:23,671] INFO: [Project 1-1714] 70 XPM XDC files have been applied to the design.
[2024-07-24 12:18:23,671] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2024-07-24 12:18:23,671] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3559.465 ; gain = 0.000 ; free physical = 21227 ; free virtual = 51374
[2024-07-24 12:18:23,671] INFO: [Project 1-111] Unisim Transformation Summary:
[2024-07-24 12:18:23,671]   A total of 1540 instances were transformed.
[2024-07-24 12:18:23,671]   DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 43 instances
[2024-07-24 12:18:23,671]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 14 instances
[2024-07-24 12:18:23,671]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
[2024-07-24 12:18:23,671]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
[2024-07-24 12:18:23,671]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2024-07-24 12:18:23,671]   RAM32X1S => RAM32X1S (RAMS32): 8 instances
[2024-07-24 12:18:23,671]   RAM64M => RAM64M (RAMD64E(x4)): 11 instances
[2024-07-24 12:18:23,671]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 1439 instances
[2024-07-24 12:18:23,671]   RAM64X1D => RAM64X1D (RAMD64E(x2)): 11 instances
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] 8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,671] link_design completed successfully
[2024-07-24 12:18:23,671] link_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 3559.465 ; gain = 1572.141 ; free physical = 21227 ; free virtual = 51374
[2024-07-24 12:18:23,671] Command: opt_design
[2024-07-24 12:18:23,671] Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,671] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,671] Running DRC as a precondition to command opt_design
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Starting DRC Task
[2024-07-24 12:18:23,671] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,671] INFO: [Project 1-461] DRC finished with 0 Errors
[2024-07-24 12:18:23,671] INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.48 . Memory (MB): peak = 3663.121 ; gain = 103.656 ; free physical = 21176 ; free virtual = 51323
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Starting Cache Timing Information Task
[2024-07-24 12:18:23,671] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,671] Ending Cache Timing Information Task | Checksum: 103b765a7
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4069.402 ; gain = 406.281 ; free physical = 20856 ; free virtual = 51023
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Starting Logic Optimization Task
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 1 Retarget
[2024-07-24 12:18:23,671] INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 6 pins
[2024-07-24 12:18:23,671] INFO: [Opt 31-138] Pushed 36 inverter(s) to 4852 load pin(s).
[2024-07-24 12:18:23,671] INFO: [Opt 31-49] Retargeted 0 cell(s).
[2024-07-24 12:18:23,671] Phase 1 Retarget | Checksum: 146c4d972
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4355.199 ; gain = 0.000 ; free physical = 20581 ; free virtual = 50749
[2024-07-24 12:18:23,671] INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 37 cells
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 2 Constant propagation
[2024-07-24 12:18:23,671] INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
[2024-07-24 12:18:23,671] Phase 2 Constant propagation | Checksum: 12eeccbb1
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 4355.199 ; gain = 0.000 ; free physical = 20581 ; free virtual = 50749
[2024-07-24 12:18:23,671] INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 132 cells
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 3 Sweep
[2024-07-24 12:18:23,671] Phase 3 Sweep | Checksum: af169302
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4355.199 ; gain = 0.000 ; free physical = 20578 ; free virtual = 50746
[2024-07-24 12:18:23,671] INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 4 BUFG optimization
[2024-07-24 12:18:23,671] INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
[2024-07-24 12:18:23,671] Phase 4 BUFG optimization | Checksum: af169302
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4387.215 ; gain = 32.016 ; free physical = 20578 ; free virtual = 50746
[2024-07-24 12:18:23,671] INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 5 Shift Register Optimization
[2024-07-24 12:18:23,671] INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
[2024-07-24 12:18:23,671] Phase 5 Shift Register Optimization | Checksum: 851116c5
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4387.215 ; gain = 32.016 ; free physical = 20578 ; free virtual = 50745
[2024-07-24 12:18:23,671] INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Phase 6 Post Processing Netlist
[2024-07-24 12:18:23,671] Phase 6 Post Processing Netlist | Checksum: 851116c5
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4387.215 ; gain = 32.016 ; free physical = 20578 ; free virtual = 50745
[2024-07-24 12:18:23,671] INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
[2024-07-24 12:18:23,671] Opt_design Change Summary
[2024-07-24 12:18:23,671] =========================
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] -------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,671] |  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
[2024-07-24 12:18:23,671] -------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,671] |  Retarget                     |               0  |              37  |                                              0  |
[2024-07-24 12:18:23,671] |  Constant propagation         |               0  |             132  |                                              0  |
[2024-07-24 12:18:23,671] |  Sweep                        |               0  |               0  |                                              0  |
[2024-07-24 12:18:23,671] |  BUFG optimization            |               0  |               0  |                                              0  |
[2024-07-24 12:18:23,671] |  Shift Register Optimization  |               0  |               0  |                                              0  |
[2024-07-24 12:18:23,671] |  Post Processing Netlist      |               0  |               0  |                                              0  |
[2024-07-24 12:18:23,671] -------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,671] Starting Connectivity Check Task
[2024-07-24 12:18:23,671] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4387.215 ; gain = 0.000 ; free physical = 20578 ; free virtual = 50745
[2024-07-24 12:18:23,672] Ending Logic Optimization Task | Checksum: 851116c5
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4387.215 ; gain = 32.016 ; free physical = 20578 ; free virtual = 50745
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Starting Power Optimization Task
[2024-07-24 12:18:23,672] INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
[2024-07-24 12:18:23,672] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,672] Running Vector-less Activity Propagation...
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Finished Running Vector-less Activity Propagation
[2024-07-24 12:18:23,672] INFO: [Pwropt 34-9] Applying IDT optimizations ...
[2024-07-24 12:18:23,672] INFO: [Pwropt 34-10] Applying ODC optimizations ...
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Starting PowerOpt Patch Enables Task
[2024-07-24 12:18:23,672] INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 891 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
[2024-07-24 12:18:23,672] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,672] INFO: [Pwropt 34-201] Structural ODC has moved 39 WE to EN ports
[2024-07-24 12:18:23,672] Number of BRAM Ports augmented: 19 newly gated: 40 Total Ports: 1782
[2024-07-24 12:18:23,672] Ending PowerOpt Patch Enables Task | Checksum: c16e4642
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5835.301 ; gain = 0.000 ; free physical = 18604 ; free virtual = 48797
[2024-07-24 12:18:23,672] Ending Power Optimization Task | Checksum: c16e4642
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:47 ; elapsed = 00:00:20 . Memory (MB): peak = 5835.301 ; gain = 1448.086 ; free physical = 18603 ; free virtual = 48796
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Starting Final Cleanup Task
[2024-07-24 12:18:23,672] Ending Final Cleanup Task | Checksum: c16e4642
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 5835.301 ; gain = 0.000 ; free physical = 18603 ; free virtual = 48796
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Starting Netlist Obfuscation Task
[2024-07-24 12:18:23,672] Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5835.301 ; gain = 0.000 ; free physical = 18602 ; free virtual = 48795
[2024-07-24 12:18:23,672] Ending Netlist Obfuscation Task | Checksum: 13ffd73c0
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5835.301 ; gain = 0.000 ; free physical = 18602 ; free virtual = 48795
[2024-07-24 12:18:23,672] INFO: [Common 17-83] Releasing license: Implementation
[2024-07-24 12:18:23,672] 33 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,672] opt_design completed successfully
[2024-07-24 12:18:23,672] opt_design: Time (s): cpu = 00:01:00 ; elapsed = 00:00:27 . Memory (MB): peak = 5835.301 ; gain = 2275.836 ; free physical = 18602 ; free virtual = 48795
[2024-07-24 12:18:23,672] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2024-07-24 12:18:23,672] Command: report_drc -file finn_design_wrapper_drc_opted.rpt -pb finn_design_wrapper_drc_opted.pb -rpx finn_design_wrapper_drc_opted.rpx
[2024-07-24 12:18:23,672] INFO: [IP_Flow 19-234] Refreshing IP repositories
[2024-07-24 12:18:23,672] INFO: [IP_Flow 19-1704] No user IP repositories specified
[2024-07-24 12:18:23,672] INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/dais/ioanna/Xilinx/Vivado/2023.1/data/ip'.
[2024-07-24 12:18:23,672] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,672] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_opted.rpt.
[2024-07-24 12:18:23,672] report_drc completed successfully
[2024-07-24 12:18:23,672] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,672] INFO: [Timing 38-480] Writing timing data to binary archive.
[2024-07-24 12:18:23,672] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_opt.dcp' has been generated.
[2024-07-24 12:18:23,672] Command: place_design
[2024-07-24 12:18:23,672] Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,672] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,672] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,672] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2024-07-24 12:18:23,672] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2024-07-24 12:18:23,672] Running DRC as a precondition to command place_design
[2024-07-24 12:18:23,672] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,672] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2024-07-24 12:18:23,672] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Starting Placer Task
[2024-07-24 12:18:23,672] INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 1 Placer Initialization
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 1.1 Placer Initialization Netlist Sorting
[2024-07-24 12:18:23,672] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5947.355 ; gain = 0.000 ; free physical = 18565 ; free virtual = 48784
[2024-07-24 12:18:23,672] Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a1e5692f
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 5947.355 ; gain = 0.000 ; free physical = 18565 ; free virtual = 48784
[2024-07-24 12:18:23,672] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 5947.355 ; gain = 0.000 ; free physical = 18564 ; free virtual = 48783
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[2024-07-24 12:18:23,672] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: cb8ddc0b
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 5947.355 ; gain = 0.000 ; free physical = 18445 ; free virtual = 48663
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 1.3 Build Placer Netlist Model
[2024-07-24 12:18:23,672] Phase 1.3 Build Placer Netlist Model | Checksum: 1c29215ba
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:31 ; elapsed = 00:00:21 . Memory (MB): peak = 6247.074 ; gain = 299.719 ; free physical = 18636 ; free virtual = 48830
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 1.4 Constrain Clocks/Macros
[2024-07-24 12:18:23,672] Phase 1.4 Constrain Clocks/Macros | Checksum: 1c29215ba
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:31 ; elapsed = 00:00:22 . Memory (MB): peak = 6247.074 ; gain = 299.719 ; free physical = 18538 ; free virtual = 48732
[2024-07-24 12:18:23,672] Phase 1 Placer Initialization | Checksum: 1c29215ba
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:32 ; elapsed = 00:00:22 . Memory (MB): peak = 6247.074 ; gain = 299.719 ; free physical = 18452 ; free virtual = 48645
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2 Global Placement
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1 Floorplanning
[2024-07-24 12:18:23,672] INFO: [Place 30-1906] Running placement in ultrathreads mode using maximum of 8 CPUs
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1 Partition Driven Placement
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.1 PBP: Partition Driven Placement
[2024-07-24 12:18:23,672] Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 100f067e8
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 6255.078 ; gain = 307.723 ; free physical = 18685 ; free virtual = 48879
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.2 PBP: Clock Region Placement
[2024-07-24 12:18:23,672] INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
[2024-07-24 12:18:23,672] INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
[2024-07-24 12:18:23,672] Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 100f067e8
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:44 ; elapsed = 00:00:30 . Memory (MB): peak = 6255.078 ; gain = 307.723 ; free physical = 18685 ; free virtual = 48879
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.3 PBP: Discrete Incremental
[2024-07-24 12:18:23,672] Phase 2.1.1.3 PBP: Discrete Incremental | Checksum: 1729469cc
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:00:45 ; elapsed = 00:00:31 . Memory (MB): peak = 6255.078 ; gain = 307.723 ; free physical = 18686 ; free virtual = 48879
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.4 PBP: Compute Congestion
[2024-07-24 12:18:23,672] Phase 2.1.1.4 PBP: Compute Congestion | Checksum: 1729469cc
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:05 ; elapsed = 00:00:36 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18202 ; free virtual = 48418
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.5 PBP: Macro Placement
[2024-07-24 12:18:23,672] Phase 2.1.1.5 PBP: Macro Placement | Checksum: 1bc8fd9d5
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:06 ; elapsed = 00:00:38 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18202 ; free virtual = 48418
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.6 PBP: UpdateTiming
[2024-07-24 12:18:23,672] Phase 2.1.1.6 PBP: UpdateTiming | Checksum: 141a1728b
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18202 ; free virtual = 48418
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.1.1.7 PBP: Add part constraints
[2024-07-24 12:18:23,672] Phase 2.1.1.7 PBP: Add part constraints | Checksum: 141a1728b
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18200 ; free virtual = 48415
[2024-07-24 12:18:23,672] Phase 2.1.1 Partition Driven Placement | Checksum: 141a1728b
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18201 ; free virtual = 48416
[2024-07-24 12:18:23,672] Phase 2.1 Floorplanning | Checksum: 1736ad4c6
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Time (s): cpu = 00:01:09 ; elapsed = 00:00:39 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18201 ; free virtual = 48416
[2024-07-24 12:18:23,672] 
[2024-07-24 12:18:23,672] Phase 2.2 Physical Synthesis After Floorplan
[2024-07-24 12:18:23,672] INFO: [Physopt 32-670] No setup violation found.  PSIP Post Floorplan SLR Replication was not performed.
[2024-07-24 12:18:23,672] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 6679.543 ; gain = 0.000 ; free physical = 18201 ; free virtual = 48416
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Summary of Physical Synthesis Optimizations
[2024-07-24 12:18:23,673] ============================================
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] |  Optimization                         |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] |  PSIP Post Floorplan SLR Replication  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Total                                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.2 Physical Synthesis After Floorplan | Checksum: 1736ad4c6
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:01:09 ; elapsed = 00:00:40 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18201 ; free virtual = 48416
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.3 Update Timing before SLR Path Opt
[2024-07-24 12:18:23,673] Phase 2.3 Update Timing before SLR Path Opt | Checksum: 1736ad4c6
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18200 ; free virtual = 48416
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.4 Post-Processing in Floorplanning
[2024-07-24 12:18:23,673] Phase 2.4 Post-Processing in Floorplanning | Checksum: 1736ad4c6
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:01:10 ; elapsed = 00:00:40 . Memory (MB): peak = 6679.543 ; gain = 732.188 ; free physical = 18200 ; free virtual = 48416
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.5 Global Placement Core
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.5.1 UpdateTiming Before Physical Synthesis
[2024-07-24 12:18:23,673] Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1b375e64f
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:04:00 ; elapsed = 00:01:30 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13862 ; free virtual = 44143
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.5.2 Physical Synthesis In Placer
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 6234 LUT instances to create LUTNM shape
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1138] End 1 Pass. Optimized 2777 nets or LUTs. Breaked 0 LUT, combined 2777 existing LUTs and moved 0 existing LUT
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1030] Pass 1. Identified 65 candidate driver sets for equivalent driver rewiring.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-661] Optimized 40 nets.  Re-placed 431 instances.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-775] End 1 Pass. Optimized 40 nets or cells. Created 0 new cell, deleted 8 existing cells and moved 431 existing cells
[2024-07-24 12:18:23,673] Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13872 ; free virtual = 44176
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_10/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_11/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_12/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1592 to 185 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 185.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1591 to 184 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 184.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1590 to 183 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 183.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1589 to 182 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 182.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1588 to 181 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 181.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_13/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1587 to 180 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 180.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_7/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_8/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[0]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[1]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1087 to 128 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 128.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[2]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1086 to 127 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 127.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[3]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1085 to 126 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 126.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[4]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1084 to 125 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 125.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-1132] Very high fanout net 'finn_design_i/ConvolutionInputGenerator_rtl_9/inst/impl/write_addr[5]' is not considered as a candidate in VHFN optimzation. The fanout considered for this optimization is changed from 1083 to 124 due to a timing constraint that prevent optimization on all of the loads. To force replication, set the FORCE_MAX_FANOUT property on the net to a number less than 124.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-65] No nets found for high-fanout optimization.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2024-07-24 12:18:23,673] INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
[2024-07-24 12:18:23,673] INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
[2024-07-24 12:18:23,673] INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
[2024-07-24 12:18:23,673] Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13872 ; free virtual = 44176
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Summary of Physical Synthesis Optimizations
[2024-07-24 12:18:23,673] ============================================
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] |  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] |  LUT Combining                                    |            0  |           2777  |                  2777  |           0  |           1  |  00:00:01  |
[2024-07-24 12:18:23,673] |  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Equivalent Driver Rewiring                       |            0  |              8  |                    40  |           0  |           1  |  00:00:04  |
[2024-07-24 12:18:23,673] |  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2024-07-24 12:18:23,673] |  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
[2024-07-24 12:18:23,673] |  Total                                            |            0  |           2785  |                  2817  |           0  |           5  |  00:00:05  |
[2024-07-24 12:18:23,673] -----------------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 2.5.2 Physical Synthesis In Placer | Checksum: 143563775
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:04:10 ; elapsed = 00:01:38 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13849 ; free virtual = 44153
[2024-07-24 12:18:23,673] Phase 2.5 Global Placement Core | Checksum: d2086c38
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:04:55 ; elapsed = 00:01:52 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13846 ; free virtual = 44172
[2024-07-24 12:18:23,673] Phase 2 Global Placement | Checksum: d2086c38
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:04:55 ; elapsed = 00:01:52 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13844 ; free virtual = 44170
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3 Detail Placement
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3.1 Commit Multi Column Macros
[2024-07-24 12:18:23,673] Phase 3.1 Commit Multi Column Macros | Checksum: 14c6bd78e
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:05:17 ; elapsed = 00:01:58 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13836 ; free virtual = 44161
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3.2 Commit Most Macros & LUTRAMs
[2024-07-24 12:18:23,673] Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: a1ee2ff6
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:05:24 ; elapsed = 00:02:01 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13807 ; free virtual = 44155
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3.3 Area Swap Optimization
[2024-07-24 12:18:23,673] Phase 3.3 Area Swap Optimization | Checksum: 12d8e8ccb
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Time (s): cpu = 00:05:44 ; elapsed = 00:02:07 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13796 ; free virtual = 44143
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3.4 Small Shape DP
[2024-07-24 12:18:23,673] 
[2024-07-24 12:18:23,673] Phase 3.4.1 splitSLRCrossingNets
[2024-07-24 12:18:23,673] Phase 3.4.1 splitSLRCrossingNets | Checksum: 81181024
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:05:45 ; elapsed = 00:02:08 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13796 ; free virtual = 44144
[2024-07-24 12:18:23,674] Phase 3.4 Small Shape DP | Checksum: 1766c465b
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:05:54 ; elapsed = 00:02:12 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13767 ; free virtual = 44114
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 3.5 Re-assign LUT pins
[2024-07-24 12:18:23,674] Phase 3.5 Re-assign LUT pins | Checksum: c78e58ea
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:05:55 ; elapsed = 00:02:13 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13820 ; free virtual = 44168
[2024-07-24 12:18:23,674] Phase 3 Detail Placement | Checksum: c78e58ea
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:05:55 ; elapsed = 00:02:14 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13667 ; free virtual = 44014
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4 Post Placement Optimization and Clean-Up
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1 Post Commit Optimization
[2024-07-24 12:18:23,674] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1.1 Post Placement Optimization
[2024-07-24 12:18:23,674] Post Placement Optimization Initialization | Checksum: aee90152
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1.1.1 BUFG Insertion
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Starting Physical Synthesis Task
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 1 Physical Synthesis Initialization
[2024-07-24 12:18:23,674] INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
[2024-07-24 12:18:23,674] INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.308 | TNS=0.000 |
[2024-07-24 12:18:23,674] Phase 1 Physical Synthesis Initialization | Checksum: 11d2d1a9f
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.69 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13781 ; free virtual = 44151
[2024-07-24 12:18:23,674] INFO: [Place 46-32] Processed net finn_design_i/MVAU_hls_0/MVAU_hls_0/inst/grp_Matrix_Vector_Activate_Stream_Batch_fu_540/p_ZL7threshs_233_U/E[0], BUFG insertion was skipped because the netlist editing failed.
[2024-07-24 12:18:23,674] INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 1.
[2024-07-24 12:18:23,674] Ending Physical Synthesis Task | Checksum: 11d2d1a9f
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13784 ; free virtual = 44175
[2024-07-24 12:18:23,674] Phase 4.1.1.1 BUFG Insertion | Checksum: aee90152
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:41 ; elapsed = 00:02:29 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13784 ; free virtual = 44175
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1.1.2 BUFG Replication
[2024-07-24 12:18:23,674] INFO: [Place 46-63] BUFG replication identified 0 candidate nets: Replicated nets: 0, Replicated BUFGs: 0, Replicated BUFG Driver: 0, Skipped due to Placement / Routing Conflict: 0, Skipped due to Timing: 0, Skipped due to constraints: 0
[2024-07-24 12:18:23,674] Phase 4.1.1.2 BUFG Replication | Checksum: aee90152
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:41 ; elapsed = 00:02:29 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13784 ; free virtual = 44175
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1.1.3 Post Placement Timing Optimization
[2024-07-24 12:18:23,674] INFO: [Place 30-746] Post Placement Timing Summary WNS=2.308. For the most accurate timing information please run report_timing.
[2024-07-24 12:18:23,674] Phase 4.1.1.3 Post Placement Timing Optimization | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:41 ; elapsed = 00:02:30 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13787 ; free virtual = 44178
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.1.1.4 Replication
[2024-07-24 12:18:23,674] INFO: [Place 46-19] Post Replication Timing Summary WNS=2.308. For the most accurate timing information please run report_timing.
[2024-07-24 12:18:23,674] Phase 4.1.1.4 Replication | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:42 ; elapsed = 00:02:30 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13787 ; free virtual = 44178
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:42 ; elapsed = 00:02:30 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13787 ; free virtual = 44178
[2024-07-24 12:18:23,674] Phase 4.1 Post Commit Optimization | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:06:42 ; elapsed = 00:02:30 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13787 ; free virtual = 44178
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.2 Post Placement Cleanup
[2024-07-24 12:18:23,674] Phase 4.2 Post Placement Cleanup | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:07:19 ; elapsed = 00:02:53 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13732 ; free virtual = 44145
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.3 Placer Reporting
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.3.1 Print Estimated Congestion
[2024-07-24 12:18:23,674] INFO: [Place 30-612] Post-Placement Estimated Congestion
[2024-07-24 12:18:23,674]  ________________________________________________________________________
[2024-07-24 12:18:23,674] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2024-07-24 12:18:23,674] | Direction | Region Size       | Region Size       | Region Size       |
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      North|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      South|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       East|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       West|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] SLR0:
[2024-07-24 12:18:23,674]  ________________________________________________________________________
[2024-07-24 12:18:23,674] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2024-07-24 12:18:23,674] | Direction | Region Size       | Region Size       | Region Size       |
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      North|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      South|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       East|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       West|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] SLR1:
[2024-07-24 12:18:23,674]  ________________________________________________________________________
[2024-07-24 12:18:23,674] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2024-07-24 12:18:23,674] | Direction | Region Size       | Region Size       | Region Size       |
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      North|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      South|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       East|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       West|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] SLR2:
[2024-07-24 12:18:23,674]  ________________________________________________________________________
[2024-07-24 12:18:23,674] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2024-07-24 12:18:23,674] | Direction | Region Size       | Region Size       | Region Size       |
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      North|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      South|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       East|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       West|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] SLR3:
[2024-07-24 12:18:23,674]  ________________________________________________________________________
[2024-07-24 12:18:23,674] |           | Global Congestion | Long Congestion   | Short Congestion  |
[2024-07-24 12:18:23,674] | Direction | Region Size       | Region Size       | Region Size       |
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      North|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |      South|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       East|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] |       West|                1x1|                1x1|                1x1|
[2024-07-24 12:18:23,674] |___________|___________________|___________________|___________________|
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.3.1 Print Estimated Congestion | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:07:20 ; elapsed = 00:02:54 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13732 ; free virtual = 44144
[2024-07-24 12:18:23,674] Phase 4.3 Placer Reporting | Checksum: f74b2aed
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Time (s): cpu = 00:07:20 ; elapsed = 00:02:54 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13732 ; free virtual = 44144
[2024-07-24 12:18:23,674] 
[2024-07-24 12:18:23,674] Phase 4.4 Final Placement Cleanup
[2024-07-24 12:18:23,674] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13732 ; free virtual = 44144
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:07:20 ; elapsed = 00:02:54 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13732 ; free virtual = 44144
[2024-07-24 12:18:23,675] Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17202c048
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:07:20 ; elapsed = 00:02:54 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13706 ; free virtual = 44118
[2024-07-24 12:18:23,675] Ending Placer Task | Checksum: cef0b099
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:07:21 ; elapsed = 00:02:55 . Memory (MB): peak = 11231.984 ; gain = 5284.629 ; free physical = 13706 ; free virtual = 44118
[2024-07-24 12:18:23,675] INFO: [Common 17-83] Releasing license: Implementation
[2024-07-24 12:18:23,675] 122 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,675] place_design completed successfully
[2024-07-24 12:18:23,675] place_design: Time (s): cpu = 00:07:24 ; elapsed = 00:02:56 . Memory (MB): peak = 11231.984 ; gain = 5348.660 ; free physical = 13705 ; free virtual = 44117
[2024-07-24 12:18:23,675] INFO: [runtcl-4] Executing : report_io -file finn_design_wrapper_io_placed.rpt
[2024-07-24 12:18:23,675] report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.31 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13770 ; free virtual = 44182
[2024-07-24 12:18:23,675] INFO: [runtcl-4] Executing : report_utilization -file finn_design_wrapper_utilization_placed.rpt -pb finn_design_wrapper_utilization_placed.pb
[2024-07-24 12:18:23,675] INFO: [runtcl-4] Executing : report_control_sets -verbose -file finn_design_wrapper_control_sets_placed.rpt
[2024-07-24 12:18:23,675] report_control_sets: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.3 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13767 ; free virtual = 44181
[2024-07-24 12:18:23,675] INFO: [Timing 38-480] Writing timing data to binary archive.
[2024-07-24 12:18:23,675] Writing XDEF routing.
[2024-07-24 12:18:23,675] Writing XDEF routing logical nets.
[2024-07-24 12:18:23,675] Writing XDEF routing special nets.
[2024-07-24 12:18:23,675] Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13630 ; free virtual = 44182
[2024-07-24 12:18:23,675] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_placed.dcp' has been generated.
[2024-07-24 12:18:23,675] write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13687 ; free virtual = 44156
[2024-07-24 12:18:23,675] Command: phys_opt_design
[2024-07-24 12:18:23,675] Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,675] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Starting Initial Update Timing Task
[2024-07-24 12:18:23,675] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2024-07-24 12:18:23,675] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:13 ; elapsed = 00:00:04 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13658 ; free virtual = 44127
[2024-07-24 12:18:23,675] INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
[2024-07-24 12:18:23,675] INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
[2024-07-24 12:18:23,675] INFO: [Common 17-83] Releasing license: Implementation
[2024-07-24 12:18:23,675] 131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,675] phys_opt_design completed successfully
[2024-07-24 12:18:23,675] INFO: [Timing 38-480] Writing timing data to binary archive.
[2024-07-24 12:18:23,675] Writing XDEF routing.
[2024-07-24 12:18:23,675] Writing XDEF routing logical nets.
[2024-07-24 12:18:23,675] Writing XDEF routing special nets.
[2024-07-24 12:18:23,675] Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13595 ; free virtual = 44181
[2024-07-24 12:18:23,675] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_physopt.dcp' has been generated.
[2024-07-24 12:18:23,675] write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13658 ; free virtual = 44181
[2024-07-24 12:18:23,675] Command: route_design
[2024-07-24 12:18:23,675] Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,675] INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
[2024-07-24 12:18:23,675] Running DRC as a precondition to command route_design
[2024-07-24 12:18:23,675] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,675] INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
[2024-07-24 12:18:23,675] INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Starting Routing Task
[2024-07-24 12:18:23,675] INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 1 Build RT Design
[2024-07-24 12:18:23,675] Checksum: PlaceDB: dc9650b ConstDB: 0 ShapeSum: c1274b8e RouteDB: 0
[2024-07-24 12:18:23,675] Nodegraph reading from file.  Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.88 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13654 ; free virtual = 44177
[2024-07-24 12:18:23,675] WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tvalid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tvalid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "s_axis_0_tdata[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axis_0_tdata[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] WARNING: [Route 35-198] Port "m_axis_0_tready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "m_axis_0_tready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
[2024-07-24 12:18:23,675] Post Restoration Checksum: NetGraph: eda67d11 | NumContArr: c32f8c97 | Constraints: 190a55ad | Timing: 0
[2024-07-24 12:18:23,675] Phase 1 Build RT Design | Checksum: 1c9e05f55
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13603 ; free virtual = 44126
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2 Router Initialization
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2.1 Fix Topology Constraints
[2024-07-24 12:18:23,675] Phase 2.1 Fix Topology Constraints | Checksum: 1c9e05f55
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13652 ; free virtual = 44175
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2.2 Pre Route Cleanup
[2024-07-24 12:18:23,675] Phase 2.2 Pre Route Cleanup | Checksum: 1c9e05f55
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:23 ; elapsed = 00:00:09 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13613 ; free virtual = 44137
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2.3 Global Clock Net Routing
[2024-07-24 12:18:23,675] Phase 2.3 Global Clock Net Routing | Checksum: 1c9e05f55
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:28 ; elapsed = 00:00:10 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13611 ; free virtual = 44154
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2.4 Update Timing
[2024-07-24 12:18:23,675] Phase 2.4 Update Timing | Checksum: 2b876804f
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13629 ; free virtual = 44173
[2024-07-24 12:18:23,675] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.510  | TNS=0.000  | WHS=-0.004 | THS=-0.194 |
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Router Utilization Summary
[2024-07-24 12:18:23,675]   Global Vertical Routing Utilization    = 0 %
[2024-07-24 12:18:23,675]   Global Horizontal Routing Utilization  = 0 %
[2024-07-24 12:18:23,675]   Routable Net Status*
[2024-07-24 12:18:23,675]   *Does not include unroutable nets such as driverless and loadless.
[2024-07-24 12:18:23,675]   Run report_route_status for detailed report.
[2024-07-24 12:18:23,675]   Number of Failed Nets               = 57480
[2024-07-24 12:18:23,675]     (Failed Nets is the sum of unrouted and partially routed nets)
[2024-07-24 12:18:23,675]   Number of Unrouted Nets             = 45419
[2024-07-24 12:18:23,675]   Number of Partially Routed Nets     = 12061
[2024-07-24 12:18:23,675]   Number of Node Overlaps             = 0
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 2 Router Initialization | Checksum: 2b9e5d703
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:55 ; elapsed = 00:00:19 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13155 ; free virtual = 43723
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 3 Initial Routing
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 3.1 Global Routing
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 3.1.1 SLL Assignment
[2024-07-24 12:18:23,675] Number SLLs per Column: 1440
[2024-07-24 12:18:23,675] Estimated SLL Demand Per Column:
[2024-07-24 12:18:23,675]   SLR [2-3]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     1 (  0%)     7 (  0%)     1 (  0%)     1 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:    10 Available: 23040 Utilization(%): 0.04
[2024-07-24 12:18:23,675]   SLR [1-2]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
[2024-07-24 12:18:23,675]   SLR [0-1]        0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)     0 (  0%)  Demand:     0 Available: 23040 Utilization(%): 0.00
[2024-07-24 12:18:23,675] Phase 3.1.1 SLL Assignment | Checksum: 21b6deced
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13154 ; free virtual = 43721
[2024-07-24 12:18:23,675] Phase 3.1 Global Routing | Checksum: 21b6deced
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:00:56 ; elapsed = 00:00:19 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13155 ; free virtual = 43721
[2024-07-24 12:18:23,675] Phase 3 Initial Routing | Checksum: 17b676097
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Time (s): cpu = 00:01:16 ; elapsed = 00:00:25 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13179 ; free virtual = 43737
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 4 Rip-up And Reroute
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 4.1 Global Iteration 0
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 11120
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 502
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 8
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 3
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 1
[2024-07-24 12:18:23,675]  Number of Nodes with overlaps = 0
[2024-07-24 12:18:23,675] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.096  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2024-07-24 12:18:23,675] 
[2024-07-24 12:18:23,675] Phase 4.1 Global Iteration 0 | Checksum: 133fc0c1f
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:06 ; elapsed = 00:00:48 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12950 ; free virtual = 43519
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 4.2 Additional Iteration for Hold
[2024-07-24 12:18:23,676] Phase 4.2 Additional Iteration for Hold | Checksum: 137b0e4a0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:07 ; elapsed = 00:00:48 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12948 ; free virtual = 43516
[2024-07-24 12:18:23,676] Phase 4 Rip-up And Reroute | Checksum: 137b0e4a0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:07 ; elapsed = 00:00:48 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12948 ; free virtual = 43517
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 5 Delay and Skew Optimization
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 5.1 Delay CleanUp
[2024-07-24 12:18:23,676] Phase 5.1 Delay CleanUp | Checksum: 137b0e4a0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:07 ; elapsed = 00:00:49 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12945 ; free virtual = 43514
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 5.2 Clock Skew Optimization
[2024-07-24 12:18:23,676] Phase 5.2 Clock Skew Optimization | Checksum: 137b0e4a0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:08 ; elapsed = 00:00:49 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12945 ; free virtual = 43513
[2024-07-24 12:18:23,676] Phase 5 Delay and Skew Optimization | Checksum: 137b0e4a0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:08 ; elapsed = 00:00:49 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12944 ; free virtual = 43513
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 6 Post Hold Fix
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 6.1 Hold Fix Iter
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 6.1.1 Update Timing
[2024-07-24 12:18:23,676] Phase 6.1.1 Update Timing | Checksum: 13d47d017
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:14 ; elapsed = 00:00:51 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12937 ; free virtual = 43506
[2024-07-24 12:18:23,676] INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.096  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 6.1 Hold Fix Iter | Checksum: 13d47d017
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:14 ; elapsed = 00:00:51 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12935 ; free virtual = 43505
[2024-07-24 12:18:23,676] Phase 6 Post Hold Fix | Checksum: 13d47d017
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:15 ; elapsed = 00:00:51 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12933 ; free virtual = 43502
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 7 Route finalize
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Router Utilization Summary
[2024-07-24 12:18:23,676]   Global Vertical Routing Utilization    = 0.517611 %
[2024-07-24 12:18:23,676]   Global Horizontal Routing Utilization  = 0.50921 %
[2024-07-24 12:18:23,676]   Routable Net Status*
[2024-07-24 12:18:23,676]   *Does not include unroutable nets such as driverless and loadless.
[2024-07-24 12:18:23,676]   Run report_route_status for detailed report.
[2024-07-24 12:18:23,676]   Number of Failed Nets               = 0
[2024-07-24 12:18:23,676]     (Failed Nets is the sum of unrouted and partially routed nets)
[2024-07-24 12:18:23,676]   Number of Unrouted Nets             = 0
[2024-07-24 12:18:23,676]   Number of Partially Routed Nets     = 0
[2024-07-24 12:18:23,676]   Number of Node Overlaps             = 0
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 7 Route finalize | Checksum: 126dd9359
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:17 ; elapsed = 00:00:52 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12938 ; free virtual = 43507
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 8 Verifying routed nets
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676]  Verification completed successfully
[2024-07-24 12:18:23,676] Phase 8 Verifying routed nets | Checksum: 126dd9359
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:17 ; elapsed = 00:00:52 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12941 ; free virtual = 43508
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 9 Depositing Routes
[2024-07-24 12:18:23,676] Phase 9 Depositing Routes | Checksum: 126dd9359
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:19 ; elapsed = 00:00:53 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12932 ; free virtual = 43501
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 10 Resolve XTalk
[2024-07-24 12:18:23,676] Phase 10 Resolve XTalk | Checksum: 126dd9359
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:20 ; elapsed = 00:00:54 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12928 ; free virtual = 43497
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 11 Post Router Timing
[2024-07-24 12:18:23,676] INFO: [Route 35-57] Estimated Timing Summary | WNS=2.096  | TNS=0.000  | WHS=0.013  | THS=0.000  |
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
[2024-07-24 12:18:23,676] Phase 11 Post Router Timing | Checksum: 126dd9359
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:23 ; elapsed = 00:00:54 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12921 ; free virtual = 43489
[2024-07-24 12:18:23,676] INFO: [Route 35-16] Router Completed Successfully
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Phase 12 Post-Route Event Processing
[2024-07-24 12:18:23,676] Phase 12 Post-Route Event Processing | Checksum: 1ac557f58
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:24 ; elapsed = 00:00:55 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12921 ; free virtual = 43490
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Time (s): cpu = 00:02:24 ; elapsed = 00:00:55 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12921 ; free virtual = 43490
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Routing Is Done.
[2024-07-24 12:18:23,676] INFO: [Common 17-83] Releasing license: Implementation
[2024-07-24 12:18:23,676] 145 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,676] route_design completed successfully
[2024-07-24 12:18:23,676] route_design: Time (s): cpu = 00:02:29 ; elapsed = 00:00:57 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 12919 ; free virtual = 43487
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2024-07-24 12:18:23,676] Command: report_drc -file finn_design_wrapper_drc_routed.rpt -pb finn_design_wrapper_drc_routed.pb -rpx finn_design_wrapper_drc_routed.rpx
[2024-07-24 12:18:23,676] INFO: [IP_Flow 19-1839] IP Catalog is up to date.
[2024-07-24 12:18:23,676] INFO: [DRC 23-27] Running DRC with 8 threads
[2024-07-24 12:18:23,676] INFO: [Vivado_Tcl 2-168] The results of DRC are in file /tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_drc_routed.rpt.
[2024-07-24 12:18:23,676] report_drc completed successfully
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2024-07-24 12:18:23,676] Command: report_methodology -file finn_design_wrapper_methodology_drc_routed.rpt -pb finn_design_wrapper_methodology_drc_routed.pb -rpx finn_design_wrapper_methodology_drc_routed.rpx
[2024-07-24 12:18:23,676] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,676] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2024-07-24 12:18:23,676] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2024-07-24 12:18:23,676] INFO: [DRC 23-133] Running Methodology with 8 threads
[2024-07-24 12:18:23,676] INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_methodology_drc_routed.rpt.
[2024-07-24 12:18:23,676] report_methodology completed successfully
[2024-07-24 12:18:23,676] report_methodology: Time (s): cpu = 00:00:24 ; elapsed = 00:00:06 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13051 ; free virtual = 43619
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2024-07-24 12:18:23,676] Command: report_power -file finn_design_wrapper_power_routed.rpt -pb finn_design_wrapper_power_summary_routed.pb -rpx finn_design_wrapper_power_routed.rpx
[2024-07-24 12:18:23,676] INFO: [Timing 38-35] Done setting XDC timing constraints.
[2024-07-24 12:18:23,676] Running Vector-less Activity Propagation...
[2024-07-24 12:18:23,676] 
[2024-07-24 12:18:23,676] Finished Running Vector-less Activity Propagation
[2024-07-24 12:18:23,676] 155 Infos, 14 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,676] report_power completed successfully
[2024-07-24 12:18:23,676] report_power: Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13596 ; free virtual = 44152
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_route_status -file finn_design_wrapper_route_status.rpt -pb finn_design_wrapper_route_status.pb
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file finn_design_wrapper_timing_summary_routed.rpt -pb finn_design_wrapper_timing_summary_routed.pb -rpx finn_design_wrapper_timing_summary_routed.rpx -warn_on_violation
[2024-07-24 12:18:23,676] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2024-07-24 12:18:23,676] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_incremental_reuse -file finn_design_wrapper_incremental_reuse_routed.rpt
[2024-07-24 12:18:23,676] INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_clock_utilization -file finn_design_wrapper_clock_utilization_routed.rpt
[2024-07-24 12:18:23,676] report_clock_utilization: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13584 ; free virtual = 44161
[2024-07-24 12:18:23,676] INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file finn_design_wrapper_bus_skew_routed.rpt -pb finn_design_wrapper_bus_skew_routed.pb -rpx finn_design_wrapper_bus_skew_routed.rpx
[2024-07-24 12:18:23,676] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: min_max.
[2024-07-24 12:18:23,676] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2024-07-24 12:18:23,676] INFO: [Timing 38-480] Writing timing data to binary archive.
[2024-07-24 12:18:23,676] Writing XDEF routing.
[2024-07-24 12:18:23,676] Writing XDEF routing logical nets.
[2024-07-24 12:18:23,677] Writing XDEF routing special nets.
[2024-07-24 12:18:23,677] Write XDEF Complete: Time (s): cpu = 00:00:09 ; elapsed = 00:00:03 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13436 ; free virtual = 44148
[2024-07-24 12:18:23,677] INFO: [Common 17-1381] The checkpoint '/tmp/finn_dev_dais/synth_out_of_context_zh5zuqrr/results_finn_design_wrapper/vivadocompile/vivadocompile.runs/impl_1/finn_design_wrapper_routed.dcp' has been generated.
[2024-07-24 12:18:23,677] write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 11231.984 ; gain = 0.000 ; free physical = 13501 ; free virtual = 44120
[2024-07-24 12:18:23,677] INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 12:17:11 2024...
[2024-07-24 12:18:23,677] [Wed Jul 24 12:17:26 2024] impl_1 finished
[2024-07-24 12:18:23,677] wait_on_runs: Time (s): cpu = 00:02:24 ; elapsed = 00:08:46 . Memory (MB): peak = 2031.980 ; gain = 0.000 ; free physical = 23320 ; free virtual = 53983
[2024-07-24 12:18:23,677] # open_run impl_1
[2024-07-24 12:18:23,677] INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
[2024-07-24 12:18:23,677] Netlist sorting complete. Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3319.246 ; gain = 0.000 ; free physical = 22037 ; free virtual = 52700
[2024-07-24 12:18:23,677] INFO: [Netlist 29-17] Analyzing 5965 Unisim elements for replacement
[2024-07-24 12:18:23,677] INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
[2024-07-24 12:18:23,677] INFO: [Project 1-479] Netlist was created with Vivado 2023.1
[2024-07-24 12:18:23,677] INFO: [Project 1-570] Preparing netlist for logic optimization
[2024-07-24 12:18:23,677] INFO: [Timing 38-478] Restoring timing data from binary archive.
[2024-07-24 12:18:23,677] INFO: [Timing 38-479] Binary timing data restore complete.
[2024-07-24 12:18:23,677] INFO: [Project 1-856] Restoring constraints from binary archive.
[2024-07-24 12:18:23,677] INFO: [Project 1-853] Binary constraint restore complete.
[2024-07-24 12:18:23,677] Reading XDEF placement.
[2024-07-24 12:18:23,677] Reading placer database...
[2024-07-24 12:18:23,677] Reading XDEF routing.
[2024-07-24 12:18:23,677] Read XDEF Files: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4164.645 ; gain = 93.039 ; free physical = 21279 ; free virtual = 51964
[2024-07-24 12:18:23,677] Restored from archive | CPU: 3.640000 secs | Memory: 108.503296 MB |
[2024-07-24 12:18:23,677] Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4164.645 ; gain = 93.039 ; free physical = 21279 ; free virtual = 51964
[2024-07-24 12:18:23,677] Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4420.879 ; gain = 0.000 ; free physical = 21014 ; free virtual = 51699
[2024-07-24 12:18:23,677] INFO: [Project 1-111] Unisim Transformation Summary:
[2024-07-24 12:18:23,677]   A total of 1540 instances were transformed.
[2024-07-24 12:18:23,677]   DSP48E1 => DSP48E2 (inverted pins: OPMODE[5], RSTD, RSTM, RSTP) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 43 instances
[2024-07-24 12:18:23,677]   DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 13 instances
[2024-07-24 12:18:23,677]   DSP48E2 => DSP48E2 (inverted pins: OPMODE[5], OPMODE[4]) (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance
[2024-07-24 12:18:23,677]   RAM256X1S => RAM256X1S (MUXF7(x2), MUXF8, RAMS64E(x4)): 8 instances
[2024-07-24 12:18:23,677]   RAM32M16 => RAM32M16 (RAMD32(x14), RAMS32(x2)): 4 instances
[2024-07-24 12:18:23,677]   RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances
[2024-07-24 12:18:23,677]   RAM32X1S => RAM32X1S (RAMS32): 8 instances
[2024-07-24 12:18:23,677]   RAM64M => RAM64M (RAMD64E(x4)): 11 instances
[2024-07-24 12:18:23,677]   RAM64M8 => RAM64M8 (RAMD64E(x8)): 1439 instances
[2024-07-24 12:18:23,677]   RAM64X1D => RAM64X1D (RAMD64E(x2)): 11 instances
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] open_run: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 4420.879 ; gain = 2388.898 ; free physical = 21014 ; free virtual = 51699
[2024-07-24 12:18:23,677] # report_utilization
[2024-07-24 12:18:23,677] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
[2024-07-24 12:18:23,677] ---------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,677] | Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
[2024-07-24 12:18:23,677] | Date         : Wed Jul 24 12:17:47 2024
[2024-07-24 12:18:23,677] | Host         : finn_dev_dais running 64-bit Ubuntu 22.04.1 LTS
[2024-07-24 12:18:23,677] | Command      : report_utilization
[2024-07-24 12:18:23,677] | Design       : finn_design_wrapper
[2024-07-24 12:18:23,677] | Device       : xcu250-figd2104-2L-e
[2024-07-24 12:18:23,677] | Speed File   : -2L
[2024-07-24 12:18:23,677] | Design State : Routed
[2024-07-24 12:18:23,677] ---------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] Utilization Design Information
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] Table of Contents
[2024-07-24 12:18:23,677] -----------------
[2024-07-24 12:18:23,677] 1. CLB Logic
[2024-07-24 12:18:23,677] 1.1 Summary of Registers by Type
[2024-07-24 12:18:23,677] 2. CLB Logic Distribution
[2024-07-24 12:18:23,677] 3. BLOCKRAM
[2024-07-24 12:18:23,677] 4. ARITHMETIC
[2024-07-24 12:18:23,677] 5. I/O
[2024-07-24 12:18:23,677] 6. CLOCK
[2024-07-24 12:18:23,677] 7. ADVANCED
[2024-07-24 12:18:23,677] 8. CONFIGURATION
[2024-07-24 12:18:23,677] 9. Primitives
[2024-07-24 12:18:23,677] 10. Black Boxes
[2024-07-24 12:18:23,677] 11. Instantiated Netlists
[2024-07-24 12:18:23,677] 12. SLR Connectivity
[2024-07-24 12:18:23,677] 13. SLR Connectivity Matrix
[2024-07-24 12:18:23,677] 14. SLR CLB Logic and Dedicated Block Utilization
[2024-07-24 12:18:23,677] 15. SLR IO Utilization
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 1. CLB Logic
[2024-07-24 12:18:23,677] ------------
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] +----------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] |          Site Type         |  Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,677] +----------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] | CLB LUTs                   | 38768 |     0 |          0 |   1728000 |  2.24 |
[2024-07-24 12:18:23,677] |   LUT as Logic             | 25184 |     0 |          0 |   1728000 |  1.46 |
[2024-07-24 12:18:23,677] |   LUT as Memory            | 13584 |     0 |          0 |    791040 |  1.72 |
[2024-07-24 12:18:23,677] |     LUT as Distributed RAM | 11648 |     0 |            |           |       |
[2024-07-24 12:18:23,677] |     LUT as Shift Register  |  1936 |     0 |            |           |       |
[2024-07-24 12:18:23,677] | CLB Registers              | 24746 |     0 |          0 |   3456000 |  0.72 |
[2024-07-24 12:18:23,677] |   Register as Flip Flop    | 24746 |     0 |          0 |   3456000 |  0.72 |
[2024-07-24 12:18:23,677] |   Register as Latch        |     0 |     0 |          0 |   3456000 |  0.00 |
[2024-07-24 12:18:23,677] | CARRY8                     |   969 |     0 |          0 |    216000 |  0.45 |
[2024-07-24 12:18:23,677] | F7 Muxes                   |  2537 |     0 |          0 |    864000 |  0.29 |
[2024-07-24 12:18:23,677] | F8 Muxes                   |   943 |     0 |          0 |    432000 |  0.22 |
[2024-07-24 12:18:23,677] | F9 Muxes                   |     0 |     0 |          0 |    216000 |  0.00 |
[2024-07-24 12:18:23,677] +----------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] * Warning! LUT value is adjusted to account for LUT combining.
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 1.1 Summary of Registers by Type
[2024-07-24 12:18:23,677] --------------------------------
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] +-------+--------------+-------------+--------------+
[2024-07-24 12:18:23,677] | Total | Clock Enable | Synchronous | Asynchronous |
[2024-07-24 12:18:23,677] +-------+--------------+-------------+--------------+
[2024-07-24 12:18:23,677] | 0     |            _ |           - |            - |
[2024-07-24 12:18:23,677] | 0     |            _ |           - |          Set |
[2024-07-24 12:18:23,677] | 0     |            _ |           - |        Reset |
[2024-07-24 12:18:23,677] | 0     |            _ |         Set |            - |
[2024-07-24 12:18:23,677] | 0     |            _ |       Reset |            - |
[2024-07-24 12:18:23,677] | 0     |          Yes |           - |            - |
[2024-07-24 12:18:23,677] | 0     |          Yes |           - |          Set |
[2024-07-24 12:18:23,677] | 0     |          Yes |           - |        Reset |
[2024-07-24 12:18:23,677] | 1286  |          Yes |         Set |            - |
[2024-07-24 12:18:23,677] | 23460 |          Yes |       Reset |            - |
[2024-07-24 12:18:23,677] +-------+--------------+-------------+--------------+
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 2. CLB Logic Distribution
[2024-07-24 12:18:23,677] -------------------------
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] |                  Site Type                 |  Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,677] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] | CLB                                        |  8181 |     0 |          0 |    216000 |  3.79 |
[2024-07-24 12:18:23,677] |   CLBL                                     |  4243 |     0 |            |           |       |
[2024-07-24 12:18:23,677] |   CLBM                                     |  3938 |     0 |            |           |       |
[2024-07-24 12:18:23,677] | LUT as Logic                               | 25184 |     0 |          0 |   1728000 |  1.46 |
[2024-07-24 12:18:23,677] |   using O5 output only                     |  1510 |       |            |           |       |
[2024-07-24 12:18:23,677] |   using O6 output only                     | 17630 |       |            |           |       |
[2024-07-24 12:18:23,677] |   using O5 and O6                          |  6044 |       |            |           |       |
[2024-07-24 12:18:23,677] | LUT as Memory                              | 13584 |     0 |          0 |    791040 |  1.72 |
[2024-07-24 12:18:23,677] |   LUT as Distributed RAM                   | 11648 |     0 |            |           |       |
[2024-07-24 12:18:23,677] |     using O5 output only                   |     0 |       |            |           |       |
[2024-07-24 12:18:23,677] |     using O6 output only                   | 11610 |       |            |           |       |
[2024-07-24 12:18:23,677] |     using O5 and O6                        |    38 |       |            |           |       |
[2024-07-24 12:18:23,677] |   LUT as Shift Register                    |  1936 |     0 |            |           |       |
[2024-07-24 12:18:23,677] |     using O5 output only                   |     0 |       |            |           |       |
[2024-07-24 12:18:23,677] |     using O6 output only                   |  1936 |       |            |           |       |
[2024-07-24 12:18:23,677] |     using O5 and O6                        |     0 |       |            |           |       |
[2024-07-24 12:18:23,677] | CLB Registers                              | 24746 |     0 |          0 |   3456000 |  0.72 |
[2024-07-24 12:18:23,677] |   Register driven from within the CLB      | 11231 |       |            |           |       |
[2024-07-24 12:18:23,677] |   Register driven from outside the CLB     | 13515 |       |            |           |       |
[2024-07-24 12:18:23,677] |     LUT in front of the register is unused | 10300 |       |            |           |       |
[2024-07-24 12:18:23,677] |     LUT in front of the register is used   |  3215 |       |            |           |       |
[2024-07-24 12:18:23,677] | Unique Control Sets                        |  3529 |       |          0 |    432000 |  0.82 |
[2024-07-24 12:18:23,677] +--------------------------------------------+-------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] * * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] 3. BLOCKRAM
[2024-07-24 12:18:23,677] -----------
[2024-07-24 12:18:23,677] 
[2024-07-24 12:18:23,677] +-------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,677] |     Site Type     | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +-------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | Block RAM Tile    |  843 |     0 |          0 |      2688 | 31.36 |
[2024-07-24 12:18:23,678] |   RAMB36/FIFO*    |  795 |     0 |          0 |      2688 | 29.58 |
[2024-07-24 12:18:23,678] |     RAMB36E2 only |  795 |       |            |           |       |
[2024-07-24 12:18:23,678] |   RAMB18          |   96 |     0 |          0 |      5376 |  1.79 |
[2024-07-24 12:18:23,678] |     RAMB18E2 only |   96 |       |            |           |       |
[2024-07-24 12:18:23,678] | URAM              |    0 |     0 |          0 |      1280 |  0.00 |
[2024-07-24 12:18:23,678] +-------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] * Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 4. ARITHMETIC
[2024-07-24 12:18:23,678] -------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] |    Site Type   | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | DSPs           |   57 |     0 |          0 |     12288 |  0.46 |
[2024-07-24 12:18:23,678] |   DSP48E2 only |   57 |       |            |           |       |
[2024-07-24 12:18:23,678] +----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 5. I/O
[2024-07-24 12:18:23,678] ------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] |     Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | Bonded IOB       |    0 |     0 |          0 |       676 |  0.00 |
[2024-07-24 12:18:23,678] | HPIOB_M          |    0 |     0 |          0 |       312 |  0.00 |
[2024-07-24 12:18:23,678] | HPIOB_S          |    0 |     0 |          0 |       312 |  0.00 |
[2024-07-24 12:18:23,678] | HPIOB_SNGL       |    0 |     0 |          0 |        52 |  0.00 |
[2024-07-24 12:18:23,678] | HPIOBDIFFINBUF   |    0 |     0 |          0 |       384 |  0.00 |
[2024-07-24 12:18:23,678] | HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       384 |  0.00 |
[2024-07-24 12:18:23,678] | BITSLICE_CONTROL |    0 |     0 |          0 |       128 |  0.00 |
[2024-07-24 12:18:23,678] | BITSLICE_RX_TX   |    0 |     0 |          0 |      4992 |  0.00 |
[2024-07-24 12:18:23,678] | BITSLICE_TX      |    0 |     0 |          0 |       128 |  0.00 |
[2024-07-24 12:18:23,678] | RIU_OR           |    0 |     0 |          0 |        64 |  0.00 |
[2024-07-24 12:18:23,678] +------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 6. CLOCK
[2024-07-24 12:18:23,678] --------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] |       Site Type      | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +----------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | GLOBAL CLOCK BUFFERs |    0 |     0 |          0 |      1344 |  0.00 |
[2024-07-24 12:18:23,678] |   BUFGCE             |    0 |     0 |          0 |       384 |  0.00 |
[2024-07-24 12:18:23,678] |   BUFGCE_DIV         |    0 |     0 |          0 |        64 |  0.00 |
[2024-07-24 12:18:23,678] |   BUFG_GT            |    0 |     0 |          0 |       768 |  0.00 |
[2024-07-24 12:18:23,678] |   BUFGCTRL*          |    0 |     0 |          0 |       128 |  0.00 |
[2024-07-24 12:18:23,678] | PLL                  |    0 |     0 |          0 |        32 |  0.00 |
[2024-07-24 12:18:23,678] | MMCM                 |    0 |     0 |          0 |        16 |  0.00 |
[2024-07-24 12:18:23,678] +----------------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] * Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 7. ADVANCED
[2024-07-24 12:18:23,678] -----------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +-----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] |    Site Type    | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +-----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | CMACE4          |    0 |     0 |          0 |        12 |  0.00 |
[2024-07-24 12:18:23,678] | GTYE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
[2024-07-24 12:18:23,678] | GTYE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
[2024-07-24 12:18:23,678] | ILKNE4          |    0 |     0 |          0 |         8 |  0.00 |
[2024-07-24 12:18:23,678] | OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
[2024-07-24 12:18:23,678] | OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
[2024-07-24 12:18:23,678] | PCIE40E4        |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] | SYSMONE4        |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] +-----------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 8. CONFIGURATION
[2024-07-24 12:18:23,678] ----------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +-------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] |  Site Type  | Used | Fixed | Prohibited | Available | Util% |
[2024-07-24 12:18:23,678] +-------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] | BSCANE2     |    0 |     0 |          0 |        16 |  0.00 |
[2024-07-24 12:18:23,678] | DNA_PORTE2  |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] | EFUSE_USR   |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] | FRAME_ECCE4 |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] | ICAPE3      |    0 |     0 |          0 |         8 |  0.00 |
[2024-07-24 12:18:23,678] | MASTER_JTAG |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] | STARTUPE3   |    0 |     0 |          0 |         4 |  0.00 |
[2024-07-24 12:18:23,678] +-------------+------+-------+------------+-----------+-------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 9. Primitives
[2024-07-24 12:18:23,678] -------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------+-------+---------------------+
[2024-07-24 12:18:23,678] | Ref Name |  Used | Functional Category |
[2024-07-24 12:18:23,678] +----------+-------+---------------------+
[2024-07-24 12:18:23,678] | FDRE     | 23460 |            Register |
[2024-07-24 12:18:23,678] | RAMD64E  | 11578 |                 CLB |
[2024-07-24 12:18:23,678] | LUT6     |  8918 |                 CLB |
[2024-07-24 12:18:23,678] | LUT4     |  8477 |                 CLB |
[2024-07-24 12:18:23,678] | LUT3     |  4979 |                 CLB |
[2024-07-24 12:18:23,678] | LUT5     |  4169 |                 CLB |
[2024-07-24 12:18:23,678] | LUT2     |  4063 |                 CLB |
[2024-07-24 12:18:23,678] | MUXF7    |  2537 |                 CLB |
[2024-07-24 12:18:23,678] | SRLC32E  |  1792 |                 CLB |
[2024-07-24 12:18:23,678] | FDSE     |  1286 |            Register |
[2024-07-24 12:18:23,678] | CARRY8   |   969 |                 CLB |
[2024-07-24 12:18:23,678] | MUXF8    |   943 |                 CLB |
[2024-07-24 12:18:23,678] | RAMB36E2 |   795 |            BLOCKRAM |
[2024-07-24 12:18:23,678] | LUT1     |   622 |                 CLB |
[2024-07-24 12:18:23,678] | SRL16E   |   144 |                 CLB |
[2024-07-24 12:18:23,678] | RAMB18E2 |    96 |            BLOCKRAM |
[2024-07-24 12:18:23,678] | RAMD32   |    60 |                 CLB |
[2024-07-24 12:18:23,678] | DSP48E2  |    57 |          Arithmetic |
[2024-07-24 12:18:23,678] | RAMS64E  |    32 |                 CLB |
[2024-07-24 12:18:23,678] | RAMS32   |    16 |                 CLB |
[2024-07-24 12:18:23,678] +----------+-------+---------------------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 10. Black Boxes
[2024-07-24 12:18:23,678] ---------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------+------+
[2024-07-24 12:18:23,678] | Ref Name | Used |
[2024-07-24 12:18:23,678] +----------+------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 11. Instantiated Netlists
[2024-07-24 12:18:23,678] -------------------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------+------+
[2024-07-24 12:18:23,678] | Ref Name | Used |
[2024-07-24 12:18:23,678] +----------+------+
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] 12. SLR Connectivity
[2024-07-24 12:18:23,678] --------------------
[2024-07-24 12:18:23,678] 
[2024-07-24 12:18:23,678] +----------------------------------+------+-------+-----------+-------+
[2024-07-24 12:18:23,678] |                                  | Used | Fixed | Available | Util% |
[2024-07-24 12:18:23,678] +----------------------------------+------+-------+-----------+-------+
[2024-07-24 12:18:23,678] | SLR3 <-> SLR2                    |    9 |       |     23040 |  0.04 |
[2024-07-24 12:18:23,678] |   SLR2 -> SLR3                   |    3 |       |           |  0.01 |
[2024-07-24 12:18:23,678] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,678] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,678] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,678] |   SLR3 -> SLR2                   |    6 |       |           |  0.03 |
[2024-07-24 12:18:23,678] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,678] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,678] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] | SLR2 <-> SLR1                    |    0 |       |     23040 |  0.00 |
[2024-07-24 12:18:23,679] |   SLR1 -> SLR2                   |    0 |       |           |  0.00 |
[2024-07-24 12:18:23,679] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |   SLR2 -> SLR1                   |    0 |       |           |  0.00 |
[2024-07-24 12:18:23,679] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] | SLR1 <-> SLR0                    |    0 |       |     23040 |  0.00 |
[2024-07-24 12:18:23,679] |   SLR0 -> SLR1                   |    0 |       |           |  0.00 |
[2024-07-24 12:18:23,679] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |   SLR1 -> SLR0                   |    0 |       |           |  0.00 |
[2024-07-24 12:18:23,679] |     Using TX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using RX_REG only            |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] |     Using Both TX_REG and RX_REG |    0 |     0 |           |       |
[2024-07-24 12:18:23,679] +----------------------------------+------+-------+-----------+-------+
[2024-07-24 12:18:23,679] | Total SLLs Used                  |    9 |       |           |       |
[2024-07-24 12:18:23,679] +----------------------------------+------+-------+-----------+-------+
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 13. SLR Connectivity Matrix
[2024-07-24 12:18:23,679] ---------------------------
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] +-----------+------+------+------+------+
[2024-07-24 12:18:23,679] | FROM \ TO | SLR3 | SLR2 | SLR1 | SLR0 |
[2024-07-24 12:18:23,679] +-----------+------+------+------+------+
[2024-07-24 12:18:23,679] | SLR3      |    0 |    6 |    0 |    0 |
[2024-07-24 12:18:23,679] | SLR2      |    3 |    0 |    0 |    0 |
[2024-07-24 12:18:23,679] | SLR1      |    0 |    0 |    0 |    0 |
[2024-07-24 12:18:23,679] | SLR0      |    0 |    0 |    0 |    0 |
[2024-07-24 12:18:23,679] +-----------+------+------+------+------+
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 14. SLR CLB Logic and Dedicated Block Utilization
[2024-07-24 12:18:23,679] -------------------------------------------------
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] +----------------------------+------+------+-------+-------+--------+--------+--------+--------+
[2024-07-24 12:18:23,679] |          Site Type         | SLR0 | SLR1 |  SLR2 |  SLR3 | SLR0 % | SLR1 % | SLR2 % | SLR3 % |
[2024-07-24 12:18:23,679] +----------------------------+------+------+-------+-------+--------+--------+--------+--------+
[2024-07-24 12:18:23,679] | CLB                        |    0 |    0 |  2345 |  5836 |   0.00 |   0.00 |   4.34 |  10.81 |
[2024-07-24 12:18:23,679] |   CLBL                     |    0 |    0 |  1347 |  2896 |   0.00 |   0.00 |   4.60 |   9.89 |
[2024-07-24 12:18:23,679] |   CLBM                     |    0 |    0 |   998 |  2940 |   0.00 |   0.00 |   4.04 |  11.89 |
[2024-07-24 12:18:23,679] | CLB LUTs                   |    0 |    0 | 10396 | 28372 |   0.00 |   0.00 |   2.41 |   6.57 |
[2024-07-24 12:18:23,679] |   LUT as Logic             |    0 |    0 |  8653 | 16531 |   0.00 |   0.00 |   2.00 |   3.83 |
[2024-07-24 12:18:23,679] |   LUT as Memory            |    0 |    0 |  1743 | 11841 |   0.00 |   0.00 |   0.88 |   5.99 |
[2024-07-24 12:18:23,679] |     LUT as Distributed RAM |    0 |    0 |  1536 | 10112 |   0.00 |   0.00 |   0.78 |   5.11 |
[2024-07-24 12:18:23,679] |     LUT as Shift Register  |    0 |    0 |   207 |  1729 |   0.00 |   0.00 |   0.10 |   0.87 |
[2024-07-24 12:18:23,679] | CLB Registers              |    0 |    0 |  8555 | 16191 |   0.00 |   0.00 |   0.99 |   1.87 |
[2024-07-24 12:18:23,679] | CARRY8                     |    0 |    0 |   432 |   537 |   0.00 |   0.00 |   0.80 |   0.99 |
[2024-07-24 12:18:23,679] | F7 Muxes                   |    0 |    0 |   785 |  1752 |   0.00 |   0.00 |   0.36 |   0.81 |
[2024-07-24 12:18:23,679] | F8 Muxes                   |    0 |    0 |   388 |   555 |   0.00 |   0.00 |   0.36 |   0.51 |
[2024-07-24 12:18:23,679] | F9 Muxes                   |    0 |    0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
[2024-07-24 12:18:23,679] | Block RAM Tile             |    0 |    0 | 259.5 | 583.5 |   0.00 |   0.00 |  38.62 |  86.83 |
[2024-07-24 12:18:23,679] |   RAMB36/FIFO              |    0 |    0 |   254 |   541 |   0.00 |   0.00 |  37.80 |  80.51 |
[2024-07-24 12:18:23,679] |   RAMB18                   |    0 |    0 |    11 |    85 |   0.00 |   0.00 |   0.82 |   6.32 |
[2024-07-24 12:18:23,679] | URAM                       |    0 |    0 |     0 |     0 |   0.00 |   0.00 |   0.00 |   0.00 |
[2024-07-24 12:18:23,679] | DSPs                       |    0 |    0 |     6 |    51 |   0.00 |   0.00 |   0.20 |   1.66 |
[2024-07-24 12:18:23,679] | Unique Control Sets        |    0 |    0 |  1357 |  2174 |   0.00 |   0.00 |   1.26 |   2.01 |
[2024-07-24 12:18:23,679] +----------------------------+------+------+-------+-------+--------+--------+--------+--------+
[2024-07-24 12:18:23,679] * Note: Available Control Sets based on CLB Registers / 8
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 15. SLR IO Utilization
[2024-07-24 12:18:23,679] ----------------------
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2024-07-24 12:18:23,679] | SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
[2024-07-24 12:18:23,679] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2024-07-24 12:18:23,679] | SLR3      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2024-07-24 12:18:23,679] | SLR2      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2024-07-24 12:18:23,679] | SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2024-07-24 12:18:23,679] | SLR0      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
[2024-07-24 12:18:23,679] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2024-07-24 12:18:23,679] | Total     |         0 |         |          0 |          |          0 |          |   0 |
[2024-07-24 12:18:23,679] +-----------+-----------+---------+------------+----------+------------+----------+-----+
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] # report_timing
[2024-07-24 12:18:23,679] INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2L, Temperature grade: E, Delay Type: max.
[2024-07-24 12:18:23,679] INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
[2024-07-24 12:18:23,679] WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
[2024-07-24 12:18:23,679] Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
[2024-07-24 12:18:23,679] INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
[2024-07-24 12:18:23,679] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
[2024-07-24 12:18:23,679] --------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,679] | Tool Version      : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
[2024-07-24 12:18:23,679] | Date              : Wed Jul 24 12:17:50 2024
[2024-07-24 12:18:23,679] | Host              : finn_dev_dais running 64-bit Ubuntu 22.04.1 LTS
[2024-07-24 12:18:23,679] | Command           : report_timing
[2024-07-24 12:18:23,679] | Design            : finn_design_wrapper
[2024-07-24 12:18:23,679] | Device            : xcu250-figd2104
[2024-07-24 12:18:23,679] | Speed File        : -2L  PRODUCTION 1.28 03-30-2022
[2024-07-24 12:18:23,679] | Design State      : Routed
[2024-07-24 12:18:23,679] | Temperature Grade : E
[2024-07-24 12:18:23,679] --------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] Timing Report
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679] Slack (MET) :             2.104ns  (required time - arrival time)
[2024-07-24 12:18:23,679]   Source:                 finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Rs2_reg/C
[2024-07-24 12:18:23,679]                             (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2024-07-24 12:18:23,679]   Destination:            finn_design_i/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_48/ENARDEN
[2024-07-24 12:18:23,679]                             (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
[2024-07-24 12:18:23,679]   Path Group:             ap_clk
[2024-07-24 12:18:23,679]   Path Type:              Setup (Max at Slow Process Corner)
[2024-07-24 12:18:23,679]   Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
[2024-07-24 12:18:23,679]   Data Path Delay:        7.528ns  (logic 0.365ns (4.848%)  route 7.163ns (95.152%))
[2024-07-24 12:18:23,679]   Logic Levels:           3  (LUT3=2 LUT6=1)
[2024-07-24 12:18:23,679]   Clock Path Skew:        0.010ns (DCD - SCD + CPR)
[2024-07-24 12:18:23,679]     Destination Clock Delay (DCD):    0.039ns = ( 10.039 - 10.000 )
[2024-07-24 12:18:23,679]     Source Clock Delay      (SCD):    0.029ns
[2024-07-24 12:18:23,679]     Clock Pessimism Removal (CPR):    0.000ns
[2024-07-24 12:18:23,679]   Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
[2024-07-24 12:18:23,679]     Total System Jitter     (TSJ):    0.071ns
[2024-07-24 12:18:23,679]     Total Input Jitter      (TIJ):    0.000ns
[2024-07-24 12:18:23,679]     Discrete Jitter          (DJ):    0.000ns
[2024-07-24 12:18:23,679]     Phase Error              (PE):    0.000ns
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679]     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
[2024-07-24 12:18:23,679]   -------------------------------------------------------------------    -------------------
[2024-07-24 12:18:23,679]                          (clock ap_clk rise edge)     0.000     0.000 r
[2024-07-24 12:18:23,679]                                                       0.000     0.000 r  ap_clk (IN)
[2024-07-24 12:18:23,679]                          net (fo=39641, unset)        0.029     0.029    finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/ap_clk
[2024-07-24 12:18:23,679]     SLICE_X82Y581        FDRE                                         r  finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Rs2_reg/C
[2024-07-24 12:18:23,679]   -------------------------------------------------------------------    -------------------
[2024-07-24 12:18:23,679]     SLICE_X82Y581        FDRE (Prop_EFF2_SLICEL_C_Q)
[2024-07-24 12:18:23,679]                                                       0.081     0.110 f  finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Rs2_reg/Q
[2024-07-24 12:18:23,679]                          net (fo=16, routed)          0.447     0.557    finn_design_i/MVAU_rtl_13/MVAU_rtl_13/inst/inst/activation_replay/MVAU_rtl_13_wstrm_m_axis_0_TVALID
[2024-07-24 12:18:23,679]     SLICE_X60Y583        LUT3 (Prop_G5LUT_SLICEM_I0_O)
[2024-07-24 12:18:23,679]                                                       0.112     0.669 f  finn_design_i/MVAU_rtl_13/MVAU_rtl_13/inst/inst/activation_replay/blkStage2.Mem_reg_bram_192_i_2/O
[2024-07-24 12:18:23,679]                          net (fo=32, routed)          2.844     3.513    finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/p_2_in
[2024-07-24 12:18:23,679]     SLICE_X176Y529       LUT6 (Prop_H6LUT_SLICEM_I5_O)
[2024-07-24 12:18:23,679]                                                       0.039     3.552 r  finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_204_i_1/O
[2024-07-24 12:18:23,679]                          net (fo=7, routed)           3.377     6.929    finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage1.Ptr_reg[1][val][16]_26
[2024-07-24 12:18:23,679]     SLICE_X33Y623        LUT3 (Prop_D5LUT_SLICEL_I1_O)
[2024-07-24 12:18:23,679]                                                       0.133     7.062 r  finn_design_i/MVAU_rtl_13/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_48_i_1__1/O
[2024-07-24 12:18:23,679]                          net (fo=1, routed)           0.495     7.557    finn_design_i/MVAU_rtl_13_n_429
[2024-07-24 12:18:23,679]     RAMB36_X2Y122        RAMB36E2                                     r  finn_design_i/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_48/ENARDEN
[2024-07-24 12:18:23,679]   -------------------------------------------------------------------    -------------------
[2024-07-24 12:18:23,679] 
[2024-07-24 12:18:23,679]                          (clock ap_clk rise edge)    10.000    10.000 r
[2024-07-24 12:18:23,679]                                                       0.000    10.000 r  ap_clk (IN)
[2024-07-24 12:18:23,679]                          net (fo=39641, unset)        0.039    10.039    finn_design_i/ap_clk
[2024-07-24 12:18:23,679]     RAMB36_X2Y122        RAMB36E2                                     r  finn_design_i/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_48/CLKARDCLK
[2024-07-24 12:18:23,679]                          clock pessimism              0.000    10.039
[2024-07-24 12:18:23,679]                          clock uncertainty           -0.035    10.004
[2024-07-24 12:18:23,679]     RAMB36_X2Y122        RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ENARDEN)
[2024-07-24 12:18:23,679]                                                      -0.342     9.662    finn_design_i/MVAU_rtl_13_wstrm/inst/core/mem/blkStage2.Mem_reg_bram_48
[2024-07-24 12:18:23,680]   -------------------------------------------------------------------
[2024-07-24 12:18:23,680]                          required time                          9.662
[2024-07-24 12:18:23,680]                          arrival time                          -7.557
[2024-07-24 12:18:23,680]   -------------------------------------------------------------------
[2024-07-24 12:18:23,680]                          slack                                  2.104
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] # report_power
[2024-07-24 12:18:23,680] Command: report_power
[2024-07-24 12:18:23,680] Running Vector-less Activity Propagation...
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] Finished Running Vector-less Activity Propagation
[2024-07-24 12:18:23,680] Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
[2024-07-24 12:18:23,680] -------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,680] | Tool Version     : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
[2024-07-24 12:18:23,680] | Date             : Wed Jul 24 12:18:10 2024
[2024-07-24 12:18:23,680] | Host             : finn_dev_dais running 64-bit Ubuntu 22.04.1 LTS
[2024-07-24 12:18:23,680] | Command          : report_power
[2024-07-24 12:18:23,680] | Design           : finn_design_wrapper
[2024-07-24 12:18:23,680] | Device           : xcu250-figd2104-2L-e
[2024-07-24 12:18:23,680] | Design State     : routed
[2024-07-24 12:18:23,680] | Grade            : extended
[2024-07-24 12:18:23,680] | Process          : typical
[2024-07-24 12:18:23,680] | Characterization : Production
[2024-07-24 12:18:23,680] -------------------------------------------------------------------------------------------------------------------------------------------------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] Power Report
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] Table of Contents
[2024-07-24 12:18:23,680] -----------------
[2024-07-24 12:18:23,680] 1. Summary
[2024-07-24 12:18:23,680] 1.1 On-Chip Components
[2024-07-24 12:18:23,680] 1.2 Power Supply Summary
[2024-07-24 12:18:23,680] 1.3 Confidence Level
[2024-07-24 12:18:23,680] 2. Settings
[2024-07-24 12:18:23,680] 2.1 Environment
[2024-07-24 12:18:23,680] 2.2 Clock Constraints
[2024-07-24 12:18:23,680] 3. Detailed Reports
[2024-07-24 12:18:23,680] 3.1 By Hierarchy
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 1. Summary
[2024-07-24 12:18:23,680] ----------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] +--------------------------+--------------+
[2024-07-24 12:18:23,680] | Total On-Chip Power (W)  | 3.685        |
[2024-07-24 12:18:23,680] | Design Power Budget (W)  | Unspecified* |
[2024-07-24 12:18:23,680] | Power Budget Margin (W)  | NA           |
[2024-07-24 12:18:23,680] | Dynamic (W)              | 0.721        |
[2024-07-24 12:18:23,680] | Device Static (W)        | 2.964        |
[2024-07-24 12:18:23,680] | Effective TJA (C/W)      | 0.5          |
[2024-07-24 12:18:23,680] | Max Ambient (C)          | 98.1         |
[2024-07-24 12:18:23,680] | Junction Temperature (C) | 26.9         |
[2024-07-24 12:18:23,680] | Confidence Level         | Medium       |
[2024-07-24 12:18:23,680] | Setting File             | ---          |
[2024-07-24 12:18:23,680] | Simulation Activity File | ---          |
[2024-07-24 12:18:23,680] | Design Nets Matched      | NA           |
[2024-07-24 12:18:23,680] +--------------------------+--------------+
[2024-07-24 12:18:23,680] * Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 1.1 On-Chip Components
[2024-07-24 12:18:23,680] ----------------------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] +--------------------------+-----------+----------+-----------+-----------------+
[2024-07-24 12:18:23,680] | On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
[2024-07-24 12:18:23,680] +--------------------------+-----------+----------+-----------+-----------------+
[2024-07-24 12:18:23,680] | Clocks                   |     0.145 |        3 |       --- |             --- |
[2024-07-24 12:18:23,680] | CLB Logic                |     0.146 |    75615 |       --- |             --- |
[2024-07-24 12:18:23,680] |   LUT as Logic           |     0.105 |    25184 |   1728000 |            1.46 |
[2024-07-24 12:18:23,680] |   LUT as Distributed RAM |     0.023 |    11648 |    791040 |            1.47 |
[2024-07-24 12:18:23,680] |   LUT as Shift Register  |     0.008 |     1936 |    791040 |            0.24 |
[2024-07-24 12:18:23,680] |   Register               |     0.007 |    24746 |   3456000 |            0.72 |
[2024-07-24 12:18:23,680] |   CARRY8                 |     0.004 |      969 |    216000 |            0.45 |
[2024-07-24 12:18:23,680] |   Others                 |     0.000 |     1570 |       --- |             --- |
[2024-07-24 12:18:23,680] |   F7/F8 Muxes            |     0.000 |     3480 |   1728000 |            0.20 |
[2024-07-24 12:18:23,680] | Signals                  |     0.136 |    57478 |       --- |             --- |
[2024-07-24 12:18:23,680] | Block RAM                |     0.268 |      843 |      2688 |           31.36 |
[2024-07-24 12:18:23,680] | DSPs                     |     0.027 |       57 |     12288 |            0.46 |
[2024-07-24 12:18:23,680] | Static Power             |     2.964 |          |           |                 |
[2024-07-24 12:18:23,680] | Total                    |     3.685 |          |           |                 |
[2024-07-24 12:18:23,680] +--------------------------+-----------+----------+-----------+-----------------+
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 1.2 Power Supply Summary
[2024-07-24 12:18:23,680] ------------------------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2024-07-24 12:18:23,680] | Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
[2024-07-24 12:18:23,680] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2024-07-24 12:18:23,680] | Vccint     |       0.850 |     1.996 |       0.836 |      1.160 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vccint_io  |       0.850 |     0.142 |       0.000 |      0.142 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vccbram    |       0.850 |     0.033 |       0.012 |      0.021 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vccaux     |       1.800 |     0.886 |       0.000 |      0.886 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vccaux_io  |       1.800 |     0.104 |       0.000 |      0.104 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | Vccadc     |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] | MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
[2024-07-24 12:18:23,680] +------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 1.3 Confidence Level
[2024-07-24 12:18:23,680] --------------------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2024-07-24 12:18:23,680] | User Input Data             | Confidence | Details                                        | Action                                                                                                     |
[2024-07-24 12:18:23,680] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2024-07-24 12:18:23,680] | Design implementation state | High       | Design is routed                               |                                                                                                            |
[2024-07-24 12:18:23,680] | Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
[2024-07-24 12:18:23,680] | I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
[2024-07-24 12:18:23,680] | Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
[2024-07-24 12:18:23,680] | Device models               | High       | Device models are Production                   |                                                                                                            |
[2024-07-24 12:18:23,680] |                             |            |                                                |                                                                                                            |
[2024-07-24 12:18:23,680] | Overall confidence level    | Medium     |                                                |                                                                                                            |
[2024-07-24 12:18:23,680] +-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 2. Settings
[2024-07-24 12:18:23,680] -----------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 2.1 Environment
[2024-07-24 12:18:23,680] ---------------
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] +-----------------------+--------------------------+
[2024-07-24 12:18:23,680] | Ambient Temp (C)      | 25.0                     |
[2024-07-24 12:18:23,680] | ThetaJA (C/W)         | 0.5                      |
[2024-07-24 12:18:23,680] | Airflow (LFM)         | 250                      |
[2024-07-24 12:18:23,680] | Heat Sink             | medium (Medium Profile)  |
[2024-07-24 12:18:23,680] | ThetaSA (C/W)         | 0.7                      |
[2024-07-24 12:18:23,680] | Board Selection       | medium (10"x10")         |
[2024-07-24 12:18:23,680] | # of Board Layers     | 12to15 (12 to 15 Layers) |
[2024-07-24 12:18:23,680] | Board Temperature (C) | 25.0                     |
[2024-07-24 12:18:23,680] +-----------------------+--------------------------+
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,680] 
[2024-07-24 12:18:23,681] 2.2 Clock Constraints
[2024-07-24 12:18:23,681] ---------------------
[2024-07-24 12:18:23,681] 
[2024-07-24 12:18:23,681] +--------+--------+-----------------+
[2024-07-24 12:18:23,681] | Clock  | Domain | Constraint (ns) |
[2024-07-24 12:18:23,681] +--------+--------+-----------------+
[2024-07-24 12:18:23,681] | ap_clk | ap_clk |            10.0 |
[2024-07-24 12:18:23,681] +--------+--------+-----------------+
[2024-07-24 12:18:23,681] 
[2024-07-24 12:18:23,681] 
[2024-07-24 12:18:23,681] 3. Detailed Reports
[2024-07-24 12:18:23,681] -------------------
[2024-07-24 12:18:23,681] 
[2024-07-24 12:18:23,681] 3.1 By Hierarchy
[2024-07-24 12:18:23,681] ----------------
[2024-07-24 12:18:23,681] 
[2024-07-24 12:18:23,681] +--------------------------------------+-----------+
[2024-07-24 12:18:23,681] | Name                                 | Power (W) |
[2024-07-24 12:18:23,681] +--------------------------------------+-----------+
[2024-07-24 12:18:23,681] | finn_design_wrapper                  |     0.721 |
[2024-07-24 12:18:23,681] |   finn_design_i                      |     0.721 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_0  |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_1  |     0.004 |
[2024-07-24 12:18:23,681] |       inst                           |     0.004 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_10 |     0.008 |
[2024-07-24 12:18:23,681] |       inst                           |     0.008 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_11 |     0.008 |
[2024-07-24 12:18:23,681] |       inst                           |     0.008 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_12 |     0.006 |
[2024-07-24 12:18:23,681] |       inst                           |     0.006 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_13 |     0.012 |
[2024-07-24 12:18:23,681] |       inst                           |     0.012 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_2  |     0.005 |
[2024-07-24 12:18:23,681] |       inst                           |     0.005 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_3  |     0.007 |
[2024-07-24 12:18:23,681] |       inst                           |     0.007 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_4  |     0.006 |
[2024-07-24 12:18:23,681] |       inst                           |     0.006 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_5  |     0.007 |
[2024-07-24 12:18:23,681] |       inst                           |     0.007 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_6  |     0.004 |
[2024-07-24 12:18:23,681] |       inst                           |     0.004 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_7  |     0.008 |
[2024-07-24 12:18:23,681] |       inst                           |     0.008 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_8  |     0.008 |
[2024-07-24 12:18:23,681] |       inst                           |     0.008 |
[2024-07-24 12:18:23,681] |     ConvolutionInputGenerator_rtl_9  |     0.008 |
[2024-07-24 12:18:23,681] |       inst                           |     0.008 |
[2024-07-24 12:18:23,681] |     GlobalAccPool_hls_0              |     0.004 |
[2024-07-24 12:18:23,681] |       inst                           |     0.004 |
[2024-07-24 12:18:23,681] |     MVAU_hls_0                       |     0.144 |
[2024-07-24 12:18:23,681] |       MVAU_hls_0                     |     0.142 |
[2024-07-24 12:18:23,681] |       MVAU_hls_0_wstrm               |     0.001 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_0                       |     0.003 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_0                     |     0.002 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_1                       |     0.004 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_1                     |     0.003 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_10                      |     0.020 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_10                    |     0.005 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_10_wstrm              |     0.016 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_11                      |     0.020 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_11                    |     0.004 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_11_wstrm              |     0.016 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_12                      |     0.032 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_12                    |     0.003 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_12_wstrm              |     0.029 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_13                      |     0.018 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_13                    |     0.005 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_13_wstrm              |     0.013 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_2                       |     0.006 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_2                     |     0.003 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_2_wstrm               |     0.003 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_3                       |     0.009 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_3                     |     0.005 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_3_wstrm               |     0.004 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_4                       |     0.008 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_4                     |     0.003 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_4_wstrm               |     0.005 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_5                       |     0.010 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_5                     |     0.004 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_5_wstrm               |     0.006 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_6                       |     0.013 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_6                     |     0.003 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_6_wstrm               |     0.010 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_7                       |     0.021 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_7                     |     0.005 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_7_wstrm               |     0.016 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_8                       |     0.020 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_8                     |     0.004 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_8_wstrm               |     0.016 |
[2024-07-24 12:18:23,681] |     MVAU_rtl_9                       |     0.021 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_9                     |     0.005 |
[2024-07-24 12:18:23,681] |       MVAU_rtl_9_wstrm               |     0.016 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_10_0           |     0.001 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_10_2           |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_17             |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_20_0           |     0.001 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_24_0           |     0.002 |
[2024-07-24 12:18:23,681] |       inst                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_24_1           |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_2_0            |     0.001 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_34_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_3_0            |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_3_1            |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_48_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_52_1           |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_55_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_62_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_66_1           |     0.001 |
[2024-07-24 12:18:23,681] |       inst                           |     0.001 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_69_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_76_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_90_0           |     0.002 |
[2024-07-24 12:18:23,681] |       fifo                           |     0.002 |
[2024-07-24 12:18:23,681] |     StreamingFIFO_rtl_94_1           |     0.002 |
[2024-07-24 12:18:23,681] |       inst                           |     0.002 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_0               |     0.003 |
[2024-07-24 12:18:23,681] |       inst                           |     0.003 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_1               |     0.003 |
[2024-07-24 12:18:23,681] |       inst                           |     0.003 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_10              |     0.003 |
[2024-07-24 12:18:23,681] |       inst                           |     0.003 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_11              |     0.003 |
[2024-07-24 12:18:23,681] |       inst                           |     0.003 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_12              |     0.002 |
[2024-07-24 12:18:23,681] |       inst                           |     0.002 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_13              |     0.005 |
[2024-07-24 12:18:23,681] |       inst                           |     0.005 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_14              |     0.004 |
[2024-07-24 12:18:23,681] |       inst                           |     0.004 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_15              |     0.005 |
[2024-07-24 12:18:23,681] |       inst                           |     0.005 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_16              |     0.005 |
[2024-07-24 12:18:23,681] |       inst                           |     0.005 |
[2024-07-24 12:18:23,681] |     Thresholding_rtl_17              |     0.005 |
[2024-07-24 12:18:23,682] |       inst                           |     0.005 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_18              |     0.004 |
[2024-07-24 12:18:23,682] |       inst                           |     0.004 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_19              |     0.005 |
[2024-07-24 12:18:23,682] |       inst                           |     0.005 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_2               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_20              |     0.004 |
[2024-07-24 12:18:23,682] |       inst                           |     0.004 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_21              |     0.005 |
[2024-07-24 12:18:23,682] |       inst                           |     0.005 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_22              |     0.005 |
[2024-07-24 12:18:23,682] |       inst                           |     0.005 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_23              |     0.005 |
[2024-07-24 12:18:23,682] |       inst                           |     0.005 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_24              |     0.004 |
[2024-07-24 12:18:23,682] |       inst                           |     0.004 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_25              |     0.008 |
[2024-07-24 12:18:23,682] |       inst                           |     0.008 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_26              |     0.007 |
[2024-07-24 12:18:23,682] |       inst                           |     0.007 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_27              |     0.008 |
[2024-07-24 12:18:23,682] |       inst                           |     0.008 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_28              |     0.004 |
[2024-07-24 12:18:23,682] |       inst                           |     0.004 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_3               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_4               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_5               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_6               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_7               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_8               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     Thresholding_rtl_9               |     0.003 |
[2024-07-24 12:18:23,682] |       inst                           |     0.003 |
[2024-07-24 12:18:23,682] |     VVAU_hls_0                       |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_0                     |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_1                       |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_1                     |     0.002 |
[2024-07-24 12:18:23,682] |     VVAU_hls_10                      |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_10                    |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_10_wstrm              |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_11                      |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_11                    |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_11_wstrm              |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_12                      |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_12                    |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_12_wstrm              |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_2                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_2                     |     0.002 |
[2024-07-24 12:18:23,682] |     VVAU_hls_3                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_3                     |     0.002 |
[2024-07-24 12:18:23,682] |     VVAU_hls_4                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_4                     |     0.002 |
[2024-07-24 12:18:23,682] |     VVAU_hls_5                       |     0.001 |
[2024-07-24 12:18:23,682] |       VVAU_hls_5                     |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_6                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_6                     |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_6_wstrm               |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_7                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_7                     |     0.002 |
[2024-07-24 12:18:23,682] |       VVAU_hls_7_wstrm               |     0.001 |
[2024-07-24 12:18:23,682] |     VVAU_hls_8                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_8                     |     0.002 |
[2024-07-24 12:18:23,682] |     VVAU_hls_9                       |     0.003 |
[2024-07-24 12:18:23,682] |       VVAU_hls_9                     |     0.002 |
[2024-07-24 12:18:23,682] +--------------------------------------+-----------+
[2024-07-24 12:18:23,682] 
[2024-07-24 12:18:23,682] 
[2024-07-24 12:18:23,682] 0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
[2024-07-24 12:18:23,682] report_power completed successfully
[2024-07-24 12:18:23,682] report_power: Time (s): cpu = 00:00:34 ; elapsed = 00:00:20 . Memory (MB): peak = 5199.191 ; gain = 464.660 ; free physical = 20376 ; free virtual = 51105
[2024-07-24 12:18:23,682] # set util [report_utilization -return_string]
[2024-07-24 12:18:23,682] # set util_lut [exec echo $util | grep LUT | head -n 1 | cut -d| -f3 | tr -d " "]
[2024-07-24 12:18:23,682] # set util_lutram [exec echo $util | grep LUT | head -n 3 | tail -1 | cut -d| -f3 | tr -d " "]
[2024-07-24 12:18:23,682] # set util_ff [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *.F*E*}]]
[2024-07-24 12:18:23,682] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_GROUP == DSP}'.
[2024-07-24 12:18:23,682] # set util_dsp [llength [get_cells -hier -filter {PRIMITIVE_GROUP == DSP}]]
[2024-07-24 12:18:23,682] # set time_wns [get_property SLACK [get_timing_paths]]
[2024-07-24 12:18:23,682] # set util_bram18 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB18*}]]
[2024-07-24 12:18:23,682] # set util_bram36 [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *RAMB36*}]]
[2024-07-24 12:18:23,682] # set util_carry [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *CARRY*}]]
[2024-07-24 12:18:23,682] WARNING: [Vivado 12-180] No cells matched 'get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}'.
[2024-07-24 12:18:23,682] # set util_uram [llength [get_cells -hier -filter {PRIMITIVE_TYPE =~ *URAM*}]]
[2024-07-24 12:18:23,682] # set vivado_version [version -short]
[2024-07-24 12:18:23,682] # set vivado_build_no [exec echo $util | grep Build | head -n 1 | cut -d\  -f9]
[2024-07-24 12:18:23,682] # set util_bram [expr $util_bram18/2 + $util_bram36]
[2024-07-24 12:18:23,682] # puts "LUT: $util_lut FF: $util_ff DSP: $util_dsp BRAM: $util_bram"
[2024-07-24 12:18:23,682] LUT: 38768 FF: 24746 DSP: 0 BRAM: 843
[2024-07-24 12:18:23,682] # set fp [open res.txt w]
[2024-07-24 12:18:23,682] # puts $fp "LUT=$util_lut"
[2024-07-24 12:18:23,682] # puts $fp "LUTRAM=$util_lutram"
[2024-07-24 12:18:23,682] # puts $fp "FF=$util_ff"
[2024-07-24 12:18:23,682] # puts $fp "DSP=$util_dsp"
[2024-07-24 12:18:23,682] # puts $fp "BRAM=$util_bram"
[2024-07-24 12:18:23,682] # puts $fp "BRAM_18K=$util_bram18"
[2024-07-24 12:18:23,682] # puts $fp "BRAM_36K=$util_bram36"
[2024-07-24 12:18:23,682] # puts $fp "URAM=$util_uram"
[2024-07-24 12:18:23,682] # puts $fp "Carry=$util_carry"
[2024-07-24 12:18:23,682] # puts $fp "WNS=$time_wns"
[2024-07-24 12:18:23,682] # puts $fp "Delay=$time_wns"
[2024-07-24 12:18:23,682] # puts $fp "vivado_version=$vivado_version"
[2024-07-24 12:18:23,682] # puts $fp "vivado_build_no=$vivado_build_no"
[2024-07-24 12:18:23,682] # close $fp
[2024-07-24 12:18:23,682] # exit
[2024-07-24 12:18:23,682] INFO: [Common 17-206] Exiting Vivado at Wed Jul 24 12:18:13 2024...
[2024-07-24 12:18:23,682] /home/dais/ioanna/finn/deps/oh-my-xilinx/vivadoprojgen.sh:30: no matches found: ../*.vhd
[2024-07-24 12:18:23,682] /home/dais/ioanna/finn/deps/oh-my-xilinx/vivadoprojgen.sh:32: no matches found: ../*.h
[2024-07-24 12:18:23,682] /home/dais/ioanna/finn/deps/oh-my-xilinx/vivadoprojgen.sh:33: no matches found: ../*.xdc
[2024-07-24 12:18:23,682] cat: finn_design_wrapper.xdc: input file is output file
[2024-07-24 12:18:23,682] ['LUT', '38768']
[2024-07-24 12:18:23,682] ['LUTRAM', '13584']
[2024-07-24 12:18:23,682] ['FF', '24746']
[2024-07-24 12:18:23,682] ['DSP', '0']
[2024-07-24 12:18:23,682] ['BRAM', '843']
[2024-07-24 12:18:23,682] ['BRAM_18K', '96']
[2024-07-24 12:18:23,682] ['BRAM_36K', '795']
[2024-07-24 12:18:23,682] ['URAM', '0']
[2024-07-24 12:18:23,682] ['Carry', '969']
[2024-07-24 12:18:23,682] ['WNS', '2.104']
[2024-07-24 12:18:23,682] ['Delay', '2.104']
[2024-07-24 12:18:23,682] ['vivado_version', '2023.1']
[2024-07-24 12:18:23,682] ['vivado_build_no', '3865809']
[2024-07-24 12:18:23,682] ['']
[2024-07-24 12:18:23,738] Running step: step_synthesize_bitfile [22/24]
[2024-07-24 12:18:24,729] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/floorplan.py:107: UserWarning: 248 nodes have no entry in the provided floorplan, SLR was set to -1
[2024-07-24 12:18:24,730]   warnings.warn(
[2024-07-24 12:18:24,995] Optype: IODMA_hls Name: StreamingDataflowPartition_0_IODMA_hls_0
[2024-07-24 12:20:39,642] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_0
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_0
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_0
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_0
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_1
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_1
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_2
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_2
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_0
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_0
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_3
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_3
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_4
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_4
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_5
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_5
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_6
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_6
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_0
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_7
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_7
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_8
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_8
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,643] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_9
[2024-07-24 12:20:39,643] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_9
[2024-07-24 12:20:39,643]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_10
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_10
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_0
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_0
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_11
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_11
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_1
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_1
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_12
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_12
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_1
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_1
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_13
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_13
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_14
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_14
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_15
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_15
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_16
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_16
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_1
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_17
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_17
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_0
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_0
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_18
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_18
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_2
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_2
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_19
[2024-07-24 12:20:39,644] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_19
[2024-07-24 12:20:39,644]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,644] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_0
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_20
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_20
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_21
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_21
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_22
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_22
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_23
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_23
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_1
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_1
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_24
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_24
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_3
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_3
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_25
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_25
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_26
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_26
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_2
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_2
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_27
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_27
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_2
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_28
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_28
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_1
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_1
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_29
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_29
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_4
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_4
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,645] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_30
[2024-07-24 12:20:39,645] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_30
[2024-07-24 12:20:39,645]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_1
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_31
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_31
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_2
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_2
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_32
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_32
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_5
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_5
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_33
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_33
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_3
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_3
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_34
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_34
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_35
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_35
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_36
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_36
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_37
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_37
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_38
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_38
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_3
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_39
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_39
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_2
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_2
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_40
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_40
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_6
[2024-07-24 12:20:39,646] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_6
[2024-07-24 12:20:39,646]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,646] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_41
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_41
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_2
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_42
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_42
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_43
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_43
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_3
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_3
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_44
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_44
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_7
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_7
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_45
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_45
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_4
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_4
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_46
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_46
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_4
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_4
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_47
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_47
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_3
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_3
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_48
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_48
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_8
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_8
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_49
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_49
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_3
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_50
[2024-07-24 12:20:39,647] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_50
[2024-07-24 12:20:39,647]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,647] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_4
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_4
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_51
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_51
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_9
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_9
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_52
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_52
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_5
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_5
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_53
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_53
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_54
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_54
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_5
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_5
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_55
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_55
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_4
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_4
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_56
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_56
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_10
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_10
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_57
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_57
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_4
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_58
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_58
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_5
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_5
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_59
[2024-07-24 12:20:39,648] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_59
[2024-07-24 12:20:39,648]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,648] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_11
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_11
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_60
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_60
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_6
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_6
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_61
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_61
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_6
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_6
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_62
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_62
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_5
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_5
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_63
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_63
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_12
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_12
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_64
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_64
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_5
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_65
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_65
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_6
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_6
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_66
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_66
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_13
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_13
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_67
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_67
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_7
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_7
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_68
[2024-07-24 12:20:39,649] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_68
[2024-07-24 12:20:39,649]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,649] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_69
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_69
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_70
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_70
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_71
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_71
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_7
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_7
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_72
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_72
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_6
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_6
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_73
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_73
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_14
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_14
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_74
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_74
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_6
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_6
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_75
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_75
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_76
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_76
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_7
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_7
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_77
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_77
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_15
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_15
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_78
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_78
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_8
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_8
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_79
[2024-07-24 12:20:39,650] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_79
[2024-07-24 12:20:39,650]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,650] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_80
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_80
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_81
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_81
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_82
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_82
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_8
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_8
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_83
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_83
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_7
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_7
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_84
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_84
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_16
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_16
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_85
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_85
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_7
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_7
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_86
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_86
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_87
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_87
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_8
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_8
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_88
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_88
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_17
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_17
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_89
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_89
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_9
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_9
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,651] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_90
[2024-07-24 12:20:39,651] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_90
[2024-07-24 12:20:39,651]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_91
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_91
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_92
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_92
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_93
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_93
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_9
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_9
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_94
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_94
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_8
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_8
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_95
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_95
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_18
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_18
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_96
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_96
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_8
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_8
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_97
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_97
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_98
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_98
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_9
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_9
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_99
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_99
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_19
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_19
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_100
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_100
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_10
[2024-07-24 12:20:39,652] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_10
[2024-07-24 12:20:39,652]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,652] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_101
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_101
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_102
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_102
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_103
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_103
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_104
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_104
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_10
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_10
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_105
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_105
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_9
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_9
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_106
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_106
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_20
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_20
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_107
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_107
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_9
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_9
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_108
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_108
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_109
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_109
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_10
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_10
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_110
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_110
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_21
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_21
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_111
[2024-07-24 12:20:39,653] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_111
[2024-07-24 12:20:39,653]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,653] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_11
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_11
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_112
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_112
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_113
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_113
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_114
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_114
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_115
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_115
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_11
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_11
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_116
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_116
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_10
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_10
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_117
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_117
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_22
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_22
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_118
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_118
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_10
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_10
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_119
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_119
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_120
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_120
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_11
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_11
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_121
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_121
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_23
[2024-07-24 12:20:39,654] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_23
[2024-07-24 12:20:39,654]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,654] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_122
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_122
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_12
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_12
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_123
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_123
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_12
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_12
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_124
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_124
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_11
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_11
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_125
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_125
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_24
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_24
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_126
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_126
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_11
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_11
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_127
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_127
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_12
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_12
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_128
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_128
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_25
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_25
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_129
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_129
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: FMPadding_rtl Name: StreamingDataflowPartition_1_FMPadding_rtl_13
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_FMPadding_rtl_13
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_130
[2024-07-24 12:20:39,655] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_130
[2024-07-24 12:20:39,655]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,655] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_131
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_131
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_132
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_132
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_133
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_133
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_134
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_134
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: ConvolutionInputGenerator_rtl Name: StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_13
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_ConvolutionInputGenerator_rtl_13
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_135
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_135
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: VVAU_hls Name: StreamingDataflowPartition_1_VVAU_hls_12
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_VVAU_hls_12
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_136
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_136
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_26
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_26
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_137
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_137
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingDataWidthConverter_rtl Name: StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_12
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingDataWidthConverter_rtl_12
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_138
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_138
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_139
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_139
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: MVAU_rtl Name: StreamingDataflowPartition_1_MVAU_rtl_13
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_rtl_13
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_140
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_140
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_27
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_27
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_141
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_141
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,656] Optype: GlobalAccPool_hls Name: StreamingDataflowPartition_1_GlobalAccPool_hls_0
[2024-07-24 12:20:39,656] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_GlobalAccPool_hls_0
[2024-07-24 12:20:39,656]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_142
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_142
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: Thresholding_rtl Name: StreamingDataflowPartition_1_Thresholding_rtl_28
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_Thresholding_rtl_28
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_143
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_143
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: MVAU_hls Name: StreamingDataflowPartition_1_MVAU_hls_0
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_MVAU_hls_0
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_144
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_144
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: LabelSelect_hls Name: StreamingDataflowPartition_1_LabelSelect_hls_0
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_LabelSelect_hls_0
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,657] Optype: StreamingFIFO_rtl Name: StreamingDataflowPartition_1_StreamingFIFO_rtl_145
[2024-07-24 12:20:39,657] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/prepare_ip.py:57: UserWarning: Using pre-existing code for StreamingDataflowPartition_1_StreamingFIFO_rtl_145
[2024-07-24 12:20:39,657]   warnings.warn("Using pre-existing code for %s" % node.name)
[2024-07-24 12:20:39,768] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_LabelSelect_hls_0
[2024-07-24 12:20:39,768]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:39,830] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_MVAU_hls_0
[2024-07-24 12:20:39,830]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:39,892] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_GlobalAccPool_hls_0
[2024-07-24 12:20:39,892]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:40,067] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_12
[2024-07-24 12:20:40,068]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:40,354] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_11
[2024-07-24 12:20:40,355]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:40,592] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_10
[2024-07-24 12:20:40,593]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:40,875] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_9
[2024-07-24 12:20:40,875]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:41,160] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_8
[2024-07-24 12:20:41,160]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:41,441] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_7
[2024-07-24 12:20:41,441]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:41,729] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_6
[2024-07-24 12:20:41,729]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:41,996] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_5
[2024-07-24 12:20:41,997]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:42,215] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_4
[2024-07-24 12:20:42,215]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:42,455] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_3
[2024-07-24 12:20:42,455]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:42,735] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_2
[2024-07-24 12:20:42,735]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:43,089] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_1
[2024-07-24 12:20:43,089]   warnings.warn("Using pre-existing IP for %s" % node.name)
[2024-07-24 12:20:43,459] /home/dais/ioanna/finn/src/finn/transformation/fpgadataflow/hlssynth_ip.py:74: UserWarning: Using pre-existing IP for StreamingDataflowPartition_1_VVAU_hls_0
[2024-07-24 12:20:43,459]   warnings.warn("Using pre-existing IP for %s" % node.name)
