Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Mon May 22 11:44:43 2017
| Host         : tagesHPZ240 running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_methodology -file BD_wrapper_methodology_drc_routed.rpt -rpx BD_wrapper_methodology_drc_routed.rpx
| Design       : BD_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 31
+-----------+----------+-------------------------------------------------+------------+
| Rule      | Severity | Description                                     | Violations |
+-----------+----------+-------------------------------------------------+------------+
| PDRC-190  | Warning  | Suboptimally placed synchronized register chain | 16         |
| TIMING-9  | Warning  | Unknown CDC Logic                               | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                | 1          |
| TIMING-18 | Warning  | Missing input or output delay                   | 5          |
| XDCB-1    | Warning  | Runtime intensive exceptions                    | 8          |
+-----------+----------+-------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-190#1 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_0/inst/ext_sync_flop_1/q_reg in site SLICE_X56Y114 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#2 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_0/inst/ext_sync_flop_10/q_reg in site SLICE_X65Y112 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_0/inst/reset_event_cdc_sync1/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#3 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_1/inst/ext_sync_flop_1/q_reg in site SLICE_X57Y14 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#4 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_1/inst/ext_sync_flop_10/q_reg in site SLICE_X74Y0 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_1/inst/reset_event_cdc_sync1/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#5 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_2/inst/ext_sync_flop_1/q_reg in site SLICE_X102Y106 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_2/inst/reset_event_cdc_sync/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#6 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_2/inst/ext_sync_flop_10/q_reg in site SLICE_X111Y102 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_2/inst/reset_event_cdc_sync1/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#7 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_3/inst/ext_sync_flop_1/q_reg in site SLICE_X89Y36 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_3/inst/reset_event_cdc_sync/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#8 Warning
Suboptimally placed synchronized register chain  
The FDPE cell BD_i/axi_perf_mon_3/inst/ext_sync_flop_10/q_reg in site SLICE_X108Y33 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_3/inst/reset_event_cdc_sync1/s_level_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#9 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg in site SLICE_X62Y101 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#10 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg in site SLICE_X59Y103 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_0/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#11 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg in site SLICE_X45Y15 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#12 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg in site SLICE_X43Y5 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_1/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#13 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg in site SLICE_X80Y100 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#14 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg in site SLICE_X96Y91 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_2/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#15 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/p_in_d1_cdc_from_reg in site SLICE_X92Y25 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst1/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

PDRC-190#16 Warning
Suboptimally placed synchronized register chain  
The FDRE cell BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/p_in_d1_cdc_from_reg in site SLICE_X94Y23 is part of a synchronized register chain that is suboptimally placed as the load FDRE cell BD_i/axi_perf_mon_3/inst/GEN_Advanced_Mode.adavnced_mode_inst/register_module_inst/cdc_sync_inst2/s_out_d1_cdc_to_reg is not placed in the same (SLICE) site.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on GPIO_SW_S relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An output delay is missing on PMOD1_0_LS[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An output delay is missing on PMOD1_1_LS[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An output delay is missing on PMOD1_2_LS[0] relative to clock(s) clk_fpga_0 
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An output delay is missing on PMOD1_3_LS relative to clock(s) clk_fpga_0 
Related violations: <none>

XDCB-1#1 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -hold -end -from Related violations: <none>

XDCB-1#2 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -hold -end -from [get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pins -hierarchical -filter {NAME...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc (Line: 65)
Related violations: <none>

XDCB-1#3 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -hold -end -from [get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pins -hierarchical -filter {NAME...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.xdc (Line: 65)
Related violations: <none>

XDCB-1#4 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -hold -end -from [get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pins -hierarchical -filter {NAME...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.xdc (Line: 65)
Related violations: <none>

XDCB-1#5 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -setup -from [get_clocks BD_i/mdm/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE][get_pins -hierarchical -filter {NAME =~*Lat_Addr_*dow...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_2_0/BD_axi_perf_mon_2_0.xdc (Line: 64)
Related violations: <none>

XDCB-1#6 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -setup -from [get_lib_cells xt_zynq/IDELAYCTRL][get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pi...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_3_0/BD_axi_perf_mon_3_0.xdc (Line: 64)
Related violations: <none>

XDCB-1#7 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -setup -from [get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pins -hierarchical -filter {NAME =~*...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_0_0/BD_axi_perf_mon_0_0.xdc (Line: 64)
Related violations: <none>

XDCB-1#8 Warning
Runtime intensive exceptions  
The following constraint contains more than 1000 objects. To preserve runtime and memory performance, it is recommended to include minimum number of objects. Check whether this list can be simplified.
-to = expands to 4215 design objects. 
set_multicycle_path -setup -from [get_pins -hierarchical -filter {NAME =~*Lat_Addr_*downto2_CDC_reg*/C}] -to [get_pins -hierarchical -filter {NAME =~*...
/home/tage/git/NoC/programmableCh/dfs/project/project.srcs/sources_1/bd/BD/ip/BD_axi_perf_mon_1_0/BD_axi_perf_mon_1_0.xdc (Line: 64)
Related violations: <none>


