Detailed Resource Usage
Module Name,Fabric 4LUT,Fabric DFF,Interface 4LUT,Interface DFF,Single-Ended I/O,uSRAM (64x12),LSRAM (20K),Math (18x18),Chip Globals
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_AhbToApbSM/Primitives,23,9,0,0,0,0,0,0,0
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_ApbAddrData/Primitives,17,88,0,0,0,0,0,0,0
COREAHBTOAPB3_C0_0/COREAHBTOAPB3_C0_0/U_PenableScheduler/Primitives,2,2,0,0,0,0,0,0,0
CORERESET_PF_C0_0/CoreRESET_PF_C0_0/Primitives,1,17,0,0,0,0,0,0,1
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/Primitives,74,36,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_0/default_slave_sm/Primitives,5,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/Primitives,72,46,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/masterstage_1/default_slave_sm/Primitives,4,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/Primitives,35,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_7/slave_arbiter/Primitives,17,3,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/Primitives,58,1,0,0,0,0,0,0,0
CoreAHBL_C0_0/CoreAHBL_C0_0/matrix4x16/slavestage_8/slave_arbiter/Primitives,4,3,0,0,0,0,0,0,0
CoreAPB3_C0_0/CoreAPB3_C0_0/u_mux_p_to_b3/Primitives,18,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/Primitives,0,73,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/Primitives,0,73,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AHBMasterCtrl/Primitives,985,190,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXIOutReg/Primitives,0,14,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/Primitives,415,87,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,7,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,34,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C0_0/CoreAXITOAHBL_C0_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,60,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/Primitives,4,73,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_0/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_1/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_2/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_3/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_4/Primitives,0,4,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_rdFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/Primitives,0,73,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_0/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_1/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_2/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_3/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_4/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/INFER_USRAM.U_wrFIFORAM/mem_mem_0_5/Primitives,0,0,12,12,0,1,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AHBMasterCtrl/Primitives,970,190,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXIOutReg/Primitives,0,14,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/Primitives,387,87,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSRTBAddrOffset/Primitives,5,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_WSTRBPopCntr/Primitives,36,0,0,0,0,0,0,0,0
CoreAXITOAHBL_C1_0/CoreAXITOAHBL_C1_0/U_AXISlaveCtrl/U_readByteCnt/Primitives,59,0,0,0,0,0,0,0,0
CoreGPIO_IN_C0_0/CoreGPIO_IN_C0_0/Primitives,40,8,0,0,0,0,0,0,0
CoreGPIO_OUT_C0_0/CoreGPIO_OUT_C0_0/Primitives,2,4,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/Primitives,41,0,0,0,0,0,0,0,2
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk2.genblk2[0].BUFD_TRST/Primitives,35,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TDI/Primitives,34,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/BUFD_TMS/Primitives,34,0,0,0,0,0,0,0,0
CoreJTAGDebug_TRST_C0_0/CoreJTAGDebug_TRST_C0_0/genblk3.genblk1.UJ_JTAG/Primitives,102,17,0,0,0,0,0,0,0
CoreTimer_C0_0/CoreTimer_C0_0/Primitives,129,118,0,0,0,0,0,0,0
CoreTimer_C1_0/CoreTimer_C1_0/Primitives,129,118,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/Primitives,27,24,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/Primitives,5,9,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_CLOCK_GEN/Primitives,24,19,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_RX/Primitives,65,41,0,0,0,0,0,0,0
CoreUARTapb_C0_0/CoreUARTapb_C0_0/uUART/make_TX/Primitives,28,21,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,45,79,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,74,149,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,12,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,49,85,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4BUFFER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,78,143,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,395,609,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,395,609,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,395,609,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,395,609,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,394,609,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4DEINTERLEAVER/Primitives,382,25,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,3,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,9,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,3,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,9,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,8,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Primitives,68,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_5/Primitives,3,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_7/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_8/Primitives,3,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_AXI4USER_YANKER/Queue_9/Primitives,9,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W1_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_RESET_REG_VEC_W2_I0/reg_1/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_INT_XING/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W31_D3/Primitives,0,6,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,76,74,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,50,47,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLTO_AXI4/Primitives,65,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,51,40,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/MIV_RV32IMA_L1_AXI_TLWIDTH_WIDGET/Primitives,92,45,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/Primitives,13,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,47,81,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,74,149,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,13,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,50,87,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/buffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,78,143,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/clint/Primitives,370,129,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,80,74,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,53,48,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/converter/Primitives,53,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,4,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmInner/Primitives,1795,563,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmactiveSync/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,45,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,3,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmInner/dmiXing/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,14,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/sink_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/source_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/Primitives,2,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/deq_bits_reg/Primitives,0,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/ridx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/valid_reg/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SINK/widx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC/source_valid/sync_3/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_1/sink_extend/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/MIV_RV32IMA_L1_AXI_ASYNC_VALID_SYNC_2/sink_valid/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/Primitives,5,42,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ready_reg/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_0/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/ridx_gray/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmInner_TLAsyncCrossingSource/MIV_RV32IMA_L1_AXI_ASYNC_QUEUE_SOURCE/widx_bin/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_0/Primitives,3,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_1/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_16/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_17/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_18/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_19/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_20/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_21/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_22/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_23/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_24/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_25/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_28/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_30/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/DMCONTROL/reg_31/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/Primitives,16,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmOuter/debugInterrupts/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmi2tl/Primitives,10,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/debug_1/dmOuter/dmiXbar/Primitives,44,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_0/reg_0/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_1/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dmiResetCatch/MIV_RV32IMA_L1_AXI_ASYNC_RESET_SYNCHRONIZER_SHIFT_REG_W1_D3_I0/sync_2/reg_0/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_BYPASS_CHAIN/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/Primitives,9,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irChain/Primitives,6,5,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/irReg/Primitives,0,5,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_0/Primitives,5,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_1/Primitives,3,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_2/Primitives,2,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/stateMachine/currStateReg/reg_3/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/MIV_RV32IMA_L1_AXI_JTAG_TAP_CONTROLLER/tdoReg/Primitives,0,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/Primitives,24,47,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dmiAccessChain/Primitives,46,41,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/dtmInfoChain/Primitives,7,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/dtm/idcodeChain/Primitives,7,32,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/Primitives,74,31,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/error/a/Primitives,2,10,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus/Primitives,164,9,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,33,33,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/MIV_RV32IMA_L1_AXI_REPEATER_1/Primitives,20,23,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Primitives,158,33,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter/Repeater_2/Primitives,18,19,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLAtomicAutomata/Primitives,414,123,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,48,145,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/pbus/PeripheryBus_slave_TLFragmenter_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,46,81,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_30/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/LevelGateway_31/Primitives,1,1,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,3,71,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/plic/Primitives,259,69,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus/Primitives,200,17,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,9,5,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,11,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLCacheCork/Primitives,217,25,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBusFromTiletile/SystemBus_TLFIFOFixer/Primitives,69,24,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_pbus_TLFIFOFixer/Primitives,40,12,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,85,155,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,12,81,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,90,151,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,12,83,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,15,21,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLBuffer/Queue_5/Primitives,13,21,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/MIV_RV32IMA_L1_AXI_REPEATER/Primitives,46,40,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/sbus/SystemBus_slave_TLWidthWidget/Primitives,108,45,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/MIV_RV32IMA_L1_AXI_INT_SYNC_CROSSING_SINK/MIV_RV32IMA_L1_AXI_SYNCHRONIZER_SHIFT_REG_W1_D3/Primitives,0,3,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,86,161,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,49,85,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/SystemBus_TLBuffer/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,70,125,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/Primitives,204,433,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_0/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_1/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151_1__T_1151_1_0_2/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_0/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_1/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/_T_1151__T_1151_0_2/Primitives,0,0,12,12,0,1,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/alu/Primitives,474,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/bpu/Primitives,684,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/csr/Primitives,788,287,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/Primitives,675,120,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/core/div/WideMult_0_0/Primitives,0,0,72,72,0,0,0,2,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_AMOALU/Primitives,237,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_EXT/Primitives,7,0,36,36,0,0,1,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/Primitives,394,366,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/data/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_EXT/Primitives,22,11,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/dataArb/Primitives,107,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/metaArb/Primitives,67,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/dcache/tlb/Primitives,39,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/Primitives,102,68,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/fq/Primitives,339,325,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0/MIV_RV32IMA_L1_AXI_DATA_ARRAYS_0_0_EXT/Primitives,11,11,144,144,0,0,4,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/MIV_RV32IMA_L1_AXI_TAG_ARRAY/MIV_RV32IMA_L1_AXI_TAG_ARRAY_0_EXT/Primitives,7,0,36,36,0,0,1,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/icache/Primitives,423,171,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/frontend/tlb/Primitives,11,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/tile/tlMasterXbar/Primitives,137,13,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE/Primitives,5,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_1/Primitives,5,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_2/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_3/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_4/Primitives,10,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/MIV_RV32IMA_L1_AXI_QUEUE_6/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Primitives,76,0,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_5/Primitives,3,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_7/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_8/Primitives,4,7,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/ChiselTop0/yank/Queue_9/Primitives,9,15,0,0,0,0,0,0,0
MIV_RV32IMA_L1_AXI_C0_0/MIV_RV32IMA_L1_AXI_C0_0/genblk1.axi_bridge/Primitives,28,0,0,0,0,0,0,0,0
PF_SRAM_AHB_C0_0/COREAHBLSRAM_PF_0/genblk1.U_PF_SRAM_AHB_C0_COREAHBLSRAM_PF_0_AHBLSram/Primitives,104,64,0,0,0,0,0,0,0
PF_SRAM_AHB_C0_0/PF_TPSRAM_AHB_AXI_0/Primitives,726,0,2304,2304,0,0,64,0,0
Primitives/Primitives,1,0,0,0,10,0,0,0,1
