// ==============================================================
// Generated by Vitis HLS v2023.1.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="processor_processor,hls_ip_2023_1_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7a100t-csg324-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.178000,HLS_SYN_LAT=4,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1635,HLS_SYN_LUT=3047,HLS_VERSION=2023_1_1}" *)

module processor (
        ap_clk,
        ap_rst,
        instr_memory_address0,
        instr_memory_ce0,
        instr_memory_q0,
        data_memory_address0,
        data_memory_ce0,
        data_memory_we0,
        data_memory_d0,
        data_memory_q0,
        error
);

parameter    ap_ST_fsm_state1 = 12'd1;
parameter    ap_ST_fsm_state2 = 12'd2;
parameter    ap_ST_fsm_state3 = 12'd4;
parameter    ap_ST_fsm_state4 = 12'd8;
parameter    ap_ST_fsm_state5 = 12'd16;
parameter    ap_ST_fsm_state6 = 12'd32;
parameter    ap_ST_fsm_state7 = 12'd64;
parameter    ap_ST_fsm_state8 = 12'd128;
parameter    ap_ST_fsm_state9 = 12'd256;
parameter    ap_ST_fsm_state10 = 12'd512;
parameter    ap_ST_fsm_state11 = 12'd1024;
parameter    ap_ST_fsm_state12 = 12'd2048;

input   ap_clk;
input   ap_rst;
output  [15:0] instr_memory_address0;
output   instr_memory_ce0;
input  [31:0] instr_memory_q0;
output  [15:0] data_memory_address0;
output   data_memory_ce0;
output   data_memory_we0;
output  [31:0] data_memory_d0;
input  [31:0] data_memory_q0;
output  [0:0] error;

reg instr_memory_ce0;
reg[15:0] data_memory_address0;
reg data_memory_ce0;
reg data_memory_we0;
reg[31:0] data_memory_d0;

reg   [31:0] g_pc;
reg   [0:0] g_error;
reg   [31:0] p_ZL6g_xreg_1;
reg   [31:0] p_ZL6g_xreg_2;
reg   [31:0] p_ZL6g_xreg_3;
reg   [31:0] p_ZL6g_xreg_4;
reg   [31:0] p_ZL6g_xreg_5;
reg   [31:0] p_ZL6g_xreg_6;
reg   [31:0] p_ZL6g_xreg_7;
reg   [31:0] p_ZL6g_xreg_8;
reg   [31:0] p_ZL6g_xreg_9;
reg   [31:0] p_ZL6g_xreg_10;
reg   [31:0] p_ZL6g_xreg_11;
reg   [31:0] p_ZL6g_xreg_12;
reg   [31:0] p_ZL6g_xreg_13;
reg   [31:0] p_ZL6g_xreg_14;
reg   [31:0] p_ZL6g_xreg_15;
reg   [31:0] p_ZL6g_xreg_16;
reg   [31:0] p_ZL6g_xreg_17;
reg   [31:0] p_ZL6g_xreg_18;
reg   [31:0] p_ZL6g_xreg_19;
reg   [31:0] p_ZL6g_xreg_20;
reg   [31:0] p_ZL6g_xreg_21;
reg   [31:0] p_ZL6g_xreg_22;
reg   [31:0] p_ZL6g_xreg_23;
reg   [31:0] p_ZL6g_xreg_24;
reg   [31:0] p_ZL6g_xreg_25;
reg   [31:0] p_ZL6g_xreg_26;
reg   [31:0] p_ZL6g_xreg_27;
reg   [31:0] p_ZL6g_xreg_28;
reg   [31:0] p_ZL6g_xreg_29;
reg   [31:0] p_ZL6g_xreg_30;
reg   [31:0] p_ZL6g_xreg_31;
reg   [31:0] old_pc_reg_1598;
(* fsm_encoding = "none" *) reg   [11:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [31:0] result_2_fu_565_p2;
reg   [31:0] result_2_reg_1614;
wire    ap_CS_fsm_state2;
wire   [6:0] op_code_fu_570_p1;
reg   [6:0] op_code_reg_1637;
wire   [2:0] funct3_fu_574_p4;
reg   [2:0] funct3_reg_1642;
reg   [6:0] funct7_reg_1648;
reg   [4:0] rd_reg_1653;
wire  signed [31:0] sext_ln40_fu_654_p1;
reg  signed [31:0] sext_ln40_reg_1657;
wire  signed [11:0] imm_I_fu_658_p4;
reg   [11:0] imm_I_reg_1662;
wire  signed [31:0] sext_ln41_fu_668_p1;
reg  signed [31:0] sext_ln41_reg_1668;
wire  signed [31:0] sext_ln42_fu_714_p1;
reg  signed [31:0] sext_ln42_reg_1673;
wire  signed [11:0] tmp_4_fu_738_p3;
reg  signed [11:0] tmp_4_reg_1678;
wire   [31:0] imm_U_fu_756_p3;
reg   [31:0] imm_U_reg_1686;
wire   [31:0] source1_fu_908_p34;
reg   [31:0] source1_reg_1691;
wire   [31:0] source2_fu_978_p34;
reg   [31:0] source2_reg_1705;
wire   [0:0] grp_fu_502_p2;
reg   [0:0] icmp_ln96_reg_1720;
wire    ap_CS_fsm_state3;
reg   [0:0] icmp_ln91_reg_1725;
wire   [0:0] grp_fu_506_p2;
reg   [0:0] icmp_ln86_reg_1730;
reg   [0:0] icmp_ln81_reg_1735;
wire   [0:0] grp_fu_510_p2;
reg   [0:0] icmp_ln76_reg_1740;
reg   [0:0] icmp_ln71_reg_1745;
wire   [31:0] select_ln96_fu_1054_p3;
wire    ap_CS_fsm_state4;
wire   [31:0] select_ln91_fu_1060_p3;
wire   [31:0] select_ln86_fu_1066_p3;
wire   [31:0] select_ln81_fu_1072_p3;
wire   [31:0] select_ln76_fu_1078_p3;
wire   [31:0] select_ln71_fu_1084_p3;
wire   [31:0] add_ln64_fu_1090_p2;
wire    ap_CS_fsm_state5;
wire   [31:0] add_ln59_fu_1094_p2;
wire   [31:0] grp_execute_load_fu_477_ap_return;
wire    ap_CS_fsm_state7;
wire   [15:0] pos_3_fu_1190_p4;
reg   [15:0] pos_3_reg_1795;
wire    ap_CS_fsm_state8;
wire   [2:0] select_ln178_fu_1236_p3;
reg   [2:0] select_ln178_reg_1805;
reg   [15:0] data_memory_addr_6_reg_1812;
wire    ap_CS_fsm_state9;
reg   [15:0] data_memory_addr_5_reg_1817;
reg   [15:0] data_memory_addr_4_reg_1822;
reg   [15:0] data_memory_addr_3_reg_1827;
reg   [15:0] data_memory_addr_2_reg_1832;
reg   [15:0] data_memory_addr_1_reg_1837;
reg   [31:0] result_reg_1842;
wire    ap_CS_fsm_state11;
reg   [0:0] write_back_reg_1847;
wire    grp_execute_load_fu_477_ap_start;
wire    grp_execute_load_fu_477_ap_done;
wire    grp_execute_load_fu_477_ap_idle;
wire    grp_execute_load_fu_477_ap_ready;
wire   [15:0] grp_execute_load_fu_477_data_memory_address0;
wire    grp_execute_load_fu_477_data_memory_ce0;
wire   [0:0] grp_execute_load_fu_477_g_error;
wire    grp_execute_load_fu_477_g_error_ap_vld;
wire    call_ret8_execute_arithm_fu_488_ap_ready;
wire   [0:0] call_ret8_execute_arithm_fu_488_g_error;
wire    call_ret8_execute_arithm_fu_488_g_error_ap_vld;
wire   [31:0] call_ret8_execute_arithm_fu_488_ap_return_0;
wire   [0:0] call_ret8_execute_arithm_fu_488_ap_return_1;
reg   [31:0] g_pc_new_7_reg_371;
wire    ap_CS_fsm_state12;
wire   [0:0] ap_phi_mux_write_back_1_phi_fu_403_p22;
reg   [0:0] write_back_1_reg_398;
reg   [31:0] result_19_reg_437;
reg   [31:0] ap_phi_mux_g_pc_new_8_phi_fu_467_p6;
wire    ap_CS_fsm_state10;
reg    grp_execute_load_fu_477_ap_start_reg;
wire    ap_CS_fsm_state6;
wire   [63:0] zext_ln28_fu_560_p1;
wire   [63:0] zext_ln202_fu_1262_p1;
wire   [63:0] zext_ln198_fu_1273_p1;
wire   [63:0] zext_ln196_fu_1277_p1;
wire   [63:0] zext_ln191_fu_1281_p1;
wire   [63:0] zext_ln189_fu_1285_p1;
wire   [63:0] zext_ln187_fu_1289_p1;
wire   [63:0] zext_ln185_fu_1293_p1;
wire   [0:0] or_ln182_fu_1250_p2;
wire   [0:0] or_ln26_fu_548_p2;
wire   [31:0] tmp_18_fu_1300_p5;
wire   [31:0] tmp_17_fu_1316_p5;
wire   [31:0] tmp_16_fu_1332_p5;
wire   [31:0] tmp_15_fu_1348_p5;
wire   [31:0] tmp_14_fu_1364_p5;
wire   [31:0] tmp_13_fu_1380_p5;
wire   [1:0] trunc_ln26_fu_522_p1;
wire   [0:0] icmp_ln26_fu_526_p2;
wire   [0:0] icmp_ln26_1_fu_542_p2;
wire   [15:0] lshr_ln_fu_532_p4;
wire   [0:0] tmp_1_fu_632_p3;
wire   [0:0] tmp_fu_624_p3;
wire   [5:0] tmp_s_fu_614_p4;
wire   [3:0] tmp4_fu_604_p4;
wire   [12:0] imm_B_fu_640_p6;
wire   [7:0] tmp_5_fu_690_p4;
wire   [0:0] tmp_3_fu_682_p3;
wire   [9:0] tmp_2_fu_672_p4;
wire   [20:0] imm_J_fu_700_p6;
wire   [6:0] tmp_7_fu_728_p4;
wire   [4:0] tmp_6_fu_718_p4;
wire   [19:0] tmp_8_fu_746_p4;
wire   [4:0] source1_fu_908_p33;
wire   [4:0] source2_fu_978_p33;
wire   [31:0] grp_fu_514_p2;
wire   [33:0] zext_ln171_fu_1098_p1;
wire  signed [33:0] sext_ln171_fu_1101_p1;
wire   [33:0] add_ln171_fu_1107_p2;
wire  signed [31:0] sext_ln171_1_fu_1104_p1;
wire   [27:0] trunc_ln171_2_fu_1126_p1;
wire  signed [27:0] sext_ln171_3_fu_1123_p1;
wire   [28:0] trunc_ln171_1_fu_1120_p1;
wire  signed [28:0] sext_ln171_2_fu_1117_p1;
wire   [28:0] add_ln171_3_fu_1140_p2;
wire   [0:0] tmp_9_fu_1146_p3;
wire   [27:0] add_ln171_2_fu_1134_p2;
wire   [25:0] tmp_10_fu_1160_p4;
wire   [27:0] pos_1_fu_1170_p3;
wire   [31:0] zext_ln171_1_fu_1178_p1;
wire   [31:0] pos_fu_1129_p2;
wire   [31:0] pos_2_fu_1182_p3;
wire   [1:0] trunc_ln171_fu_1113_p1;
wire   [1:0] sub_ln178_fu_1208_p2;
wire   [2:0] p_and_t_fu_1214_p3;
wire   [0:0] tmp_11_fu_1200_p3;
wire   [2:0] sub_ln178_1_fu_1222_p2;
wire   [2:0] tmp_12_fu_1228_p3;
wire   [0:0] icmp_ln179_fu_1244_p2;
wire   [0:0] xor_ln172_fu_1154_p2;
wire   [15:0] trunc_ln198_fu_1297_p1;
wire   [15:0] trunc_ln196_fu_1313_p1;
wire   [7:0] trunc_ln191_fu_1329_p1;
wire   [7:0] trunc_ln189_fu_1345_p1;
wire   [7:0] trunc_ln187_fu_1361_p1;
wire   [7:0] trunc_ln185_fu_1377_p1;
reg   [11:0] ap_NS_fsm;
wire    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 g_pc = 32'd0;
#0 g_error = 1'd0;
#0 p_ZL6g_xreg_1 = 32'd0;
#0 p_ZL6g_xreg_2 = 32'd0;
#0 p_ZL6g_xreg_3 = 32'd0;
#0 p_ZL6g_xreg_4 = 32'd0;
#0 p_ZL6g_xreg_5 = 32'd0;
#0 p_ZL6g_xreg_6 = 32'd0;
#0 p_ZL6g_xreg_7 = 32'd0;
#0 p_ZL6g_xreg_8 = 32'd0;
#0 p_ZL6g_xreg_9 = 32'd0;
#0 p_ZL6g_xreg_10 = 32'd0;
#0 p_ZL6g_xreg_11 = 32'd0;
#0 p_ZL6g_xreg_12 = 32'd0;
#0 p_ZL6g_xreg_13 = 32'd0;
#0 p_ZL6g_xreg_14 = 32'd0;
#0 p_ZL6g_xreg_15 = 32'd0;
#0 p_ZL6g_xreg_16 = 32'd0;
#0 p_ZL6g_xreg_17 = 32'd0;
#0 p_ZL6g_xreg_18 = 32'd0;
#0 p_ZL6g_xreg_19 = 32'd0;
#0 p_ZL6g_xreg_20 = 32'd0;
#0 p_ZL6g_xreg_21 = 32'd0;
#0 p_ZL6g_xreg_22 = 32'd0;
#0 p_ZL6g_xreg_23 = 32'd0;
#0 p_ZL6g_xreg_24 = 32'd0;
#0 p_ZL6g_xreg_25 = 32'd0;
#0 p_ZL6g_xreg_26 = 32'd0;
#0 p_ZL6g_xreg_27 = 32'd0;
#0 p_ZL6g_xreg_28 = 32'd0;
#0 p_ZL6g_xreg_29 = 32'd0;
#0 p_ZL6g_xreg_30 = 32'd0;
#0 p_ZL6g_xreg_31 = 32'd0;
#0 ap_CS_fsm = 12'd1;
#0 grp_execute_load_fu_477_ap_start_reg = 1'b0;
end

processor_execute_load grp_execute_load_fu_477(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_execute_load_fu_477_ap_start),
    .ap_done(grp_execute_load_fu_477_ap_done),
    .ap_idle(grp_execute_load_fu_477_ap_idle),
    .ap_ready(grp_execute_load_fu_477_ap_ready),
    .funct3_val(funct3_reg_1642),
    .imm_I_val(imm_I_reg_1662),
    .data_memory_address0(grp_execute_load_fu_477_data_memory_address0),
    .data_memory_ce0(grp_execute_load_fu_477_data_memory_ce0),
    .data_memory_q0(data_memory_q0),
    .source1_val(source1_reg_1691),
    .g_error(grp_execute_load_fu_477_g_error),
    .g_error_ap_vld(grp_execute_load_fu_477_g_error_ap_vld),
    .ap_return(grp_execute_load_fu_477_ap_return)
);

processor_execute_arithm call_ret8_execute_arithm_fu_488(
    .ap_ready(call_ret8_execute_arithm_fu_488_ap_ready),
    .op_code_val(op_code_reg_1637),
    .funct3_val(funct3_reg_1642),
    .funct7_val(funct7_reg_1648),
    .source1_val(source1_reg_1691),
    .source2_val(source2_reg_1705),
    .imm_I_val(imm_I_reg_1662),
    .imm_U_val(imm_U_reg_1686),
    .old_pc_val(old_pc_reg_1598),
    .g_error(call_ret8_execute_arithm_fu_488_g_error),
    .g_error_ap_vld(call_ret8_execute_arithm_fu_488_g_error_ap_vld),
    .ap_return_0(call_ret8_execute_arithm_fu_488_ap_return_0),
    .ap_return_1(call_ret8_execute_arithm_fu_488_ap_return_1)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U15(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source1_fu_908_p33),
    .dout(source1_fu_908_p34)
);

processor_mux_32_5_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 32 ),
    .din5_WIDTH( 32 ),
    .din6_WIDTH( 32 ),
    .din7_WIDTH( 32 ),
    .din8_WIDTH( 32 ),
    .din9_WIDTH( 32 ),
    .din10_WIDTH( 32 ),
    .din11_WIDTH( 32 ),
    .din12_WIDTH( 32 ),
    .din13_WIDTH( 32 ),
    .din14_WIDTH( 32 ),
    .din15_WIDTH( 32 ),
    .din16_WIDTH( 32 ),
    .din17_WIDTH( 32 ),
    .din18_WIDTH( 32 ),
    .din19_WIDTH( 32 ),
    .din20_WIDTH( 32 ),
    .din21_WIDTH( 32 ),
    .din22_WIDTH( 32 ),
    .din23_WIDTH( 32 ),
    .din24_WIDTH( 32 ),
    .din25_WIDTH( 32 ),
    .din26_WIDTH( 32 ),
    .din27_WIDTH( 32 ),
    .din28_WIDTH( 32 ),
    .din29_WIDTH( 32 ),
    .din30_WIDTH( 32 ),
    .din31_WIDTH( 32 ),
    .din32_WIDTH( 5 ),
    .dout_WIDTH( 32 ))
mux_32_5_32_1_1_U16(
    .din0(32'd0),
    .din1(p_ZL6g_xreg_1),
    .din2(p_ZL6g_xreg_2),
    .din3(p_ZL6g_xreg_3),
    .din4(p_ZL6g_xreg_4),
    .din5(p_ZL6g_xreg_5),
    .din6(p_ZL6g_xreg_6),
    .din7(p_ZL6g_xreg_7),
    .din8(p_ZL6g_xreg_8),
    .din9(p_ZL6g_xreg_9),
    .din10(p_ZL6g_xreg_10),
    .din11(p_ZL6g_xreg_11),
    .din12(p_ZL6g_xreg_12),
    .din13(p_ZL6g_xreg_13),
    .din14(p_ZL6g_xreg_14),
    .din15(p_ZL6g_xreg_15),
    .din16(p_ZL6g_xreg_16),
    .din17(p_ZL6g_xreg_17),
    .din18(p_ZL6g_xreg_18),
    .din19(p_ZL6g_xreg_19),
    .din20(p_ZL6g_xreg_20),
    .din21(p_ZL6g_xreg_21),
    .din22(p_ZL6g_xreg_22),
    .din23(p_ZL6g_xreg_23),
    .din24(p_ZL6g_xreg_24),
    .din25(p_ZL6g_xreg_25),
    .din26(p_ZL6g_xreg_26),
    .din27(p_ZL6g_xreg_27),
    .din28(p_ZL6g_xreg_28),
    .din29(p_ZL6g_xreg_29),
    .din30(p_ZL6g_xreg_30),
    .din31(p_ZL6g_xreg_31),
    .din32(source2_fu_978_p33),
    .dout(source2_fu_978_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        g_pc <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state10)) begin
            g_pc <= ap_phi_mux_g_pc_new_8_phi_fu_467_p6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_execute_load_fu_477_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            grp_execute_load_fu_477_ap_start_reg <= 1'b1;
        end else if ((grp_execute_load_fu_477_ap_ready == 1'b1)) begin
            grp_execute_load_fu_477_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_574_p4 == 3'd2) & (op_code_fu_570_p1 == 7'd99)) | ((funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99)))) | ((or_ln26_fu_548_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state1)) | (~(funct3_reg_1642 == 3'd2) & ~(funct3_reg_1642 == 3'd0) & ~(funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state8)) | ((or_ln182_fu_1250_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state8)))) begin
        g_error <= 1'd1;
    end else if (((call_ret8_execute_arithm_fu_488_g_error_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state11))) begin
        g_error <= call_ret8_execute_arithm_fu_488_g_error;
    end else if (((grp_execute_load_fu_477_g_error_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        g_error <= grp_execute_load_fu_477_g_error;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln71_fu_1084_p3;
    end else if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln76_fu_1078_p3;
    end else if (((funct3_reg_1642 == 3'd4) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln81_fu_1072_p3;
    end else if (((funct3_reg_1642 == 3'd5) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln86_fu_1066_p3;
    end else if (((funct3_reg_1642 == 3'd6) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln91_fu_1060_p3;
    end else if (((funct3_reg_1642 == 3'd7) & (1'b1 == ap_CS_fsm_state4))) begin
        g_pc_new_7_reg_371 <= select_ln96_fu_1054_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_574_p4 == 3'd2) & (op_code_fu_570_p1 == 7'd99)) | ((funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99))))) begin
        g_pc_new_7_reg_371 <= result_2_fu_565_p2;
    end else if (((op_code_reg_1637 == 7'd111) & (1'b1 == ap_CS_fsm_state5))) begin
        g_pc_new_7_reg_371 <= add_ln59_fu_1094_p2;
    end else if (((op_code_reg_1637 == 7'd103) & (1'b1 == ap_CS_fsm_state5))) begin
        g_pc_new_7_reg_371 <= add_ln64_fu_1090_p2;
    end else if (((1'b1 == ap_CS_fsm_state12) | ((grp_execute_load_fu_477_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)))) begin
        g_pc_new_7_reg_371 <= result_2_reg_1614;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_574_p4 == 3'd2) & (op_code_fu_570_p1 == 7'd99)) | ((funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99))))) begin
        result_19_reg_437 <= result_2_fu_565_p2;
    end else if (((grp_execute_load_fu_477_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
        result_19_reg_437 <= grp_execute_load_fu_477_ap_return;
    end else if ((((op_code_reg_1637 == 7'd111) & (1'b1 == ap_CS_fsm_state5)) | ((op_code_reg_1637 == 7'd103) & (1'b1 == ap_CS_fsm_state5)) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd4) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd5) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd6) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd7) & (1'b1 == ap_CS_fsm_state4)))) begin
        result_19_reg_437 <= result_2_reg_1614;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        result_19_reg_437 <= result_reg_1842;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_574_p4 == 3'd2) & (op_code_fu_570_p1 == 7'd99)) | ((funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99)))) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd4) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd5) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd6) & (1'b1 == ap_CS_fsm_state4)) | ((funct3_reg_1642 == 3'd7) & (1'b1 == ap_CS_fsm_state4)))) begin
        write_back_1_reg_398 <= 1'd0;
    end else if ((((grp_execute_load_fu_477_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7)) | ((op_code_reg_1637 == 7'd111) & (1'b1 == ap_CS_fsm_state5)) | ((op_code_reg_1637 == 7'd103) & (1'b1 == ap_CS_fsm_state5)))) begin
        write_back_1_reg_398 <= 1'd1;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        write_back_1_reg_398 <= write_back_reg_1847;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_addr_1_reg_1837 <= zext_ln185_fu_1293_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd1))) begin
        data_memory_addr_2_reg_1832 <= zext_ln187_fu_1289_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_addr_3_reg_1827 <= zext_ln189_fu_1285_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd3))) begin
        data_memory_addr_4_reg_1822 <= zext_ln191_fu_1281_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_addr_5_reg_1817 <= zext_ln196_fu_1277_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_addr_6_reg_1812 <= zext_ln198_fu_1273_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        funct3_reg_1642 <= {{instr_memory_q0[14:12]}};
        funct7_reg_1648 <= {{instr_memory_q0[31:25]}};
        imm_I_reg_1662 <= {{instr_memory_q0[31:20]}};
        imm_U_reg_1686[31 : 12] <= imm_U_fu_756_p3[31 : 12];
        op_code_reg_1637 <= op_code_fu_570_p1;
        rd_reg_1653 <= {{instr_memory_q0[11:7]}};
        result_2_reg_1614 <= result_2_fu_565_p2;
        sext_ln40_reg_1657[31 : 1] <= sext_ln40_fu_654_p1[31 : 1];
        sext_ln41_reg_1668 <= sext_ln41_fu_668_p1;
        sext_ln42_reg_1673[31 : 1] <= sext_ln42_fu_714_p1[31 : 1];
        source1_reg_1691 <= source1_fu_908_p34;
        source2_reg_1705 <= source2_fu_978_p34;
        tmp_4_reg_1678 <= tmp_4_fu_738_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln71_reg_1745 <= grp_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln76_reg_1740 <= grp_fu_510_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd4) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln81_reg_1735 <= grp_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd5) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln86_reg_1730 <= grp_fu_506_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd6) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln91_reg_1725 <= grp_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((funct3_reg_1642 == 3'd7) & (1'b1 == ap_CS_fsm_state3))) begin
        icmp_ln96_reg_1720 <= grp_fu_502_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        old_pc_reg_1598 <= g_pc;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd1) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_1 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd10) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_10 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd11) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_11 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd12) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_12 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd13) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_13 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd14) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_14 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd15) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_15 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd16) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_16 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd17) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_17 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd18) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_18 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd19) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_19 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd2) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_2 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd20) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_20 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd21) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_21 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd22) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_22 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd23) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_23 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd24) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_24 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd25) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_25 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd26) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_26 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd27) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_27 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd28) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_28 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd29) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_29 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd3) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_3 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd30) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_30 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd31) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_31 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd4) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_4 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd5) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_5 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd6) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_6 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd7) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_7 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd8) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_8 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((~(op_code_reg_1637 == 7'd35) & (rd_reg_1653 == 5'd9) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        p_ZL6g_xreg_9 <= result_19_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        pos_3_reg_1795 <= {{pos_2_fu_1182_p3[17:2]}};
        select_ln178_reg_1805 <= select_ln178_fu_1236_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        result_reg_1842 <= call_ret8_execute_arithm_fu_488_ap_return_0;
        write_back_reg_1847 <= call_ret8_execute_arithm_fu_488_ap_return_1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state1_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

always @ (*) begin
    if ((grp_execute_load_fu_477_ap_done == 1'b0)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_467_p6 = result_2_reg_1614;
    end else if (((~(op_code_reg_1637 == 7'd35) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | (~(op_code_reg_1637 == 7'd35) & (ap_phi_mux_write_back_1_phi_fu_403_p22 == 1'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        ap_phi_mux_g_pc_new_8_phi_fu_467_p6 = g_pc_new_7_reg_371;
    end else begin
        ap_phi_mux_g_pc_new_8_phi_fu_467_p6 = 'bx;
    end
end

always @ (*) begin
    if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_address0 = data_memory_addr_1_reg_1837;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd1))) begin
        data_memory_address0 = data_memory_addr_2_reg_1832;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_address0 = data_memory_addr_3_reg_1827;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd3))) begin
        data_memory_address0 = data_memory_addr_4_reg_1822;
    end else if (((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_address0 = data_memory_addr_5_reg_1817;
    end else if (((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_address0 = data_memory_addr_6_reg_1812;
    end else if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_address0 = zext_ln185_fu_1293_p1;
    end else if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd1))) begin
        data_memory_address0 = zext_ln187_fu_1289_p1;
    end else if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_address0 = zext_ln189_fu_1285_p1;
    end else if (((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd3))) begin
        data_memory_address0 = zext_ln191_fu_1281_p1;
    end else if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_address0 = zext_ln196_fu_1277_p1;
    end else if (((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_address0 = zext_ln198_fu_1273_p1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_memory_address0 = zext_ln202_fu_1262_p1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_memory_address0 = grp_execute_load_fu_477_data_memory_address0;
    end else begin
        data_memory_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd1)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd3)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2)) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd1)) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd3)) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 == 3'd0) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2)) | ((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 
    == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2)) | ((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state9) & (select_ln178_reg_1805 == 3'd2)))) begin
        data_memory_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        data_memory_ce0 = grp_execute_load_fu_477_data_memory_ce0;
    end else begin
        data_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_d0 = tmp_13_fu_1380_p5;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd1))) begin
        data_memory_d0 = tmp_14_fu_1364_p5;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_d0 = tmp_15_fu_1348_p5;
    end else if (((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd3))) begin
        data_memory_d0 = tmp_16_fu_1332_p5;
    end else if (((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0))) begin
        data_memory_d0 = tmp_17_fu_1316_p5;
    end else if (((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2))) begin
        data_memory_d0 = tmp_18_fu_1300_p5;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_memory_d0 = source2_reg_1705;
    end else begin
        data_memory_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((funct3_reg_1642 == 3'd2) & (1'b1 == ap_CS_fsm_state8)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd1)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd3)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 == 3'd0) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2)) | ((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd0)) | ((funct3_reg_1642 == 3'd1) & (op_code_reg_1637 == 7'd35) & (1'b1 == ap_CS_fsm_state10) & (select_ln178_reg_1805 == 3'd2)))) begin
        data_memory_we0 = 1'b1;
    end else begin
        data_memory_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        instr_memory_ce0 = 1'b1;
    end else begin
        instr_memory_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((funct3_fu_574_p4 == 3'd2) & (op_code_fu_570_p1 == 7'd99)) | ((funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99))))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else if ((~(funct3_fu_574_p4 == 3'd2) & ~(funct3_fu_574_p4 == 3'd3) & (op_code_fu_570_p1 == 7'd99) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else if ((~(op_code_fu_570_p1 == 7'd99) & ~(op_code_fu_570_p1 == 7'd35) & ~(op_code_fu_570_p1 == 7'd3) & ~(op_code_fu_570_p1 == 7'd111) & ~(op_code_fu_570_p1 == 7'd103) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else if (((op_code_fu_570_p1 == 7'd35) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else if (((op_code_fu_570_p1 == 7'd3) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            if (((grp_execute_load_fu_477_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state7))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if ((~(funct3_reg_1642 == 3'd0) & ~(funct3_reg_1642 == 3'd1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln171_2_fu_1134_p2 = ($signed(trunc_ln171_2_fu_1126_p1) + $signed(sext_ln171_3_fu_1123_p1));

assign add_ln171_3_fu_1140_p2 = ($signed(trunc_ln171_1_fu_1120_p1) + $signed(sext_ln171_2_fu_1117_p1));

assign add_ln171_fu_1107_p2 = ($signed(zext_ln171_fu_1098_p1) + $signed(sext_ln171_fu_1101_p1));

assign add_ln59_fu_1094_p2 = ($signed(old_pc_reg_1598) + $signed(sext_ln42_reg_1673));

assign add_ln64_fu_1090_p2 = ($signed(source1_reg_1691) + $signed(sext_ln41_reg_1668));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_phi_mux_write_back_1_phi_fu_403_p22 = write_back_1_reg_398;

assign error = g_error;

assign funct3_fu_574_p4 = {{instr_memory_q0[14:12]}};

assign grp_execute_load_fu_477_ap_start = grp_execute_load_fu_477_ap_start_reg;

assign grp_fu_502_p2 = ((source1_reg_1691 < source2_reg_1705) ? 1'b1 : 1'b0);

assign grp_fu_506_p2 = (($signed(source1_reg_1691) < $signed(source2_reg_1705)) ? 1'b1 : 1'b0);

assign grp_fu_510_p2 = ((source1_reg_1691 == source2_reg_1705) ? 1'b1 : 1'b0);

assign grp_fu_514_p2 = ($signed(old_pc_reg_1598) + $signed(sext_ln40_reg_1657));

assign icmp_ln179_fu_1244_p2 = ((pos_2_fu_1182_p3 > 32'd204799) ? 1'b1 : 1'b0);

assign icmp_ln26_1_fu_542_p2 = ((g_pc > 32'd204799) ? 1'b1 : 1'b0);

assign icmp_ln26_fu_526_p2 = ((trunc_ln26_fu_522_p1 != 2'd0) ? 1'b1 : 1'b0);

assign imm_B_fu_640_p6 = {{{{{tmp_1_fu_632_p3}, {tmp_fu_624_p3}}, {tmp_s_fu_614_p4}}, {tmp4_fu_604_p4}}, {1'd0}};

assign imm_I_fu_658_p4 = {{instr_memory_q0[31:20]}};

assign imm_J_fu_700_p6 = {{{{{tmp_1_fu_632_p3}, {tmp_5_fu_690_p4}}, {tmp_3_fu_682_p3}}, {tmp_2_fu_672_p4}}, {1'd0}};

assign imm_U_fu_756_p3 = {{tmp_8_fu_746_p4}, {12'd0}};

assign instr_memory_address0 = zext_ln28_fu_560_p1;

assign lshr_ln_fu_532_p4 = {{g_pc[17:2]}};

assign op_code_fu_570_p1 = instr_memory_q0[6:0];

assign or_ln182_fu_1250_p2 = (xor_ln172_fu_1154_p2 | icmp_ln179_fu_1244_p2);

assign or_ln26_fu_548_p2 = (icmp_ln26_fu_526_p2 | icmp_ln26_1_fu_542_p2);

assign p_and_t_fu_1214_p3 = {{1'd0}, {sub_ln178_fu_1208_p2}};

assign pos_1_fu_1170_p3 = {{tmp_10_fu_1160_p4}, {2'd0}};

assign pos_2_fu_1182_p3 = ((tmp_9_fu_1146_p3[0:0] == 1'b1) ? zext_ln171_1_fu_1178_p1 : pos_fu_1129_p2);

assign pos_3_fu_1190_p4 = {{pos_2_fu_1182_p3[17:2]}};

assign pos_fu_1129_p2 = ($signed(source1_reg_1691) + $signed(sext_ln171_1_fu_1104_p1));

assign result_2_fu_565_p2 = (old_pc_reg_1598 + 32'd4);

assign select_ln178_fu_1236_p3 = ((tmp_11_fu_1200_p3[0:0] == 1'b1) ? sub_ln178_1_fu_1222_p2 : tmp_12_fu_1228_p3);

assign select_ln71_fu_1084_p3 = ((icmp_ln71_reg_1745[0:0] == 1'b1) ? grp_fu_514_p2 : result_2_reg_1614);

assign select_ln76_fu_1078_p3 = ((icmp_ln76_reg_1740[0:0] == 1'b1) ? result_2_reg_1614 : grp_fu_514_p2);

assign select_ln81_fu_1072_p3 = ((icmp_ln81_reg_1735[0:0] == 1'b1) ? grp_fu_514_p2 : result_2_reg_1614);

assign select_ln86_fu_1066_p3 = ((icmp_ln86_reg_1730[0:0] == 1'b1) ? result_2_reg_1614 : grp_fu_514_p2);

assign select_ln91_fu_1060_p3 = ((icmp_ln91_reg_1725[0:0] == 1'b1) ? grp_fu_514_p2 : result_2_reg_1614);

assign select_ln96_fu_1054_p3 = ((icmp_ln96_reg_1720[0:0] == 1'b1) ? result_2_reg_1614 : grp_fu_514_p2);

assign sext_ln171_1_fu_1104_p1 = tmp_4_reg_1678;

assign sext_ln171_2_fu_1117_p1 = tmp_4_reg_1678;

assign sext_ln171_3_fu_1123_p1 = tmp_4_reg_1678;

assign sext_ln171_fu_1101_p1 = tmp_4_reg_1678;

assign sext_ln40_fu_654_p1 = $signed(imm_B_fu_640_p6);

assign sext_ln41_fu_668_p1 = imm_I_fu_658_p4;

assign sext_ln42_fu_714_p1 = $signed(imm_J_fu_700_p6);

assign source1_fu_908_p33 = {{instr_memory_q0[19:15]}};

assign source2_fu_978_p33 = {{instr_memory_q0[24:20]}};

assign sub_ln178_1_fu_1222_p2 = (3'd0 - p_and_t_fu_1214_p3);

assign sub_ln178_fu_1208_p2 = (2'd0 - trunc_ln171_fu_1113_p1);

assign tmp4_fu_604_p4 = {{instr_memory_q0[11:8]}};

assign tmp_10_fu_1160_p4 = {{add_ln171_2_fu_1134_p2[27:2]}};

assign tmp_11_fu_1200_p3 = add_ln171_fu_1107_p2[32'd33];

assign tmp_12_fu_1228_p3 = {{1'd0}, {trunc_ln171_fu_1113_p1}};

assign tmp_13_fu_1380_p5 = {{data_memory_q0[31:8]}, {trunc_ln185_fu_1377_p1}};

assign tmp_14_fu_1364_p5 = {{data_memory_q0[31:16]}, {trunc_ln187_fu_1361_p1}, {data_memory_q0[7:0]}};

assign tmp_15_fu_1348_p5 = {{data_memory_q0[31:24]}, {trunc_ln189_fu_1345_p1}, {data_memory_q0[15:0]}};

assign tmp_16_fu_1332_p5 = {{trunc_ln191_fu_1329_p1}, {data_memory_q0[23:0]}};

assign tmp_17_fu_1316_p5 = {{data_memory_q0[31:16]}, {trunc_ln196_fu_1313_p1}};

assign tmp_18_fu_1300_p5 = {{trunc_ln198_fu_1297_p1}, {data_memory_q0[15:0]}};

assign tmp_1_fu_632_p3 = instr_memory_q0[32'd31];

assign tmp_2_fu_672_p4 = {{instr_memory_q0[30:21]}};

assign tmp_3_fu_682_p3 = instr_memory_q0[32'd20];

assign tmp_4_fu_738_p3 = {{tmp_7_fu_728_p4}, {tmp_6_fu_718_p4}};

assign tmp_5_fu_690_p4 = {{instr_memory_q0[19:12]}};

assign tmp_6_fu_718_p4 = {{instr_memory_q0[11:7]}};

assign tmp_7_fu_728_p4 = {{instr_memory_q0[31:25]}};

assign tmp_8_fu_746_p4 = {{instr_memory_q0[31:12]}};

assign tmp_9_fu_1146_p3 = add_ln171_3_fu_1140_p2[32'd28];

assign tmp_fu_624_p3 = instr_memory_q0[32'd7];

assign tmp_s_fu_614_p4 = {{instr_memory_q0[30:25]}};

assign trunc_ln171_1_fu_1120_p1 = source1_reg_1691[28:0];

assign trunc_ln171_2_fu_1126_p1 = source1_reg_1691[27:0];

assign trunc_ln171_fu_1113_p1 = add_ln171_fu_1107_p2[1:0];

assign trunc_ln185_fu_1377_p1 = source2_reg_1705[7:0];

assign trunc_ln187_fu_1361_p1 = source2_reg_1705[7:0];

assign trunc_ln189_fu_1345_p1 = source2_reg_1705[7:0];

assign trunc_ln191_fu_1329_p1 = source2_reg_1705[7:0];

assign trunc_ln196_fu_1313_p1 = source2_reg_1705[15:0];

assign trunc_ln198_fu_1297_p1 = source2_reg_1705[15:0];

assign trunc_ln26_fu_522_p1 = g_pc[1:0];

assign xor_ln172_fu_1154_p2 = (tmp_9_fu_1146_p3 ^ 1'd1);

assign zext_ln171_1_fu_1178_p1 = pos_1_fu_1170_p3;

assign zext_ln171_fu_1098_p1 = source1_reg_1691;

assign zext_ln185_fu_1293_p1 = pos_3_reg_1795;

assign zext_ln187_fu_1289_p1 = pos_3_reg_1795;

assign zext_ln189_fu_1285_p1 = pos_3_reg_1795;

assign zext_ln191_fu_1281_p1 = pos_3_reg_1795;

assign zext_ln196_fu_1277_p1 = pos_3_reg_1795;

assign zext_ln198_fu_1273_p1 = pos_3_reg_1795;

assign zext_ln202_fu_1262_p1 = pos_3_fu_1190_p4;

assign zext_ln28_fu_560_p1 = lshr_ln_fu_532_p4;

always @ (posedge ap_clk) begin
    sext_ln40_reg_1657[0] <= 1'b0;
    sext_ln42_reg_1673[0] <= 1'b0;
    imm_U_reg_1686[11:0] <= 12'b000000000000;
end

endmodule //processor
