0.7
2020.2
May 22 2025
00:13:55
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/division/fpu_div_fp32_vivado.v,1759948518,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/multiplicacion/fpu_mul_fp32_vivado.v,,fpu_div_fp32_vivado,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/multiplicacion/fpu_mul_fp32_vivado.v,1759948518,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_muldiv.v,,fpu_mul_fp32_vivado,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fp_alu_top.v,1760104484,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/division/fpu_div_fp32_vivado.v,,fp_alu_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_addsub.v,1759948518,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/input_loader_dual.v,,fpu_addsub,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_muldiv.v,1760106644,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_fpu_top.v,,fpu_muldiv,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_top.v,1760105342,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fpu_addsub.v,,fpu_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/input_loader_dual.v,1760107073,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/sevenseg_driver.v,,input_loader_dual,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/sevenseg_driver.v,1760072280,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/src/fp_alu_top.v,,sevenseg_driver,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_addsub.v,1759948518,verilog,,,,tb_fpu_addsub,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_fpu_top.v,1760072786,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_input_loader_dual.v,,tb_fpu_top,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_input_loader_dual.v,1760107123,verilog,,C:/Users/cosea/Documents/vivado/Arch_Project/Arch_Project.srcs/sources_1/new/tb/tb_addsub.v,,tb_input_loader_dual,,,../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
