
---------- Begin Simulation Statistics ----------
final_tick                                38993997000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 228642                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   357461                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    73.01                       # Real time elapsed on the host
host_tick_rate                              534061200                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    16694047                       # Number of instructions simulated
sim_ops                                      26099683                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.038994                       # Number of seconds simulated
sim_ticks                                 38993997000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               80                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     80                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu0.cpi                              7.798799                       # CPI: cycles per instruction
system.cpu0.discardedOps                      5149715                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1469155                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2725                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                     672207                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                           89                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       45281266                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.128225                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4764195                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          257                       # TLB misses on write requests
system.cpu0.numCycles                        77987994                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu0.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu0.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu0.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                16363461                       # Class of committed instruction
system.cpu0.tickCycles                       32706728                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   37                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               85                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     85                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    6694047                       # Number of instructions committed
system.cpu1.committedOps                      9736222                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             11.650209                       # CPI: cycles per instruction
system.cpu1.discardedOps                      1299562                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1259674                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                       243289                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                    4845723                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        18903                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       64564292                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.085835                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    1555848                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          273                       # TLB misses on write requests
system.cpu1.numCycles                        77987048                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               1997      0.02%      0.02% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                3389905     34.82%     34.84% # Class of committed instruction
system.cpu1.op_class_0::IntMult                    36      0.00%     34.84% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1447      0.01%     34.85% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               723594      7.43%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  112      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     42.29% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1140      0.01%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     42.30% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1367      0.01%     42.31% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                    12      0.00%     42.31% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1866      0.02%     42.33% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                 1287      0.01%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     42.34% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 426      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                2      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     42.35% # Class of committed instruction
system.cpu1.op_class_0::MemRead                 42409      0.44%     42.78% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               262246      2.69%     45.48% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead           725676      7.45%     52.93% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite         4582700     47.07%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                 9736222                       # Class of committed instruction
system.cpu1.tickCycles                       13422756                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   40                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       871185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1743430                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       978762                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         7927                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1957590                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           7927                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             258906                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       711505                       # Transaction distribution
system.membus.trans_dist::CleanEvict           159680                       # Transaction distribution
system.membus.trans_dist::ReadExReq            613339                       # Transaction distribution
system.membus.trans_dist::ReadExResp           613337                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        258906                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2615673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2615673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2615673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    101359872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    101359872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               101359872                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            872245                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  872245    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              872245                       # Request fanout histogram
system.membus.reqLayer4.occupancy          4909938500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              12.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4577703000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             11.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4690718                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4690718                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4690718                       # number of overall hits
system.cpu0.icache.overall_hits::total        4690718                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        73413                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         73413                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        73413                       # number of overall misses
system.cpu0.icache.overall_misses::total        73413                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   1885490500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   1885490500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   1885490500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   1885490500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4764131                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4764131                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4764131                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4764131                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.015410                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.015410                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.015410                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.015410                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25683.332652                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25683.332652                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25683.332652                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25683.332652                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        73397                       # number of writebacks
system.cpu0.icache.writebacks::total            73397                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        73413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        73413                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        73413                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        73413                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   1812077500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   1812077500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   1812077500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   1812077500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.015410                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.015410                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.015410                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.015410                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24683.332652                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24683.332652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24683.332652                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24683.332652                       # average overall mshr miss latency
system.cpu0.icache.replacements                 73397                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4690718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4690718                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        73413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        73413                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   1885490500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   1885490500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4764131                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4764131                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.015410                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.015410                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25683.332652                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25683.332652                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        73413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        73413                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   1812077500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   1812077500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.015410                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.015410                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24683.332652                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24683.332652                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999649                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4764131                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            73413                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            64.894923                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999649                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         38186461                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        38186461                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      1810235                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1810235                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      1810292                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1810292                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       290589                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        290589                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       290646                       # number of overall misses
system.cpu0.dcache.overall_misses::total       290646                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  23651533500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23651533500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  23651533500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23651533500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      2100824                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2100824                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      2100938                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2100938                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.138321                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.138321                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.138341                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.138341                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 81391.702714                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 81391.702714                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 81375.740592                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 81375.740592                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       129843                       # number of writebacks
system.cpu0.dcache.writebacks::total           129843                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data        10266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        10266                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data        10266                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        10266                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       280323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       280323                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       280380                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       280380                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  22631595500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  22631595500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  22634244500                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  22634244500                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.133435                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.133435                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.133455                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.133455                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 80733.994357                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 80733.994357                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 80727.029389                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 80727.029389                       # average overall mshr miss latency
system.cpu0.dcache.replacements                280364                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1192709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1192709                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data       269903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       269903                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data  22093581500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  22093581500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1462612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1462612                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.184535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.184535                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 81857.487690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 81857.487690                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1470                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data       268433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total       268433                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data  21730132000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  21730132000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.183530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.183530                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 80951.790577                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 80951.790577                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data       617526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        617526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data        20686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total        20686                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data   1557952000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total   1557952000                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.032412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.032412                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 75314.318863                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 75314.318863                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data         8796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total         8796                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data        11890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total        11890                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data    901463500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total    901463500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.018630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.018630                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 75816.947014                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 75816.947014                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.cpu0.data           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.cpu0.data           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.cpu0.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.cpu0.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.cpu0.data           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.cpu0.data      2649000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total      2649000                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.cpu0.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu0.data 46473.684211                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 46473.684211                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999671                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            2090672                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           280380                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             7.456566                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999671                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         17087884                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        17087884                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      1544663                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1544663                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      1544663                       # number of overall hits
system.cpu1.icache.overall_hits::total        1544663                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        11118                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         11118                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        11118                       # number of overall misses
system.cpu1.icache.overall_misses::total        11118                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    272688500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    272688500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    272688500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    272688500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      1555781                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1555781                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      1555781                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1555781                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.007146                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.007146                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.007146                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.007146                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 24526.758410                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 24526.758410                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 24526.758410                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 24526.758410                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        11102                       # number of writebacks
system.cpu1.icache.writebacks::total            11102                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        11118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        11118                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        11118                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        11118                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    261570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    261570500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    261570500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    261570500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.007146                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.007146                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.007146                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.007146                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 23526.758410                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 23526.758410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 23526.758410                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 23526.758410                       # average overall mshr miss latency
system.cpu1.icache.replacements                 11102                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      1544663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1544663                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        11118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        11118                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    272688500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    272688500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      1555781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1555781                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.007146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.007146                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 24526.758410                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 24526.758410                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        11118                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        11118                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    261570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    261570500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.007146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.007146                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 23526.758410                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 23526.758410                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999633                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            1555781                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            11118                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           139.933531                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999633                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999977                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         12457366                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        12457366                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      4874703                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         4874703                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      4874703                       # number of overall hits
system.cpu1.dcache.overall_hits::total        4874703                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       976759                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        976759                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       976759                       # number of overall misses
system.cpu1.dcache.overall_misses::total       976759                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data  66824775000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  66824775000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data  66824775000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  66824775000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      5851462                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      5851462                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      5851462                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      5851462                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.166926                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.166926                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.166926                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.166926                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 68414.803447                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 68414.803447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 68414.803447                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 68414.803447                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       606957                       # number of writebacks
system.cpu1.dcache.writebacks::total           606957                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data       362842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       362842                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data       362842                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       362842                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       613917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       613917                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       613917                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       613917                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data  52880463500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  52880463500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data  52880463500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  52880463500                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.104917                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.104917                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.104917                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.104917                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 86136.177203                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 86136.177203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 86136.177203                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 86136.177203                       # average overall mshr miss latency
system.cpu1.dcache.replacements                613899                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1006572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1006572                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         9375                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    331870000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    331870000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1015947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1015947                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009228                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 35399.466667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 35399.466667                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          334                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    308435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    308435000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.008899                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008899                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 34115.142130                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 34115.142130                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      3868131                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       3868131                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data       967384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total       967384                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data  66492905000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  66492905000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      4835515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4835515                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.200058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.200058                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 68734.757862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 68734.757862                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data       362508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total       362508                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       604876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       604876                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  52572028500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  52572028500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.125090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.125090                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 86913.728599                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 86913.728599                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999657                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            5488618                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           613915                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.940355                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999657                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         47425611                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        47425611                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               62528                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               26994                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                9354                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data                7707                       # number of demand (read+write) hits
system.l2.demand_hits::total                   106583                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              62528                       # number of overall hits
system.l2.overall_hits::.cpu0.data              26994                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               9354                       # number of overall hits
system.l2.overall_hits::.cpu1.data               7707                       # number of overall hits
system.l2.overall_hits::total                  106583                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             10885                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            253386                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1764                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data            606210                       # number of demand (read+write) misses
system.l2.demand_misses::total                 872245                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            10885                       # number of overall misses
system.l2.overall_misses::.cpu0.data           253386                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1764                       # number of overall misses
system.l2.overall_misses::.cpu1.data           606210                       # number of overall misses
system.l2.overall_misses::total                872245                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    980771000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  21921184500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    141331000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data  51874072500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      74917359000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    980771000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  21921184500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    141331000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data  51874072500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     74917359000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           73413                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          280380                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           11118                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          613917                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               978828                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          73413                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         280380                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          11118                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         613917                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              978828                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.148271                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.903724                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.158662                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.987446                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.891112                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.148271                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.903724                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.158662                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.987446                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.891112                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 90102.985760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 86513.005849                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 80119.614512                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 85571.126342                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85890.270509                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 90102.985760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 86513.005849                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 80119.614512                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 85571.126342                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85890.270509                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              711505                       # number of writebacks
system.l2.writebacks::total                    711505                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst        10885                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       253386                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1764                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data       606210                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            872245                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        10885                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       253386                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1764                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data       606210                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           872245                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    871921000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  19387324500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    123691000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  45811992500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  66194929000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    871921000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  19387324500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    123691000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  45811992500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  66194929000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.148271                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.903724                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.158662                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.987446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.891112                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.148271                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.903724                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.158662                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.987446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.891112                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 80102.985760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 76513.005849                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 70119.614512                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 75571.159334                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75890.293438                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 80102.985760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 76513.005849                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 70119.614512                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 75571.159334                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75890.293438                       # average overall mshr miss latency
system.l2.replacements                         878924                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       736800                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           736800                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       736800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       736800                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        84499                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            84499                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        84499                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        84499                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           188                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             2020                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             1407                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3427                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data           9870                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data         603469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              613339                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data    860475500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data  51646990500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   52507466000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data        11890                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data       604876                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            616766                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.830109                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.997674                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.994444                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 87180.901722                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85583.502218                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85609.207958                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data         9870                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data       603469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         613339                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data    761775500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  45612320500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  46374096000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.830109                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.997674                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.994444                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 77180.901722                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75583.535360                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75609.240567                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         62528                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          9354                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71882                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        10885                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1764                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12649                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    980771000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    141331000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   1122102000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        73413                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        11118                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          84531                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.148271                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.158662                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.149637                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 90102.985760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 80119.614512                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88710.728121                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        10885                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1764                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12649                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    871921000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    123691000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    995612000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.148271                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.158662                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.149637                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 80102.985760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 70119.614512                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78710.728121                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        24974                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data         6300                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31274                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data       243516                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         2741                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          246257                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data  21060709000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    227082000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  21287791000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data       268490                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277531                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.906984                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.303174                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.887313                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 86485.935216                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 82846.406421                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86445.424902                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data       243516                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         2741                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       246257                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  18625549000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    199672000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  18825221000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.906984                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.303174                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.887313                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 76485.935216                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 72846.406421                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76445.424902                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.266962                       # Cycle average of tags in use
system.l2.tags.total_refs                     1957400                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    879948                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.224450                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.197678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst       10.962714                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      244.917217                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        4.027082                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      754.162272                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.008982                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.010706                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.239177                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.003933                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.736487                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999284                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          221                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          771                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  16540668                       # Number of tag accesses
system.l2.tags.data_accesses                 16540668                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        696640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      16216704                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        112896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      38797440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           55823680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       696640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       112896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        809536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     45536320                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        45536320                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          10885                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         253386                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1764                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data         606210                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              872245                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       711505                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             711505                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         17865314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        415876936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst          2895215                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        994959301                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1431596766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     17865314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst      2895215                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         20760529                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1167777697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1167777697                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1167777697                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        17865314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       415876936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst         2895215                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       994959301                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2599374463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    711495.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     10885.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    253239.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1764.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples    606189.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000241183250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        44248                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        44248                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2317579                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             668581                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      872245                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     711505                       # Number of write requests accepted
system.mem_ctrls.readBursts                    872245                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   711505                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    168                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             44788                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             83493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             70222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             61946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             38774                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            101452                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             59235                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             38310                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             61535                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             38931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            71140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            43740                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            40326                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            38515                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            39949                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            39721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             39348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             56154                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             50533                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             47368                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             37851                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             64115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             46231                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             37759                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             47448                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             37963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            51768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            41405                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            38567                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            37739                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            38613                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            38615                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.88                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.22                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  13830696500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4360385000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             30182140250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15859.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34609.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   767783                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  654803                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 88.04                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.03                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                872245                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               711505                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  474033                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  323286                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   73815                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     923                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      18                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    763                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  21975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  40716                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  45370                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  45998                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  45564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  45594                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45803                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  45810                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  48672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  49963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45879                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  47396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  47458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  44642                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44665                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    132                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       160964                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    629.625705                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   410.914797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   415.209166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        28825     17.91%     17.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        21650     13.45%     31.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         8717      5.42%     36.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         7395      4.59%     41.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5306      3.30%     44.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         5621      3.49%     48.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         4648      2.89%     51.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         4334      2.69%     53.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        74468     46.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       160964                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        44248                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      19.708778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.185842                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      8.357010                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          44140     99.76%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            42      0.09%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            22      0.05%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           14      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            9      0.02%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            4      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.02%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            1      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.00%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::352-383            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-415            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::608-639            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::672-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         44248                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        44248                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.079303                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.072769                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.488962                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            42817     96.77%     96.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              439      0.99%     97.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              316      0.71%     98.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              355      0.80%     99.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              243      0.55%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               67      0.15%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               11      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         44248                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               55812928                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   10752                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                45534528                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                55823680                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             45536320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1431.32                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1167.73                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1431.60                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1167.78                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.31                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    9.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   38993982000                       # Total gap between requests
system.mem_ctrls.avgGap                      24621.30                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       696640                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     16207296                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       112896                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     38796096                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     45534528                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 17865313.986663125455                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 415635668.228624999523                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 2895214.871150551364                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 994924834.199479460716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1167731740.862574338913                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        10885                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       253386                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1764                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data       606210                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       711505                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst    422652250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data   8898553250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     51372000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  20809562750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 980773272000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     38828.87                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     35118.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     29122.45                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     34327.32                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1378448.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            453547080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            241058400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          2669338980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1733655960                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     3078117120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      15631291260                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1810502400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        25617511200                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        656.960383                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   4405567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1302080000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  33286349750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            695764440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            369799980                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3557290800                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1980253980                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     3078117120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      17078949900                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        591421440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27351597660                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        701.430983                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   1253910750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1302080000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  36438006250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            362062                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1448305                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        84499                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          324882                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           616766                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          616764                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         84531                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277531                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       220223                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side       841124                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        33338                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      1841731                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2936416                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      9395840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     26254272                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1422080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     78135808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              115208000                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          878924                       # Total snoops (count)
system.tol2bus.snoopTraffic                  45536320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1857752                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004267                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.065183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1849825     99.57%     99.57% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7927      0.43%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1857752                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1800094000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.6                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         921205332                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          16687479                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         420597944                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         110146446                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  38993997000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
