# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 12:53:55 on May 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source IDEX
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 12:57:04 on May 07,2023, Elapsed time: 0:03:09
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 12:57:04 on May 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s0/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s1/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s2/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s3/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s4/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a1/Q
add wave -position 0  sim:/RISC_V_Pipeline_tb/clk
add wave -position 1  sim:/RISC_V_Pipeline_tb/rst
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/h/ForwardAE \
sim:/RISC_V_Pipeline_tb/UUT/h/ForwardBE \
sim:/RISC_V_Pipeline_tb/UUT/h/RdE \
sim:/RISC_V_Pipeline_tb/UUT/h/RdM \
sim:/RISC_V_Pipeline_tb/UUT/h/RdW \
sim:/RISC_V_Pipeline_tb/UUT/h/RegWriteM \
sim:/RISC_V_Pipeline_tb/UUT/h/RegWriteW \
sim:/RISC_V_Pipeline_tb/UUT/h/Rs1D \
sim:/RISC_V_Pipeline_tb/UUT/h/Rs1E \
sim:/RISC_V_Pipeline_tb/UUT/h/Rs2D \
sim:/RISC_V_Pipeline_tb/UUT/h/Rs2E
add wave -position insertpoint sim:/RISC_V_Pipeline_tb/UUT/DataPath/forwardMuxA/*
add wave -position insertpoint sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcamux/*
add wave -position insertpoint sim:/RISC_V_Pipeline_tb/UUT/DataPath/forwardMuxB/*
add wave -position insertpoint sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcbmux/*
add wave -position 2  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/Q
run
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/ALUResult \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/SrcA \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/SrcB
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Fowarding_from_MEM
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t0/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s6/Q
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/h/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Hazard_unit_LOAD
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/Q
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/enable \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCD \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCPlus4D
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/Write_data_mux/Mux_Out
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
add wave -position 24  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Write_data_mux/Selector
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pipreg3/ReadDataM \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pipreg3/ReadDataW
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/Read_Data
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/Address
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Hazard_unit_LOAD
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Hazard_unit_LOAD
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Hazard_unit_LOAD
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:06:07 on May 07,2023, Elapsed time: 6:09:03
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:06:07 on May 07,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:06:21 on May 07,2023, Elapsed time: 0:00:14
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:06:21 on May 07,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Hazard_unit_LOAD
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 6  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s11/Q
add wave -position 7  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t6/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/Write_Data \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/Write_Enable
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
add wave -position 8  sim:/RISC_V_Pipeline_tb/UUT/control/c_pipreg0/MemWriteD
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
add wave -position 9  sim:/RISC_V_Pipeline_tb/UUT/control/c_pipreg0/MemWriteE
add wave -position 10  sim:/RISC_V_Pipeline_tb/UUT/control/c_pipreg1/MemWriteE
add wave -position 11  sim:/RISC_V_Pipeline_tb/UUT/control/c_pipreg1/MemWriteM
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
add wave -position 12  sim:/RISC_V_Pipeline_tb/UUT/DataPath/MemCtrl/RAM_En
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/MemCtrl/WrtEn
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
add wave -position 13  sim:/RISC_V_Pipeline_tb/UUT/DataPath/MemCtrl/ADDRIn
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(32)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 16:54:09 on May 08,2023, Elapsed time: 21:47:48
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 16:54:10 on May 08,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/store_test.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(33)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
add wave -position 17  sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/Write_Data
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:21:50 on May 09,2023, Elapsed time: 22:27:40
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:21:50 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_4.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:23:26 on May 09,2023, Elapsed time: 0:01:36
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:23:26 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Hazard_unit_LOAD
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_4.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:34:59 on May 09,2023, Elapsed time: 0:11:33
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:34:59 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
Hazard_unit_LOAD
# couldn't execute ".\Hazard_unit_LOAD": no such file or directory
source Hazard_unit_LOAD
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_5.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:41:11 on May 09,2023, Elapsed time: 0:06:12
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:41:12 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_5.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 8  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t6/Q
add wave -position 4  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s1/Q
add wave -position 5  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s2/Q
add wave -position 6  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s3/Q
add wave -position 7  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s4/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_5.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/sp/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/matriz_x_vector_5.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(34)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 16:32:28 on May 09,2023, Elapsed time: 0:51:16
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 16:32:28 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 16:49:58 on May 09,2023, Elapsed time: 0:17:30
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 16:49:59 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 18:40:56 on May 09,2023, Elapsed time: 1:50:57
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 18:40:56 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/ram
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:10:44 on May 09,2023, Elapsed time: 0:29:48
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:10:44 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/RAM/ram
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:18:22 on May 09,2023, Elapsed time: 0:07:38
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:18:23 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:29:06 on May 09,2023, Elapsed time: 0:10:43
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:29:06 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Add_IF/A
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Add_IF/B
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Add_IF/Control
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Add_IF/Result
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/clk
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/D
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/enable
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Pc/rst
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/h/ResultSrcE0
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/h/RdE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/h/Rs1D
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/h/Rs2D
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/h/lwStall
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/enable
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 20:04:14 on May 09,2023, Elapsed time: 0:35:08
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 20:04:14 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/init_mem_2.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(35)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 20:13:32 on May 09,2023, Elapsed time: 0:09:18
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 20:13:32 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:20:13 on May 09,2023, Elapsed time: 1:06:41
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:20:13 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2685) [TFMPC] - Too few port connections for 'DataPath'.  Expected 35, found 34.
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2718) [TFMPC] - Missing connection for port 'Mux_IF_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of RISC_V_Pipeline.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:22:55 on May 09,2023, Elapsed time: 0:02:42
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:22:55 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2685) [TFMPC] - Too few port connections for 'DataPath'.  Expected 35, found 34.
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2718) [TFMPC] - Missing connection for port 'Mux_IF_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/IF_mux/I_0
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/IF_mux/I_1
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/IF_mux/Mux_Out
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/IF_mux/Selector
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/PCSrcE
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:40:12 on May 09,2023, Elapsed time: 0:17:17
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:40:12 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:44:06 on May 09,2023, Elapsed time: 0:03:54
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:44:07 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 13  sim:/RISC_V_Pipeline_tb/UUT/control/ctl_sig/MemWrite
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:50:53 on May 09,2023, Elapsed time: 0:06:46
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:50:53 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchOp
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/JumpE
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 53  sim:/RISC_V_Pipeline_tb/UUT/control/funct3[2]
add wave -position 54  sim:/RISC_V_Pipeline_tb/UUT/control/SignOp
add wave -position 55  sim:/RISC_V_Pipeline_tb/UUT/control/ZeroOp
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/clk \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/enable \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCD \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCF \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCPlus4D \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCPlus4F
add wave -position insertpoint  \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF[12]} \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF[13]} \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF[14]}
add wave -position insertpoint  \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD[12]} \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD[13]} \
{sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD[14]} \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 57  sim:/RISC_V_Pipeline_tb/UUT/DataPath/ROM/Instruction[12]
add wave -position 58  sim:/RISC_V_Pipeline_tb/UUT/DataPath/ROM/Instruction[13]
add wave -position 59  sim:/RISC_V_Pipeline_tb/UUT/DataPath/ROM/Instruction[14]
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 65 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [64], address range [0:63])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:10:41 on May 09,2023, Elapsed time: 0:19:48
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:10:41 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
# ** Warning: (vsim-PLI-3407) Too many data words read on line 129 of file "C:/My_Designs/QuartusPrime/RISC_V_Pipeline/assembly_code/nop.txt". (Current address [128], address range [0:127])    : C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Program_Memory.v(36)
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/ROM
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:14:56 on May 09,2023, Elapsed time: 0:04:15
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:14:56 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:21:16 on May 09,2023, Elapsed time: 0:06:20
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:21:16 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2685) [TFMPC] - Too few port connections for 'DataPath'.  Expected 35, found 34.
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(96): (vopt-2718) [TFMPC] - Missing connection for port 'Mux_IF_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:25:05 on May 09,2023, Elapsed time: 0:03:49
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:25:05 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
sorce Store_flow
# invalid command name "sorce"
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:37:24 on May 09,2023, Elapsed time: 0:12:19
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:37:24 on May 09,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 13  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a5/Q
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 22:40:43 on May 09,2023, Elapsed time: 0:03:19
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 22:40:43 on May 09,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Hazard_unit_LOAD
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t0/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s6/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s7/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s8/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s9/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s10/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/enable \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct3E \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct7E \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/OpE \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/PCE \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/PCPlus4E \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD1E \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD2E \
sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RdE
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/control/BranchE \
sim:/RISC_V_Pipeline_tb/UUT/control/BranchOp \
sim:/RISC_V_Pipeline_tb/UUT/control/PCSrcE
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/control/JumpE
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 10  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/clear
add wave -position 10  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/clear
add wave -position 11  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/clear
add wave -position 12  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD
add wave -position 13  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCD
add wave -position 14  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCF
add wave -position 15  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCPlus4D
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3  sim:/RISC_V_Pipeline_tb/UUT/DataPath/ROM/rom
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 11:45:38 on May 10,2023, Elapsed time: 13:04:55
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 11:45:39 on May 10,2023
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Hazard_unit_LOAD
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s6/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s7/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s8/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s9/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s10/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 3  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/enable
add wave -position 4  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrF
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a5/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a6/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a7/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t5/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a3/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a4/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a0/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s10/Q
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s11/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/ALUControl
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/ALUResult
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/Overflow
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/Sign
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/SrcA
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/SrcB
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/Sum
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Alu0/Zero
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 13:21:53 on May 10,2023, Elapsed time: 1:36:14
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 13:21:53 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu2.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 13:26:48 on May 10,2023, Elapsed time: 0:04:55
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 13:26:48 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
# Compile of alu2.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 13:31:22 on May 10,2023, Elapsed time: 0:04:34
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 13:31:22 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcamux/*
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcbmux/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu2.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 13:46:54 on May 10,2023, Elapsed time: 0:15:32
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 13:46:54 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcamux/*
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcbmux/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of alu2.v was successful.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 13:59:52 on May 10,2023, Elapsed time: 0:12:58
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 13:59:52 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
source Store_flow
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/PCSrcE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchOp
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/JumpE
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/ZeroE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/funct3[0]
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 14:31:46 on May 10,2023, Elapsed time: 0:31:54
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 14:31:46 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/ZeroE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/PCSrcE
add wave -position 55  sim:/RISC_V_Pipeline_tb/UUT/control/BranchOp
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
run
run
run
run
run
run
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 14:54:23 on May 10,2023, Elapsed time: 0:22:37
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 14:54:23 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.Mux2x1(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'I_0'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'I_1'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Mux_Out'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/control/BranchSrc/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.Mux2x1(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'I_0'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'I_1'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(11).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (32) does not match connection size (1) for port 'Mux_Out'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Mux2x1.v(14).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/control/BranchSrc File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/controller.v Line: 114
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:03:18 on May 10,2023, Elapsed time: 0:08:55
# Errors: 0, Warnings: 6
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:03:18 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.Mux2x1(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast__1)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
add wave -position end sim:/RISC_V_Pipeline_tb/UUT/control/BranchSrc/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:17:26 on May 10,2023, Elapsed time: 0:14:08
# Errors: 0, Warnings: 4
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:17:26 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 56  sim:/RISC_V_Pipeline_tb/UUT/control/andbeq
add wave -position 57  sim:/RISC_V_Pipeline_tb/UUT/control/andbne
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 56  sim:/RISC_V_Pipeline_tb/UUT/control/funct3[0]
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 15:44:11 on May 10,2023, Elapsed time: 0:26:45
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 15:44:11 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 45  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t0/Q
add wave -position 46  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t1/Q
add wave -position 47  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t2/Q
add wave -position 48  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t3/Q
add wave -position 49  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/t4/Q
add wave -position 50  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/a2/Q
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 43  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Reg_file/s0/Q
add wave -position 56 sim:/RISC_V_Pipeline_tb/UUT/DataPath/srcamux/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 56 sim:/RISC_V_Pipeline_tb/UUT/DataPath/forwardMuxA/*
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 19:20:26 on May 10,2023, Elapsed time: 3:36:15
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 19:20:26 on May 10,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 20:53:24 on May 11,2023, Elapsed time: 25:32:58
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 20:53:25 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(97): (vopt-2685) [TFMPC] - Too few port connections for 'DataPath'.  Expected 35, found 34.
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'Mux_IF_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/aludec/funct7b1
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 20:59:15 on May 11,2023, Elapsed time: 0:05:50
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 20:59:15 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(97): (vopt-2685) [TFMPC] - Too few port connections for 'DataPath'.  Expected 35, found 34.
# ** Warning: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/RISC_V_Pipeline.v(97): (vopt-2718) [TFMPC] - Missing connection for port 'Mux_IF_sel'.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=2.
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:04:21 on May 11,2023, Elapsed time: 0:05:06
# Errors: 0, Warnings: 5
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:04:21 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
add wave -position insertpoint  \
sim:/RISC_V_Pipeline_tb/UUT/control/aludec/RtypeMul \
sim:/RISC_V_Pipeline_tb/UUT/control/aludec/RtypeSub
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position 74  sim:/RISC_V_Pipeline_tb/UUT/control/aludec/funct7b1
add wave -position 75  sim:/RISC_V_Pipeline_tb/UUT/control/aludec/funct7b5
add wave -position 76  sim:/RISC_V_Pipeline_tb/UUT/control/aludec/RtypeSub
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
add wave -position 73  sim:/RISC_V_Pipeline_tb/UUT/DataPath/Funct7D
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of aludec.v was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Store_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 21:16:30 on May 11,2023, Elapsed time: 0:12:09
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 21:16:30 on May 11,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Bit_Rate_Pulse.v was successful.
# Compile of Counter_Param.v was successful.
# Compile of Data_Memory.v was successful.
# Compile of Decoder_Onehot.v was successful.
# Compile of FF_D_2enable.v was successful.
# Compile of FF_D_enable.v was successful.
# Compile of FSM_UART_rx.v was successful.
# Compile of FSM_UART_tx.v was successful.
# Compile of GPIO.v was successful.
# Compile of Memory_Controller.v was successful.
# Compile of Mux.v was successful.
# Compile of Mux2x1.v was successful.
# Compile of Mux4x1.v was successful.
# Compile of Reg_File.v was successful.
# Compile of Reg_param.v was successful.
# Compile of Register.v was successful.
# Compile of rv32i_imm_gen.v was successful.
# Compile of RXshift_register.v was successful.
# Compile of shift_left_one.v was successful.
# Compile of TXshift_register.v was successful.
# Compile of UART.v was successful.
# Compile of UART_RX.v was successful.
# Compile of UART_TX.v was successful.
# Compile of IF_ID.v was successful.
# Compile of ID_IEx.v was successful.
# Compile of IMem_IWB.v was successful.
# Compile of c_IEx_IM.v was successful.
# Compile of c_ID_IEx.v was successful.
# Compile of c_IM_IW.v was successful.
# Compile of aludec.v was successful.
# Compile of controller.v was successful.
# Compile of control_signals.v was successful.
# Compile of ALU.v was successful.
# Compile of alu2.v was successful.
# Compile of IEx_IMem.v was successful.
# Compile of RISC_V_Pipeline.v was successful.
# Compile of Data_Path.v was successful.
# Compile of RISC_V_Pipeline_tb.v was successful.
# Compile of Program_Memory.v was successful.
# Compile of hazardunit.v was successful.
# 40 compiles, 0 failed with no errors.
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 09:42:37 on May 12,2023, Elapsed time: 12:26:07
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 09:42:37 on May 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Store_flow
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/BranchnE
run
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/InstrD
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCD
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg0/PCPlus4D
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct3E
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/Funct7E
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/PCPlus4E
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD1E
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RD2E
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1/RdE
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/andbeq
add wave -position end  sim:/RISC_V_Pipeline_tb/UUT/control/andbne
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Note: (vsim-8009) Loading existing optimized design _opt
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# Compile of Program_Memory.v was successful.
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/My_Designs/QuartusPrime/RISC_V_Pipeline/proj_modelsim/Load_flow
vsim -voptargs=+acc work.RISC_V_Pipeline_tb
# End time: 11:08:19 on May 12,2023, Elapsed time: 1:25:42
# Errors: 0, Warnings: 3
# vsim -voptargs="+acc" work.RISC_V_Pipeline_tb 
# Start time: 11:08:19 on May 12,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.RISC_V_Pipeline_tb(fast)
# Loading work.RISC_V_Pipeline(fast)
# Loading work.controller(fast)
# Loading work.control_signals(fast)
# Loading work.aludec(fast)
# Loading work.c_ID_IEx(fast)
# Loading work.c_IEx_IM(fast)
# Loading work.c_IM_IW(fast)
# Loading work.hazardunit(fast)
# Loading work.Data_Path(fast)
# Loading work.Mux2x1(fast)
# Loading work.Reg_param(fast)
# Loading work.Program_Memory(fast)
# Loading work.ALU(fast)
# Loading work.IF_ID(fast)
# Loading work.rv32i_imm_gen(fast)
# Loading work.Reg_File(fast)
# Loading work.Decoder_Onehot(fast)
# Loading work.Reg_param(fast__1)
# Loading work.Reg_param(fast__2)
# Loading work.Mux(fast)
# Loading work.ID_IEx(fast)
# Loading work.Mux4x1(fast)
# Loading work.alu2(fast)
# Loading work.IEx_IMem(fast)
# Loading work.Memory_Controller(fast)
# Loading work.Data_Memory(fast)
# Loading work.UART(fast)
# Loading work.Register(fast)
# Loading work.UART_TX(fast)
# Loading work.Bit_Rate_Pulse(fast)
# Loading work.FSM_UART_tx(fast)
# Loading work.Counter_Param(fast)
# Loading work.TXshift_register(fast)
# Loading work.FF_D_2enable(fast)
# Loading work.UART_RX(fast)
# Loading work.Bit_Rate_Pulse(fast__1)
# Loading work.FSM_UART_rx(fast)
# Loading work.FF_D_enable(fast)
# Loading work.RXshift_register(fast)
# Loading work.GPIO(fast)
# Loading work.IMem_IWB(fast)
# ** Warning: (vsim-3015) [PCDPC] - Port size (5) does not match connection size (32) for port 'RdD'. The port definition is at: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/ID_IEx.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /RISC_V_Pipeline_tb/UUT/DataPath/pip_reg1 File: C:/My_Designs/QuartusPrime/RISC_V_Pipeline/src/Data_Path.v Line: 218
source Load_flow
run
run
run
# End time: 16:37:04 on May 12,2023, Elapsed time: 5:28:45
# Errors: 0, Warnings: 2
