/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [2:0] _01_;
  reg [3:0] _02_;
  wire [9:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [8:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [24:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [3:0] celloutsig_0_2z;
  wire [23:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [2:0] celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_58z;
  wire [3:0] celloutsig_0_59z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [23:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_0_7z = celloutsig_0_5z[2] | ~(celloutsig_0_1z);
  assign celloutsig_0_26z = celloutsig_0_21z[0] | ~(celloutsig_0_2z[3]);
  assign celloutsig_0_32z = ~(celloutsig_0_11z ^ celloutsig_0_25z);
  assign celloutsig_1_1z = ~(in_data[98] ^ celloutsig_1_0z[13]);
  assign celloutsig_1_2z = ~(in_data[126] ^ in_data[174]);
  assign celloutsig_1_11z = ~(celloutsig_1_0z[14] ^ in_data[115]);
  assign celloutsig_1_18z = ~(celloutsig_1_16z[3] ^ celloutsig_1_6z);
  assign celloutsig_0_15z = ~(celloutsig_0_0z ^ celloutsig_0_13z);
  assign celloutsig_0_18z = ~(celloutsig_0_7z ^ in_data[77]);
  assign celloutsig_0_25z = ~(celloutsig_0_7z ^ celloutsig_0_11z);
  always_ff @(negedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _01_ <= 3'h0;
    else _01_ <= in_data[117:115];
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _02_ <= 4'h0;
    else _02_ <= celloutsig_1_0z[11:8];
  reg [9:0] _17_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _17_ <= 10'h000;
    else _17_ <= { in_data[79:76], celloutsig_0_2z, celloutsig_0_10z, celloutsig_0_7z };
  assign { _03_[9:1], _00_ } = _17_;
  assign celloutsig_1_3z = { in_data[112:111], celloutsig_1_2z } & { in_data[158:157], celloutsig_1_1z };
  assign celloutsig_1_16z = { in_data[139:120], celloutsig_1_11z, _01_ } / { 1'h1, celloutsig_1_0z[17:2], celloutsig_1_10z, celloutsig_1_5z, _02_, celloutsig_1_1z };
  assign celloutsig_0_21z = { celloutsig_0_17z[2:0], celloutsig_0_9z } / { 1'h1, celloutsig_0_19z[5:3] };
  assign celloutsig_0_22z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_7z } / { 1'h1, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_9z };
  assign celloutsig_0_0z = in_data[55:51] == in_data[49:45];
  assign celloutsig_1_10z = { celloutsig_1_0z[5:2], celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_6z } === celloutsig_1_7z[7:1];
  assign celloutsig_0_3z = { in_data[37:32], celloutsig_0_2z } > { in_data[49:42], celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_12z = { in_data[178:177], celloutsig_1_1z, celloutsig_1_11z, celloutsig_1_6z } > { celloutsig_1_3z[2], celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_9z = { in_data[24:16], celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_0z } > { celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_8z };
  assign celloutsig_0_58z = { celloutsig_0_34z[2], celloutsig_0_6z, celloutsig_0_7z } <= { _03_[3:2], celloutsig_0_18z };
  assign celloutsig_0_1z = { in_data[45:41], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } <= in_data[42:34];
  assign celloutsig_0_20z = celloutsig_0_19z[11:7] <= { celloutsig_0_5z[3:2], celloutsig_0_11z, celloutsig_0_13z, celloutsig_0_6z };
  assign celloutsig_0_34z = { celloutsig_0_17z[2:1], celloutsig_0_0z } % { 1'h1, celloutsig_0_32z, celloutsig_0_7z };
  assign celloutsig_0_2z = { in_data[77:75], celloutsig_0_0z } % { 1'h1, in_data[60:58] };
  assign celloutsig_0_30z = celloutsig_0_19z[23:0] % { 1'h1, celloutsig_0_15z, celloutsig_0_22z, celloutsig_0_21z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_1z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_26z, celloutsig_0_10z, celloutsig_0_10z };
  assign celloutsig_1_4z = in_data[165:161] * { in_data[134:133], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_2z };
  assign celloutsig_1_0z = in_data[181] ? in_data[138:120] : in_data[171:153];
  assign celloutsig_0_19z = celloutsig_0_14z[6] ? { _03_[9:3], celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_15z, celloutsig_0_0z, _03_[9:1], _00_ } : { celloutsig_0_14z[3:0], celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_13z, celloutsig_0_6z, _03_[9:1], _00_, celloutsig_0_7z, celloutsig_0_15z, celloutsig_0_5z, celloutsig_0_13z };
  assign celloutsig_0_8z = in_data[78:60] !== { in_data[12:3], celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_7z, celloutsig_0_3z };
  assign celloutsig_0_6z = celloutsig_0_2z[0] & celloutsig_0_3z;
  assign celloutsig_1_5z = in_data[97] & celloutsig_1_2z;
  assign celloutsig_1_19z = celloutsig_1_12z & celloutsig_1_18z;
  assign celloutsig_0_10z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_0_11z = celloutsig_0_0z & celloutsig_0_6z;
  assign celloutsig_0_13z = celloutsig_0_9z & celloutsig_0_12z;
  assign celloutsig_0_5z = in_data[19:16] >>> in_data[93:90];
  assign celloutsig_0_59z = { celloutsig_0_19z[14:13], celloutsig_0_6z, celloutsig_0_35z } >>> celloutsig_0_30z[8:5];
  assign celloutsig_1_7z = { celloutsig_1_0z[5:0], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } >>> { celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_14z = { celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_2z } >>> { celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_3z };
  assign celloutsig_0_17z = { celloutsig_0_2z[1:0], celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_15z } - { _03_[2:1], _00_, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_11z, celloutsig_0_15z };
  assign celloutsig_0_12z = ~((celloutsig_0_2z[3] & celloutsig_0_5z[0]) | celloutsig_0_0z);
  assign celloutsig_0_35z = ~((celloutsig_0_14z[6] & celloutsig_0_8z) | (celloutsig_0_25z & celloutsig_0_20z));
  assign celloutsig_1_6z = ~((celloutsig_1_4z[0] & celloutsig_1_4z[2]) | (celloutsig_1_0z[9] & celloutsig_1_0z[3]));
  assign _03_[0] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_58z, celloutsig_0_59z };
endmodule
