use pgl_device_timing_ids;

timingspec define_arc of device RCKB
{

timing of (CLK_IN =>+ CLK_OUT)
{
  td_rckb_clk_in_clk_out :=
  (speedgrade "C8"
    (rating "*"
      (corner "slow" (0.000,0.000):(0.000,0.000))
      (corner "fast" (0.000,0.000):(0.000,0.000))
    )
  );
};

}
