/* parasoft-begin-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" parasoft-begin-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-begin-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */

/**********************************************************************
* Copyright (C) 2012-2019 Cadence Design Systems, Inc.
* Redistribution and use in source and binary forms, with or without
* modification, are permitted provided that the following conditions
* are met:
*
* 1. Redistributions of source code must retain the above copyright
* notice, this list of conditions and the following disclaimer.
* 2. Redistributions in binary form must reproduce the above copyright
* notice, this list of conditions and the following disclaimer in the
* documentation and/or other materials provided with the distribution.
* 3. Neither the name of the copyright holder nor the names of its
* contributors may be used to endorse or promote products derived from
* this software without specific prior written permission.
*
* THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
* AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
* IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
* ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
* LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
* CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
* SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
* INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
* CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
* ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
* POSSIBILITY OF SUCH DAMAGE.
*
* THIS FILE IS AUTOMATICALLY GENERATED, DO NOT EDIT
*
**********************************************************************/

#ifndef REG_MHDP_APB_REGS_MACROS_H_
#define REG_MHDP_APB_REGS_MACROS_H_

#define MHDP__MHDP_APB_REGS__APB_CTRL_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_CTRL_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RESET_MASK           0x00000001U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RESET_SHIFT                   0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RESET_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RESET_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RESET_WOSET                   0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_DRAM_PATH_MASK          0x00000002U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_DRAM_PATH_SHIFT                  1U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_DRAM_PATH_WIDTH                  1U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_DRAM_PATH_WOCLR                  0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_DRAM_PATH_WOSET                  0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_IRAM_PATH_MASK          0x00000004U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_IRAM_PATH_SHIFT                  2U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_IRAM_PATH_WIDTH                  1U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_IRAM_PATH_WOCLR                  0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_IRAM_PATH_WOSET                  0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RUNSTALL_MASK        0x00000008U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RUNSTALL_SHIFT                3U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RUNSTALL_WIDTH                1U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RUNSTALL_WOCLR                0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__APB_XT_RUNSTALL_WOSET                0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__RESERVED_MASK               0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__RESERVED_SHIFT                       4U
#define MHDP__MHDP_APB_REGS__APB_CTRL_P__RESERVED_WIDTH                      28U

#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P_READ_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P_WRITE_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__XT_INT_POLARITY_MASK     0x00000003U
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__XT_INT_POLARITY_SHIFT             0U
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__XT_INT_POLARITY_WIDTH             2U
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__RESERVED_MASK            0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__RESERVED_SHIFT                    2U
#define MHDP__MHDP_APB_REGS__XT_INT_CTRL_P__RESERVED_WIDTH                   30U

#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__MAILBOX_FULL_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__MAILBOX_FULL_SHIFT          0U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__MAILBOX_FULL_WIDTH          1U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__MAILBOX_FULL_WOCLR          0U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__MAILBOX_FULL_WOSET          0U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__RESERVED_MASK      0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__RESERVED_SHIFT              1U
#define MHDP__MHDP_APB_REGS__MAILBOX_FULL_ADDR_P__RESERVED_WIDTH             31U

#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__MAILBOX_EMPTY_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__MAILBOX_EMPTY_SHIFT        0U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__MAILBOX_EMPTY_WIDTH        1U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__MAILBOX_EMPTY_WOCLR        0U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__MAILBOX_EMPTY_WOSET        0U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__RESERVED_MASK     0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__RESERVED_SHIFT             1U
#define MHDP__MHDP_APB_REGS__MAILBOX_EMPTY_ADDR_P__RESERVED_WIDTH            31U

#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__MAILBOX0_WR_DATA_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__MAILBOX0_WR_DATA_SHIFT       0U
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__MAILBOX0_WR_DATA_WIDTH       8U
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__RESERVED_0_MASK     0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__RESERVED_0_SHIFT             8U
#define MHDP__MHDP_APB_REGS__MAILBOX0_WR_DATA_P__RESERVED_0_WIDTH            24U

#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__MAILBOX0_RD_DATA_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__MAILBOX0_RD_DATA_SHIFT       0U
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__MAILBOX0_RD_DATA_WIDTH       8U
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__RESERVED_0_MASK     0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__RESERVED_0_SHIFT             8U
#define MHDP__MHDP_APB_REGS__MAILBOX0_RD_DATA_P__RESERVED_0_WIDTH            24U

#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__KEEP_ALIVE_CNT_MASK       0x000000FFU
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__KEEP_ALIVE_CNT_SHIFT               0U
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__KEEP_ALIVE_CNT_WIDTH               8U
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__KEEP_ALIVE_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__VER_L_P_READ_MASK                       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_L_P_WRITE_MASK                      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_L_P__VER_LSB_MASK                   0x000000FFU
#define MHDP__MHDP_APB_REGS__VER_L_P__VER_LSB_SHIFT                           0U
#define MHDP__MHDP_APB_REGS__VER_L_P__VER_LSB_WIDTH                           8U
#define MHDP__MHDP_APB_REGS__VER_L_P__RESERVED_0_MASK                0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__VER_L_P__RESERVED_0_SHIFT                        8U
#define MHDP__MHDP_APB_REGS__VER_L_P__RESERVED_0_WIDTH                       24U

#define MHDP__MHDP_APB_REGS__VER_H_P_READ_MASK                       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_H_P_WRITE_MASK                      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_H_P__VER_MSB_MASK                   0x000000FFU
#define MHDP__MHDP_APB_REGS__VER_H_P__VER_MSB_SHIFT                           0U
#define MHDP__MHDP_APB_REGS__VER_H_P__VER_MSB_WIDTH                           8U
#define MHDP__MHDP_APB_REGS__VER_H_P__RESERVED_0_MASK                0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__VER_H_P__RESERVED_0_SHIFT                        8U
#define MHDP__MHDP_APB_REGS__VER_H_P__RESERVED_0_WIDTH                       24U

#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__SW_LIB_VER_L_MASK     0x000000FFU
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__SW_LIB_VER_L_SHIFT             0U
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__SW_LIB_VER_L_WIDTH             8U
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__RESERVED_0_MASK       0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__RESERVED_0_SHIFT               8U
#define MHDP__MHDP_APB_REGS__VER_LIB_L_ADDR_P__RESERVED_0_WIDTH              24U

#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__SW_LIB_VER_H_MASK     0x000000FFU
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__SW_LIB_VER_H_SHIFT             0U
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__SW_LIB_VER_H_WIDTH             8U
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__RESERVED_0_MASK       0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__RESERVED_0_SHIFT               8U
#define MHDP__MHDP_APB_REGS__VER_LIB_H_ADDR_P__RESERVED_0_WIDTH              24U

#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__SW_DEBUG_7_0_MASK         0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__SW_DEBUG_7_0_SHIFT                 0U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__SW_DEBUG_7_0_WIDTH                 8U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_L_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__SW_DEBUG_15_8_MASK        0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__SW_DEBUG_15_8_SHIFT                0U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__SW_DEBUG_15_8_WIDTH                8U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_DEBUG_H_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_EMPTY_INT_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_EMPTY_INT_MASK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_EMPTY_INT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_EMPTY_INT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_EMPTY_INT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_FULL_INT_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_FULL_INT_MASK_SHIFT  1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_FULL_INT_MASK_WIDTH  1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_FULL_INT_MASK_WOCLR  0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__MAILBOX_FULL_INT_MASK_WOSET  0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__RESERVED_0_MASK     0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__RESERVED_0_SHIFT             2U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_MASK_P__RESERVED_0_WIDTH            30U

#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_EMPTY_INT_STATUS_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_EMPTY_INT_STATUS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_EMPTY_INT_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_EMPTY_INT_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_EMPTY_INT_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_FULL_INT_STATUS_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_FULL_INT_STATUS_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_FULL_INT_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_FULL_INT_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__MAILBOX_FULL_INT_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__RESERVED_0_MASK   0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__RESERVED_0_SHIFT           2U
#define MHDP__MHDP_APB_REGS__MAILBOX_INT_STATUS_P__RESERVED_0_WIDTH          30U

#define MHDP__MHDP_APB_REGS__SW_CLK_L_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__SW_CLOCK_VAL_L_MASK         0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__SW_CLOCK_VAL_L_SHIFT                 0U
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__SW_CLOCK_VAL_L_WIDTH                 8U
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__RESERVED_0_MASK             0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__RESERVED_0_SHIFT                     8U
#define MHDP__MHDP_APB_REGS__SW_CLK_L_P__RESERVED_0_WIDTH                    24U

#define MHDP__MHDP_APB_REGS__SW_CLK_H_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__SW_CLOCK_VAL_H_MASK         0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__SW_CLOCK_VAL_H_SHIFT                 0U
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__SW_CLOCK_VAL_H_WIDTH                 8U
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__RESERVED_0_MASK             0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__RESERVED_0_SHIFT                     8U
#define MHDP__MHDP_APB_REGS__SW_CLK_H_P__RESERVED_0_WIDTH                    24U

#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__SW_EVENTS7_0_MASK         0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__SW_EVENTS7_0_SHIFT                 0U
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__SW_EVENTS7_0_WIDTH                 8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS0_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__SW_EVENTS15_8_MASK        0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__SW_EVENTS15_8_SHIFT                0U
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__SW_EVENTS15_8_WIDTH                8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS1_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__SW_EVENTS23_16_MASK       0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__SW_EVENTS23_16_SHIFT               0U
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__SW_EVENTS23_16_WIDTH               8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS2_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__SW_EVENTS31_24_MASK       0x000000FFU
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__SW_EVENTS31_24_SHIFT               0U
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__SW_EVENTS31_24_WIDTH               8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__SW_EVENTS3_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P_READ_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P_WRITE_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_DRESET_MASK           0x00000001U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_DRESET_SHIFT                   0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_DRESET_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_DRESET_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_DRESET_WOSET                   0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_OCDHALTONRESET_MASK   0x00000002U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_OCDHALTONRESET_SHIFT           1U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_OCDHALTONRESET_WIDTH           1U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_OCDHALTONRESET_WOCLR           0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__XT_OCDHALTONRESET_WOSET           0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__RESERVED_0_MASK          0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__RESERVED_0_SHIFT                  2U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_P__RESERVED_0_WIDTH                 30U

#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__XT_XOCDMODE_MASK      0x00000001U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__XT_XOCDMODE_SHIFT              0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__XT_XOCDMODE_WIDTH              1U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__XT_XOCDMODE_WOCLR              0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__XT_XOCDMODE_WOSET              0U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__RESERVED_0_MASK       0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__RESERVED_0_SHIFT               1U
#define MHDP__MHDP_APB_REGS__XT_OCD_CTRL_RO_P__RESERVED_0_WIDTH              31U

#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_MAILBOX_INTR_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_MAILBOX_INTR_MASK_SHIFT      0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_MAILBOX_INTR_MASK_WIDTH      1U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_MAILBOX_INTR_MASK_WOCLR      0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_MAILBOX_INTR_MASK_WOSET      0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_SW_INTR_MASK_MASK   0x00000002U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_SW_INTR_MASK_SHIFT           1U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_SW_INTR_MASK_WIDTH           1U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_SW_INTR_MASK_WOCLR           0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_SW_INTR_MASK_WOSET           0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_PIF_INTR_MASK_MASK  0x00000004U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_PIF_INTR_MASK_SHIFT          2U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_PIF_INTR_MASK_WIDTH          1U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_PIF_INTR_MASK_WOCLR          0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_PIF_INTR_MASK_WOSET          0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_CEC_INTR_MASK_MASK  0x00000008U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_CEC_INTR_MASK_SHIFT          3U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_CEC_INTR_MASK_WIDTH          1U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_CEC_INTR_MASK_WOCLR          0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__APB_CEC_INTR_MASK_WOSET          0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__RESERVED_0_MASK         0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__RESERVED_0_SHIFT                 4U
#define MHDP__MHDP_APB_REGS__APB_INT_MASK_P__RESERVED_0_WIDTH                28U

#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_MAILBOX_INTR_STATUS_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_MAILBOX_INTR_STATUS_SHIFT  0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_MAILBOX_INTR_STATUS_WIDTH  1U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_MAILBOX_INTR_STATUS_WOCLR  0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_MAILBOX_INTR_STATUS_WOSET  0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_SW_INTR_STATUS_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_SW_INTR_STATUS_SHIFT       1U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_SW_INTR_STATUS_WIDTH       1U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_SW_INTR_STATUS_WOCLR       0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_SW_INTR_STATUS_WOSET       0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_PIF_INTR_STATUS_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_PIF_INTR_STATUS_SHIFT      2U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_PIF_INTR_STATUS_WIDTH      1U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_PIF_INTR_STATUS_WOCLR      0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_PIF_INTR_STATUS_WOSET      0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_CEC_INTR_STATUS_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_CEC_INTR_STATUS_SHIFT      3U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_CEC_INTR_STATUS_WIDTH      1U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_CEC_INTR_STATUS_WOCLR      0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__APB_CEC_INTR_STATUS_WOSET      0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__RESERVED_0_MASK       0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__APB_INT_STATUS_P__RESERVED_0_WIDTH              28U

#define MHDP__MHDP_APB_REGS__CDNS_DID_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_DID_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_DID_P__IPVER_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_DID_P__IPVER_SHIFT                          0U
#define MHDP__MHDP_APB_REGS__CDNS_DID_P__IPVER_WIDTH                         32U

#define MHDP__MHDP_APB_REGS__CDNS_RID0_P_READ_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P_WRITE_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__IP_VERSION_MASK            0x0000FFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__IP_VERSION_SHIFT                    0U
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__IP_VERSION_WIDTH                   16U
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__RESERVED_0_MASK            0xFFFF0000U
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__RESERVED_0_SHIFT                   16U
#define MHDP__MHDP_APB_REGS__CDNS_RID0_P__RESERVED_0_WIDTH                   16U

#define MHDP__MHDP_APB_REGS__CDNS_RID1_P_READ_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P_WRITE_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__PHY_VERSION_MASK           0x0000FFFFU
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__PHY_VERSION_SHIFT                   0U
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__PHY_VERSION_WIDTH                  16U
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__AUX_VERSION_MASK           0xFFFF0000U
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__AUX_VERSION_SHIFT                  16U
#define MHDP__MHDP_APB_REGS__CDNS_RID1_P__AUX_VERSION_WIDTH                  16U

#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_CONFIGURATION_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_CONFIGURATION_SHIFT      0U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_CONFIGURATION_WIDTH      8U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_FAMILY_MASK     0x0000FF00U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_FAMILY_SHIFT             8U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__IP_NUMBER_FAMILY_WIDTH             8U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__DSC_SUPPORT_MASK          0x00030000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__DSC_SUPPORT_SHIFT                 16U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__DSC_SUPPORT_WIDTH                  2U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__ASF_SUPPORT_MASK          0x000C0000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__ASF_SUPPORT_SHIFT                 18U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__ASF_SUPPORT_WIDTH                  2U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__VIDEO_STREAM_NUMBER_MASK  0x00F00000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__VIDEO_STREAM_NUMBER_SHIFT         20U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__VIDEO_STREAM_NUMBER_WIDTH          4U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__AUDIO_STREAM_NUMBER_MASK  0x0F000000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__AUDIO_STREAM_NUMBER_SHIFT         24U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__AUDIO_STREAM_NUMBER_WIDTH          4U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__RESERVED_0_MASK           0xF0000000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__RESERVED_0_SHIFT                  28U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS0_P__RESERVED_0_WIDTH                   4U

#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__PHY_NUMBER_MASK           0x0000FFFFU
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__PHY_NUMBER_SHIFT                   0U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__PHY_NUMBER_WIDTH                  16U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__AUX_NUMBER_MASK           0xFFFF0000U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__AUX_NUMBER_SHIFT                  16U
#define MHDP__MHDP_APB_REGS__CDNS_CFGS1_P__AUX_NUMBER_WIDTH                  16U

#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN0_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN0_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN1_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN1_SHIFT 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN1_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN2_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN2_SHIFT 16U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN2_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN3_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN3_SHIFT 24U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_3_0_P__SOURCE_PHY_SHIFT_PATTERN3_WIDTH 8U

#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN4_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN4_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN4_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN5_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN5_SHIFT 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN5_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN6_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN6_SHIFT 16U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN6_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN7_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN7_SHIFT 24U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN_4_7_P__SOURCE_PHY_SHIFT_PATTERN7_WIDTH 8U

#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN8_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN8_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN8_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN9_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN9_SHIFT 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_PATTERN9_WIDTH 8U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_LOAD_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_LOAD_SHIFT 16U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_LOAD_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_LOAD_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_LOAD_WOSET 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_EN_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_EN_SHIFT 17U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_REPETITION_MASK 0x001C0000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_REPETITION_SHIFT 18U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__SOURCE_PHY_SHIFT_REPETITION_WIDTH 3U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__RESERVED_0_MASK  0xFFE00000U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__RESERVED_0_SHIFT         21U
#define MHDP__MHDP_APB_REGS__SHIFT_PATTERN_IN9_8_P__RESERVED_0_WIDTH         11U

#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_MODE_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_MODE_SHIFT        0U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_MODE_WIDTH        2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_OUT_MODE_MASK 0x0000000CU
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_OUT_MODE_SHIFT    2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS0_OUT_MODE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_MODE_MASK 0x00000030U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_MODE_SHIFT        4U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_MODE_WIDTH        2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_OUT_MODE_MASK 0x000000C0U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_OUT_MODE_SHIFT    6U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS1_OUT_MODE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_MODE_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_MODE_SHIFT        8U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_MODE_WIDTH        2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_OUT_MODE_MASK 0x00000C00U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_OUT_MODE_SHIFT   10U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS2_OUT_MODE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_MODE_MASK 0x00003000U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_MODE_SHIFT       12U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_MODE_WIDTH        2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_OUT_MODE_MASK 0x0000C000U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_OUT_MODE_SHIFT   14U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__SOURCE_PHY_PRBS3_OUT_MODE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__RESERVED_0_MASK           0xFFFF0000U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__RESERVED_0_SHIFT                  16U
#define MHDP__MHDP_APB_REGS__PRBS_CNTRL_P__RESERVED_0_WIDTH                  16U

#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR0_MASK   0x00000001U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR0_SHIFT           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR0_WIDTH           1U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR0_WOCLR           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR0_WOSET           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS0_MASK 0x0000003EU
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS0_SHIFT    1U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS0_WIDTH    5U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR1_MASK   0x00000040U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR1_SHIFT           6U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR1_WIDTH           1U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR1_WOCLR           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR1_WOSET           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS1_MASK 0x00000F80U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS1_SHIFT    7U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS1_WIDTH    5U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR2_MASK   0x00001000U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR2_SHIFT          12U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR2_WIDTH           1U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR2_WOCLR           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR2_WOSET           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS2_MASK 0x0003E000U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS2_SHIFT   13U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS2_WIDTH    5U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR3_MASK   0x00040000U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR3_SHIFT          18U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR3_WIDTH           1U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR3_WOCLR           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__ADD_ERROR3_WOSET           0U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS3_MASK 0x00F80000U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS3_SHIFT   19U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__NUMBER_OF_ERRORS3_WIDTH    5U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__RESERVED_0_MASK   0xFF000000U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__RESERVED_0_SHIFT          24U
#define MHDP__MHDP_APB_REGS__PRBS_ERR_INSERTION_P__RESERVED_0_WIDTH           8U

#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_SWAP_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_SWAP_SHIFT      0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_SWAP_WIDTH      2U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_SWAP_MASK 0x0000000CU
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_SWAP_SHIFT      2U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_SWAP_WIDTH      2U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_SWAP_MASK 0x00000030U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_SWAP_SHIFT      4U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_SWAP_WIDTH      2U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_SWAP_MASK 0x000000C0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_SWAP_SHIFT      6U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_SWAP_WIDTH      2U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_LSB_MSB_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_LSB_MSB_SHIFT   8U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_LSB_MSB_WIDTH   1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_LSB_MSB_WOCLR   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_LSB_MSB_WOSET   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_LSB_MSB_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_LSB_MSB_SHIFT   9U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_LSB_MSB_WIDTH   1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_LSB_MSB_WOCLR   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_LSB_MSB_WOSET   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_LSB_MSB_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_LSB_MSB_SHIFT  10U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_LSB_MSB_WIDTH   1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_LSB_MSB_WOCLR   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_LSB_MSB_WOSET   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_LSB_MSB_MASK 0x00000800U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_LSB_MSB_SHIFT  11U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_LSB_MSB_WIDTH   1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_LSB_MSB_WOCLR   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_LSB_MSB_WOSET   0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_AUX_SPARE_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_AUX_SPARE_SHIFT      12U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_AUX_SPARE_WIDTH       4U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_POLARITY_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_POLARITY_SHIFT 16U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_POLARITY_WIDTH  1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_POLARITY_WOCLR  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE0_POLARITY_WOSET  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_POLARITY_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_POLARITY_SHIFT 17U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_POLARITY_WIDTH  1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_POLARITY_WOCLR  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE1_POLARITY_WOSET  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_POLARITY_MASK 0x00040000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_POLARITY_SHIFT 18U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_POLARITY_WIDTH  1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_POLARITY_WOCLR  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE2_POLARITY_WOSET  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_POLARITY_MASK 0x00080000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_POLARITY_SHIFT 19U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_POLARITY_WIDTH  1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_POLARITY_WOCLR  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_LANE3_POLARITY_WOSET  0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_DATA_DEL_EN_MASK 0x00100000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_DATA_DEL_EN_SHIFT    20U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_DATA_DEL_EN_WIDTH     1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_DATA_DEL_EN_WOCLR     0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_DATA_DEL_EN_WOSET     0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_COMB_BYPASS_MASK 0x00200000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_COMB_BYPASS_SHIFT    21U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_COMB_BYPASS_WIDTH     1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_COMB_BYPASS_WOCLR     0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_COMB_BYPASS_WOSET     0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_20_10_MASK   0x00400000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_20_10_SHIFT          22U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_20_10_WIDTH           1U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_20_10_WOCLR           0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__SOURCE_PHY_20_10_WOSET           0U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__RESERVED_0_MASK         0xFF800000U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__RESERVED_0_SHIFT                23U
#define MHDP__MHDP_APB_REGS__LANES_CONFIG_P__RESERVED_0_WIDTH                 9U

#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_DATA_SEL_MASK 0x00000007U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_DATA_SEL_SHIFT        0U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_DATA_SEL_WIDTH        3U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_MHDP_SEL_MASK 0x00000018U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_MHDP_SEL_SHIFT        3U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__SOURCE_PHY_MHDP_SEL_WIDTH        2U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__RESERVED_0_MASK         0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__RESERVED_0_SHIFT                 5U
#define MHDP__MHDP_APB_REGS__PHY_DATA_SEL_P__RESERVED_0_WIDTH                27U

#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE0_DEL_VAL_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE0_DEL_VAL_SHIFT  0U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE0_DEL_VAL_WIDTH  4U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE1_DEL_VAL_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE1_DEL_VAL_SHIFT  4U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE1_DEL_VAL_WIDTH  4U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE2_DEL_VAL_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE2_DEL_VAL_SHIFT  8U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE2_DEL_VAL_WIDTH  4U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE3_DEL_VAL_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE3_DEL_VAL_SHIFT 12U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__SOURCE_PHY_LANE3_DEL_VAL_WIDTH  4U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__RESERVED_0_MASK        0xFFFF0000U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__RESERVED_0_SHIFT               16U
#define MHDP__MHDP_APB_REGS__LANES_DEL_VAL_P__RESERVED_0_WIDTH               16U

#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN_SHIFT     0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN_WIDTH     1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN_WOCLR     0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN_WOSET     0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_EN_SHIFT         2U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_EN_WIDTH         1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_EN_WOCLR         0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_EN_WOSET         0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_RSTN_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_RSTN_EN_SHIFT    3U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_RSTN_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_RSTN_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_SYS_CLK_RSTN_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_EN_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_EN_SHIFT   4U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_RSTN_EN_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_RSTN_EN_SHIFT 5U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__SOURCE_AUX_SYS_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_CLK_EN_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_CLK_EN_SHIFT    6U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_CLK_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_CLK_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_CLK_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_RSTN_EN_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_RSTN_EN_SHIFT   7U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_RSTN_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_RSTN_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_CHAR_RSTN_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_CLK_EN_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_CLK_EN_SHIFT    8U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_CLK_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_CLK_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_CLK_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_RSTN_EN_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_RSTN_EN_SHIFT   9U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_RSTN_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_RSTN_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_PHY_DATA_RSTN_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_EN_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_EN_SHIFT  10U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_RSTN_EN_MASK 0x00000800U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_RSTN_EN_SHIFT 11U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__DPTX_FRMR_DATA_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN1_MASK 0x00001000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN1_SHIFT   12U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN1_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN1_MASK 0x00002000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN1_SHIFT 13U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN1_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN2_MASK 0x00004000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN2_SHIFT   14U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN2_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN2_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN2_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN2_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN2_SHIFT 15U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN2_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN3_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN3_SHIFT   16U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN3_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN3_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN3_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN3_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN3_SHIFT 17U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN3_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN4_MASK 0x00040000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN4_SHIFT   18U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN4_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN4_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN4_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN4_MASK 0x00080000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN4_SHIFT 19U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN4_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN4_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN4_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN5_MASK 0x00100000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN5_SHIFT   20U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN5_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN5_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN5_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN5_MASK 0x00200000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN5_SHIFT 21U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN5_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN5_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN5_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN6_MASK 0x00400000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN6_SHIFT   22U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN6_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN6_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN6_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN6_MASK 0x00800000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN6_SHIFT 23U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN6_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN6_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN6_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN7_MASK 0x01000000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN7_SHIFT   24U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN7_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN7_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_EN7_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN7_MASK 0x02000000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN7_SHIFT 25U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN7_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN7_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__CFG_DPTX_VIF_CLK_RSTN_EN7_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__RESERVED_0_MASK      0xFC000000U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__RESERVED_0_SHIFT             26U
#define MHDP__MHDP_APB_REGS__SOURCE_DPTX_CAR_P__RESERVED_0_WIDTH              6U

#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_EN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_RSTN_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_DATA_OUT_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_EN_SHIFT 2U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN_SHIFT 3U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__SOURCE_PHY_CHAR_OUT_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__RESERVED_0_MASK       0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__SOURCE_PHY_CAR_P__RESERVED_0_WIDTH              28U

#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN_SHIFT  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_CLK_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_CLK_EN_SHIFT    2U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_CLK_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_CLK_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_CLK_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_RSTN_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_RSTN_EN_SHIFT   3U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_RSTN_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_RSTN_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_SYS_RSTN_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN1_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN1_SHIFT  4U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN1_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN1_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN1_SHIFT 5U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN1_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN2_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN2_SHIFT  6U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN2_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN2_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN2_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN2_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN2_SHIFT 7U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN2_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN3_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN3_SHIFT  8U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN3_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN3_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN3_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN3_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN3_SHIFT 9U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN3_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN4_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN4_SHIFT 10U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN4_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN4_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN4_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN4_MASK 0x00000800U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN4_SHIFT 11U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN4_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN4_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN4_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN5_MASK 0x00001000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN5_SHIFT 12U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN5_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN5_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN5_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN5_MASK 0x00002000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN5_SHIFT 13U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN5_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN5_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN5_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN6_MASK 0x00004000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN6_SHIFT 14U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN6_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN6_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN6_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN6_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN6_SHIFT 15U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN6_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN6_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN6_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN7_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN7_SHIFT 16U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN7_WIDTH  1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN7_WOCLR  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_CLK_EN7_WOSET  0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN7_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN7_SHIFT 17U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN7_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN7_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__SOURCE_PKT_DATA_RSTN_EN7_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__RESERVED_0_MASK       0xFFFC0000U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__RESERVED_0_SHIFT              18U
#define MHDP__MHDP_APB_REGS__SOURCE_PKT_CAR_P__RESERVED_0_WIDTH              14U

#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN_SHIFT    0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_CLK_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_CLK_EN_SHIFT    2U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_CLK_EN_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_CLK_EN_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_CLK_EN_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_RSTN_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_RSTN_EN_SHIFT   3U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_RSTN_EN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_RSTN_EN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_SYS_RSTN_EN_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN1_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN1_SHIFT   4U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN1_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN1_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN1_SHIFT 5U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN1_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN2_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN2_SHIFT   6U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN2_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN2_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN2_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN2_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN2_SHIFT 7U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN2_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN3_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN3_SHIFT   8U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN3_WIDTH   1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN3_WOCLR   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_EN3_WOSET   0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN3_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN3_SHIFT 9U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__SOURCE_AIF_PKT_CLK_RSTN_EN3_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__RESERVED_0_MASK       0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__RESERVED_0_SHIFT              10U
#define MHDP__MHDP_APB_REGS__SOURCE_AIF_CAR_P__RESERVED_0_WIDTH              22U

#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_EN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_RSTN_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_CHAR_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYS_CLK_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYS_CLK_EN_SHIFT 2U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYS_CLK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYS_CLK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYS_CLK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN_SHIFT 3U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__SOURCE_CIPHER_SYSTEM_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__RESERVED_0_MASK    0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__RESERVED_0_SHIFT            4U
#define MHDP__MHDP_APB_REGS__SOURCE_CIPHER_CAR_P__RESERVED_0_WIDTH           28U

#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_EN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_RSTN_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_RSTN_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_RSTN_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_RSTN_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__SOURCE_CRYPTO_SYS_CLK_RSTN_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__RESERVED_0_MASK    0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__RESERVED_0_SHIFT            2U
#define MHDP__MHDP_APB_REGS__SOURCE_CRYPTO_CAR_P__RESERVED_0_WIDTH           30U

#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN0_SHIFT      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN0_WIDTH      1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN0_WOCLR      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN0_WOSET      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN0_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN0_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN0_SHIFT         2U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN0_WIDTH         1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN0_WOCLR         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN0_WOSET         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN0_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN0_SHIFT    3U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN0_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN0_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN0_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN1_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN1_SHIFT      4U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN1_WIDTH      1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN1_WOCLR      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN1_WOSET      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN1_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN1_SHIFT 5U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN1_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN1_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN1_SHIFT         6U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN1_WIDTH         1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN1_WOCLR         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN1_WOSET         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN1_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN1_SHIFT    7U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN1_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN2_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN2_SHIFT      8U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN2_WIDTH      1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN2_WOCLR      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN2_WOSET      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN2_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN2_SHIFT 9U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN2_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN2_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN2_SHIFT        10U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN2_WIDTH         1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN2_WOCLR         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN2_WOSET         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN2_MASK 0x00000800U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN2_SHIFT   11U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN2_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN2_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN2_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN3_MASK 0x00001000U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN3_SHIFT     12U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN3_WIDTH      1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN3_WOCLR      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_EN3_WOSET      0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN3_MASK 0x00002000U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN3_SHIFT 13U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_CDR_CLK_RSTN_EN3_WOSET 0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN3_MASK 0x00004000U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN3_SHIFT        14U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN3_WIDTH         1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN3_WOCLR         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_EN3_WOSET         0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN3_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN3_SHIFT   15U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN3_WIDTH    1U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN3_WOCLR    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__SPDIF_MCLK_RSTN_EN3_WOSET    0U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__RESERVED_MASK       0xFFFF0000U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__RESERVED_SHIFT              16U
#define MHDP__MHDP_APB_REGS__SOURCE_SPDIF_CAR_P__RESERVED_WIDTH              16U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P_READ_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P_WRITE_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__NMVID_SEL_EXTERNAL_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__NMVID_SEL_EXTERNAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__NMVID_SEL_EXTERNAL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__NMVID_SEL_EXTERNAL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__NMVID_SEL_EXTERNAL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SPDIF_SEL_EXTERNAL_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SPDIF_SEL_EXTERNAL_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SPDIF_SEL_EXTERNAL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SPDIF_SEL_EXTERNAL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SPDIF_SEL_EXTERNAL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_SEL_EXTERNAL_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_SEL_EXTERNAL_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_SEL_EXTERNAL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_SEL_EXTERNAL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_SEL_EXTERNAL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SEL_AUD_LANE_REF_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SEL_AUD_LANE_REF_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SEL_AUD_LANE_REF_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SEL_AUD_LANE_REF_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__SEL_AUD_LANE_REF_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_MULT_MASK 0x00000070U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_MULT_SHIFT      4U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__I2S_MULT_WIDTH      3U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__RESERVED_0_MASK 0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__RESERVED_0_SHIFT    7U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_CTRL_P__RESERVED_0_WIDTH   25U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_REF_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_REF_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_REF_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_MEAS_TOLERANCE_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_MEAS_TOLERANCE_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__I2S_MEAS_TOLERANCE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__RESERVED_0_SHIFT 28U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_I2S_CTRL_P__RESERVED_0_WIDTH 4U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_REF_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_REF_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_REF_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_MEAS_TOLERANCE_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_MEAS_TOLERANCE_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__SPDIF_MEAS_TOLERANCE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__RESERVED_0_SHIFT 28U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_SPDIF_CTRL_P__RESERVED_0_WIDTH 4U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_REF_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_REF_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_REF_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_MEAS_TOLERANCE_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_MEAS_TOLERANCE_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__NMVID_MEAS_TOLERANCE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__RESERVED_0_SHIFT 28U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_CTRL_P__RESERVED_0_WIDTH 4U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__LANE_REF_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__LANE_REF_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__LANE_REF_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__RESERVED_0_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_LANE_CTRL_P__RESERVED_0_WIDTH 8U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__I2S_MNAUD_STABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__I2S_MNAUD_STABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__I2S_MNAUD_STABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__I2S_MNAUD_STABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__I2S_MNAUD_STABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NM_STABLE_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__I2S_NCTS_STABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__I2S_NCTS_STABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__I2S_NCTS_STABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__I2S_NCTS_STABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__I2S_NCTS_STABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_NCTS_STABLE_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__SPDIF_MNAUD_STABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__SPDIF_MNAUD_STABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__SPDIF_MNAUD_STABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__SPDIF_MNAUD_STABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__SPDIF_MNAUD_STABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NM_STABLE_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__SPDIF_NCTS_STABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__SPDIF_NCTS_STABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__SPDIF_NCTS_STABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__SPDIF_NCTS_STABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__SPDIF_NCTS_STABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_NCTS_STABLE_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__ST_NMVID_MEAS_STABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__ST_NMVID_MEAS_STABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__ST_NMVID_MEAS_STABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__ST_NMVID_MEAS_STABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__ST_NMVID_MEAS_STABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_STABLE_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_VALID_INDC_MASK 0x01000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_VALID_INDC_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_VALID_INDC_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_VALID_INDC_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__NMVID_MEAS_VALID_INDC_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__RESERVED_0_MASK 0xFE000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__RESERVED_0_SHIFT 25U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_VID_MEAS_P__RESERVED_0_WIDTH 7U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_CYC_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_CYC_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_CYC_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_VALID_INDC_MASK 0x01000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_VALID_INDC_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_VALID_INDC_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_VALID_INDC_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__NMAUD_MEAS_VALID_INDC_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__RESERVED_0_MASK 0xFE000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__RESERVED_0_SHIFT 25U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__CM_AUD_MEAS_P__RESERVED_0_WIDTH 7U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P_READ_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__I2_MEAS_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__I2_MEAS_SHIFT      0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__I2_MEAS_WIDTH     24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__RESERVED_0_SHIFT  24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__I2S_MEAS_P__RESERVED_0_WIDTH   8U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__SPDIF_MEAS_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__SPDIF_MEAS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__SPDIF_MEAS_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__RESERVED_0_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__SPDIF_MEAS_P__RESERVED_0_WIDTH 8U

#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__NMVID_MEAS_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__NMVID_MEAS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__NMVID_MEAS_WIDTH 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__RESERVED_0_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_CLOCK_METER__NMVID_MEAS_P__RESERVED_0_WIDTH 8U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DTCT_WIN_MASK 0x00000FFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DTCT_WIN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DTCT_WIN_WIDTH 12U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DET_EN_MASK 0x00001000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DET_EN_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DET_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DET_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_DET_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_BYPASS_MASK 0x00002000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_BYPASS_SHIFT 13U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_BYPASS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_BYPASS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_BYPASS_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_ALIGNMENT_MASK 0x00004000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_ALIGNMENT_SHIFT 14U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_ALIGNMENT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_ALIGNMENT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__IP_VIF_ALIGNMENT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__RESERVED_0_MASK 0xFFFF8000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__RESERVED_0_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__BND_HSYNC2VSYNC_P__RESERVED_0_WIDTH 17U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__IP_DTCT_HSYNC2VSYNC_F1_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__IP_DTCT_HSYNC2VSYNC_F1_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__IP_DTCT_HSYNC2VSYNC_F1_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__RESERVED_0_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F1_L1_P__RESERVED_0_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__IP_DTCT_HSYNC2VSYNC_F2_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__IP_DTCT_HSYNC2VSYNC_F2_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__IP_DTCT_HSYNC2VSYNC_F2_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__RESERVED_0_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_F2_L1_P__RESERVED_0_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_ERR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DCT_IP_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DCT_IP_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DCT_IP_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DCT_IP_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DCT_IP_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_VJITTER_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_VJITTER_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_VJITTER_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_VJITTER_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_VJITTER_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_HJITTER_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_HJITTER_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_HJITTER_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_HJITTER_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__IP_DTCT_HJITTER_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__RESERVED_0_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_STATUS_P__RESERVED_0_WIDTH 28U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VIF_AUTO_MODE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VIF_AUTO_MODE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VIF_AUTO_MODE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VIF_AUTO_MODE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VIF_AUTO_MODE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__HPOL_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__HPOL_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__HPOL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__HPOL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__HPOL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VPOL_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VPOL_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VPOL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VPOL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__VPOL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__RESERVED_0_MASK 0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__RESERVED_0_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__HSYNC2VSYNC_POL_CTRL_P__RESERVED_0_WIDTH 29U

#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_EN_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_EN_SHIFT          0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_EN_WIDTH          1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_EN_WOCLR          0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_EN_WOSET          0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_SW_RST_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_SW_RST_SHIFT      1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_SW_RST_WIDTH      1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_SW_RST_WOCLR      0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_SW_RST_WOSET      0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_REG_UPDATE_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_REG_UPDATE_SHIFT  2U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_REG_UPDATE_WIDTH  1U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_REG_UPDATE_WOCLR  0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__DSC_REG_UPDATE_WOSET  0U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__RESERVED_0_MASK 0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__RESERVED_0_SHIFT      3U
#define MHDP__MHDP_APB_REGS__MHDP_VIF_CTRL__DSC_CTRL_P__RESERVED_0_WIDTH     29U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_ENABLE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_ENABLE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_ENABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_ENABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_ENABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_TYPE_MASK 0x0000001EU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_TYPE_SHIFT 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_TYPE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SCRAMBLER_BYPASS_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SCRAMBLER_BYPASS_SHIFT 5U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SCRAMBLER_BYPASS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SCRAMBLER_BYPASS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SCRAMBLER_BYPASS_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_ENCODER_BYPASS_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_ENCODER_BYPASS_SHIFT 6U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_ENCODER_BYPASS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_ENCODER_BYPASS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_ENCODER_BYPASS_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SKEW_BYPASS_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SKEW_BYPASS_SHIFT 7U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SKEW_BYPASS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SKEW_BYPASS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_SKEW_BYPASS_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_AUTOMATIC_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_AUTOMATIC_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_AUTOMATIC_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_AUTOMATIC_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_TRAINING_AUTOMATIC_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE0_SKEW_MASK 0x00000E00U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE0_SKEW_SHIFT 9U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE0_SKEW_WIDTH 3U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE1_SKEW_MASK 0x00007000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE1_SKEW_SHIFT 12U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE1_SKEW_WIDTH 3U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE2_SKEW_MASK 0x00038000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE2_SKEW_SHIFT 15U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE2_SKEW_WIDTH 3U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE3_SKEW_MASK 0x001C0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE3_SKEW_SHIFT 18U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_LANE3_SKEW_WIDTH 3U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_10BIT_ENABLE_MASK 0x00200000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_10BIT_ENABLE_SHIFT 21U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_10BIT_ENABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_10BIT_ENABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__DP_TX_PHY_10BIT_ENABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__RESERVED_0_MASK 0xFFC00000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__RESERVED_0_SHIFT        22U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_CONFIG_REG_P__RESERVED_0_WIDTH        10U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__DP_TX_PHY_SW_RST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__DP_TX_PHY_SW_RST_SHIFT     0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__DP_TX_PHY_SW_RST_WIDTH     1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__DP_TX_PHY_SW_RST_WOCLR     0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__DP_TX_PHY_SW_RST_WOSET     0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__RESERVED_0_MASK   0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__RESERVED_0_SHIFT           1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SW_RESET_P__RESERVED_0_WIDTH          31U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P_READ_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P_WRITE_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__DP_TX_PHY_SCRAMBLER_SEED_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__DP_TX_PHY_SCRAMBLER_SEED_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__DP_TX_PHY_SCRAMBLER_SEED_WIDTH 16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__RESERVED_0_SHIFT    16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SCRAMBLER_SEED_P__RESERVED_0_WIDTH    16U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P_READ_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P_WRITE_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_01_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_01_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_01_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_02_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_02_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_02_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_03_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_03_SHIFT 16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_03_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_04_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_04_SHIFT 24U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_01_04_P__DP_TX_PHY_TRAINING_04_WIDTH 8U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P_READ_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P_WRITE_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_05_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_05_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_05_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_06_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_06_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_06_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_07_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_07_SHIFT 16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_07_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_08_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_08_SHIFT 24U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_05_08_P__DP_TX_PHY_TRAINING_08_WIDTH 8U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P_READ_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P_WRITE_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_09_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_09_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_09_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_10_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_10_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__DP_TX_PHY_TRAINING_10_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__RESERVED_0_SHIFT    16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_TRAINING_09_10_P__RESERVED_0_WIDTH    16U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__DP_TX_PHY_SR_INTERVAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__DP_TX_PHY_SR_INTERVAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__DP_TX_PHY_SR_INTERVAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__RESERVED_0_SHIFT       16U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_SR_INTERVAL_P__RESERVED_0_WIDTH       16U

#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_DATA_BYPASS_TEST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_DATA_BYPASS_TEST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_DATA_BYPASS_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_DATA_BYPASS_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_DATA_BYPASS_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_GEN_TEST_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_GEN_TEST_SHIFT 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_GEN_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_GEN_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_GEN_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_ENC_TEST_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_ENC_TEST_SHIFT 2U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_ENC_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_ENC_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_PARITY_ENC_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_8B10B_TEST_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_8B10B_TEST_SHIFT   3U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_8B10B_TEST_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_8B10B_TEST_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_8B10B_TEST_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_DATA_BYPASS_TEST_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_DATA_BYPASS_TEST_SHIFT 4U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_DATA_BYPASS_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_DATA_BYPASS_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_DATA_BYPASS_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_GEN_TEST_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_GEN_TEST_SHIFT 5U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_GEN_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_GEN_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_GEN_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_ENC_TEST_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_ENC_TEST_SHIFT 6U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_ENC_TEST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_ENC_TEST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_PARITY_ENC_TEST_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_8B10B_TEST_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_8B10B_TEST_SHIFT   7U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_8B10B_TEST_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_8B10B_TEST_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_8B10B_TEST_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_EXT_DIAG_TEST_EN_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_EXT_DIAG_TEST_EN_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_EXT_DIAG_TEST_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_EXT_DIAG_TEST_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L01_EXT_DIAG_TEST_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_EXT_DIAG_TEST_EN_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_EXT_DIAG_TEST_EN_SHIFT 9U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_EXT_DIAG_TEST_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_EXT_DIAG_TEST_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__FEC_L23_EXT_DIAG_TEST_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__RESERVED_0_MASK   0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__RESERVED_0_SHIFT          10U
#define MHDP__MHDP_APB_REGS__DP_TX_PHY_FEC_TEST_P__RESERVED_0_WIDTH          22U

#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__HPD_IRQ_DET_MIN_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__HPD_IRQ_DET_MIN_TIMER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__HPD_IRQ_DET_MIN_TIMER_WIDTH 24U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__RESERVED_0_SHIFT       24U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MIN_TIMER_P__RESERVED_0_WIDTH        8U

#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__HPD_IRQ_DET_MAX_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__HPD_IRQ_DET_MAX_TIMER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__HPD_IRQ_DET_MAX_TIMER_WIDTH 24U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__RESERVED_0_SHIFT       24U
#define MHDP__MHDP_APB_REGS__HPD_IRQ_DET_MAX_TIMER_P__RESERVED_0_WIDTH        8U

#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P_READ_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P_WRITE_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__HPD_UNPLGED_DET_MIN_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__HPD_UNPLGED_DET_MIN_TIMER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__HPD_UNPLGED_DET_MIN_TIMER_WIDTH 24U
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__RESERVED_0_SHIFT   24U
#define MHDP__MHDP_APB_REGS__HPD_UNPLGED_DET_MIN_TIMER_P__RESERVED_0_WIDTH    8U

#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__HPD_STABLE_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__HPD_STABLE_TIMER_SHIFT       0U
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__HPD_STABLE_TIMER_WIDTH      24U
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__RESERVED_0_MASK     0xFF000000U
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__RESERVED_0_SHIFT            24U
#define MHDP__MHDP_APB_REGS__HPD_STABLE_TIMER_P__RESERVED_0_WIDTH             8U

#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__HPD_FILTER_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__HPD_FILTER_TIMER_SHIFT       0U
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__HPD_FILTER_TIMER_WIDTH      24U
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__RESERVED_0_MASK     0xFF000000U
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__RESERVED_0_SHIFT            24U
#define MHDP__MHDP_APB_REGS__HPD_FILTER_TIMER_P__RESERVED_0_WIDTH             8U

#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__HPD_DEBOUNCE_TIMER_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__HPD_DEBOUNCE_TIMER_SHIFT       0U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__HPD_DEBOUNCE_TIMER_WIDTH      24U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__SEL_HPDTX_DB_22_MASK  0x01000000U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__SEL_HPDTX_DB_22_SHIFT         24U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__SEL_HPDTX_DB_22_WIDTH          1U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__SEL_HPDTX_DB_22_WOCLR          0U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__SEL_HPDTX_DB_22_WOSET          0U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__RESERVED_0_MASK       0xFE000000U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__RESERVED_0_SHIFT              25U
#define MHDP__MHDP_APB_REGS__HPD_DBNC_TIMER_P__RESERVED_0_WIDTH               7U

#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__HPD_EVENTS_MASK_MASK  0x0000000FU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__HPD_EVENTS_MASK_SHIFT          0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__HPD_EVENTS_MASK_WIDTH          4U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__RESERVED_0_MASK       0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_MASK_P__RESERVED_0_WIDTH              28U

#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P_RCLR_MASK               0x0000001FU
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IRQ_DET_EVENT_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IRQ_DET_EVENT_SHIFT         0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IRQ_DET_EVENT_WIDTH         1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IRQ_DET_EVENT_WOCLR         0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IRQ_DET_EVENT_WOSET         0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_STABLE_MASK        0x00000002U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_STABLE_SHIFT                1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_STABLE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_STABLE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_STABLE_WOSET                0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_UNPLUGGED_DET_ACLK_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_UNPLUGGED_DET_ACLK_SHIFT    2U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_UNPLUGGED_DET_ACLK_WIDTH    1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_UNPLUGGED_DET_ACLK_WOCLR    0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_UNPLUGGED_DET_ACLK_WOSET    0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_RE_PLGED_DET_EVENT_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_RE_PLGED_DET_EVENT_SHIFT    3U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_RE_PLGED_DET_EVENT_WIDTH    1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_RE_PLGED_DET_EVENT_WOCLR    0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_RE_PLGED_DET_EVENT_WOSET    0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IN_SYNC_MASK       0x00000010U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IN_SYNC_SHIFT               4U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IN_SYNC_WIDTH               1U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IN_SYNC_WOCLR               0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__HPD_IN_SYNC_WOSET               0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__RESERVED_0_MASK        0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__RESERVED_0_SHIFT                5U
#define MHDP__MHDP_APB_REGS__HPD_EVENT_DET_P__RESERVED_0_WIDTH               27U

#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NUM_LANES_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NUM_LANES_SHIFT       0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NUM_LANES_WIDTH       2U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__MST_SST_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__MST_SST_SHIFT         2U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__MST_SST_WIDTH         1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__MST_SST_WOCLR         0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__MST_SST_WOSET         0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__GLOBAL_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__GLOBAL_EN_SHIFT       3U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__GLOBAL_EN_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__GLOBAL_EN_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__GLOBAL_EN_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_4_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_4_SHIFT      4U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_4_WIDTH      1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_4_WOCLR      0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_4_WOSET      0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NO_VIDEO_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NO_VIDEO_SHIFT        5U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NO_VIDEO_WIDTH        1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NO_VIDEO_WOCLR        0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__NO_VIDEO_WOSET        0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__ENC_RST_DIS_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__ENC_RST_DIS_SHIFT     6U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__ENC_RST_DIS_WIDTH     1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__ENC_RST_DIS_WOCLR     0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__ENC_RST_DIS_WOSET     0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__WR_VHSYNC_FALL_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__WR_VHSYNC_FALL_SHIFT  7U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__WR_VHSYNC_FALL_WIDTH  1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__WR_VHSYNC_FALL_WOCLR  0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__WR_VHSYNC_FALL_WOSET  0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_0_MASK 0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_0_SHIFT      8U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_GLOBAL_CONFIG_P__RESERVED_0_WIDTH     24U

#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P_READ_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P_WRITE_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__SW_RST_MASK              0x00000001U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__SW_RST_SHIFT                      0U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__SW_RST_WIDTH                      1U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__SW_RST_WOCLR                      0U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__SW_RST_WOSET                      0U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__RESERVED_0_MASK          0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__RESERVED_0_SHIFT                  1U
#define MHDP__MHDP_APB_REGS__DP_SW_RESET_P__RESERVED_0_WIDTH                 31U

#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_VALID_SYMBOLS_MASK   0x0000003FU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_VALID_SYMBOLS_SHIFT           0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_VALID_SYMBOLS_WIDTH           6U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SST_FAST_DRAIN_MASK  0x00000040U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SST_FAST_DRAIN_SHIFT          6U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SST_FAST_DRAIN_WIDTH          1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SST_FAST_DRAIN_WOCLR          0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SST_FAST_DRAIN_WOSET          0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_0_MASK         0x00000080U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_0_SHIFT                 7U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_0_WIDTH                 1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_0_WOCLR                 0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_0_WOSET                 0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SIZE_MASK            0x00007F00U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SIZE_SHIFT                    8U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_SIZE_WIDTH                    7U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_CNT_RST_EN_MASK      0x00008000U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_CNT_RST_EN_SHIFT             15U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_CNT_RST_EN_WIDTH              1U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_CNT_RST_EN_WOCLR              0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__TU_CNT_RST_EN_WOSET              0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__BS_SR_REPLACE_POSITION_MASK 0x01FF0000U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__BS_SR_REPLACE_POSITION_SHIFT    16U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__BS_SR_REPLACE_POSITION_WIDTH     9U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_1_MASK         0xFE000000U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_1_SHIFT                25U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_TU_P__RESERVED_1_WIDTH                 7U

#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P_READ_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P_WRITE_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__BS_SR_INTERVAL_MASK 0x000003FFU
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__BS_SR_INTERVAL_SHIFT   0U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__BS_SR_INTERVAL_WIDTH  10U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__RESERVED_0_MASK 0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__RESERVED_0_SHIFT      10U
#define MHDP__MHDP_APB_REGS__DP_FRAMER_BS_SR_INTRVL_P__RESERVED_0_WIDTH      22U

#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_31_0_P_READ_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_31_0_P_WRITE_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_31_0_P__TSLOT_ENCRYPT31_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_31_0_P__TSLOT_ENCRYPT31_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_31_0_P__TSLOT_ENCRYPT31_0_WIDTH 32U

#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_63_32_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_63_32_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_63_32_P__TSLOT_ENCRYPT63_32_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_63_32_P__TSLOT_ENCRYPT63_32_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_ECF_SLOTS_63_32_P__TSLOT_ENCRYPT63_32_WIDTH 32U

#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__MTPH_LVP_SYM_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__MTPH_LVP_SYM_SHIFT         0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__MTPH_LVP_SYM_WIDTH        16U
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__RESERVED_0_MASK   0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__RESERVED_0_SHIFT          16U
#define MHDP__MHDP_APB_REGS__DP_MTPH_LVP_SYMBOL_P__RESERVED_0_WIDTH          16U

#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P_READ_MASK             0xFFFFFFFDU
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P_WRITE_MASK            0xFFFFFFFDU
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ECF_EN_MASK     0x00000001U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ECF_EN_SHIFT             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ECF_EN_WIDTH             1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ECF_EN_WOCLR             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ECF_EN_WOSET             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ACT_EN_MASK     0x00000002U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ACT_EN_SHIFT             1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ACT_EN_WIDTH             1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ACT_EN_WOCLR             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_ACT_EN_WOSET             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_LVP_EN_MASK     0x00000004U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_LVP_EN_SHIFT             2U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_LVP_EN_WIDTH             1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_LVP_EN_WOCLR             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__MTPH_LVP_EN_WOSET             0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__RESERVED_0_MASK      0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__RESERVED_0_SHIFT              3U
#define MHDP__MHDP_APB_REGS__DP_MTPH_CONTROL_P__RESERVED_0_WIDTH             29U

#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__MTPH_ACT_STATUS_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__MTPH_ACT_STATUS_SHIFT          0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__MTPH_ACT_STATUS_WIDTH          1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__MTPH_ACT_STATUS_WOCLR          0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__MTPH_ACT_STATUS_WOSET          0U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__RESERVED_0_MASK       0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__RESERVED_0_SHIFT               1U
#define MHDP__MHDP_APB_REGS__DP_MTPH_STATUS_P__RESERVED_0_WIDTH              31U

#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__DPTX_LANE_ENABLE_MASK   0x0000000FU
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__DPTX_LANE_ENABLE_SHIFT           0U
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__DPTX_LANE_ENABLE_WIDTH           4U
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__RESERVED_0_MASK         0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__RESERVED_0_SHIFT                 4U
#define MHDP__MHDP_APB_REGS__DPTX_LANE_EN_P__RESERVED_0_WIDTH                28U

#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P_READ_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P_WRITE_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__DPTX_ENHANCED_MODE_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__DPTX_ENHANCED_MODE_SHIFT          0U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__DPTX_ENHANCED_MODE_WIDTH          1U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__DPTX_ENHANCED_MODE_WOCLR          0U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__DPTX_ENHANCED_MODE_WOSET          0U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__RESERVED_0_MASK          0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__RESERVED_0_SHIFT                  1U
#define MHDP__MHDP_APB_REGS__DPTX_ENHNCD_P__RESERVED_0_WIDTH                 31U

#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__HPD_SRC_INT_MASK_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__HPD_SRC_INT_MASK_SHIFT          0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__HPD_SRC_INT_MASK_WIDTH          1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__HPD_SRC_INT_MASK_WOCLR          0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__HPD_SRC_INT_MASK_WOSET          0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__FRAMER_SRC_INT_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__FRAMER_SRC_INT_MASK_SHIFT       1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__FRAMER_SRC_INT_MASK_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__FRAMER_SRC_INT_MASK_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__FRAMER_SRC_INT_MASK_WOSET       0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__RESERVED_0_MASK        0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__RESERVED_0_SHIFT                2U
#define MHDP__MHDP_APB_REGS__DPTX_INT_MASK_P__RESERVED_0_WIDTH               30U

#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__HPD_SRC_INT_MASK     0x00000001U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__HPD_SRC_INT_SHIFT             0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__HPD_SRC_INT_WIDTH             1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__HPD_SRC_INT_WOCLR             0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__HPD_SRC_INT_WOSET             0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__FRAMER_SRC_INT_MASK  0x00000002U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__FRAMER_SRC_INT_SHIFT          1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__FRAMER_SRC_INT_WIDTH          1U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__FRAMER_SRC_INT_WOCLR          0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__FRAMER_SRC_INT_WOSET          0U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__RESERVED_0_MASK      0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__RESERVED_0_SHIFT              2U
#define MHDP__MHDP_APB_REGS__DPTX_INT_STATUS_P__RESERVED_0_WIDTH             30U

#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_EN_MASK        0x00000001U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_EN_SHIFT                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_EN_WIDTH                1U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_EN_WOCLR                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_EN_WOSET                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_READY_MASK     0x00000002U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_READY_SHIFT             1U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_READY_WIDTH             1U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_READY_WOCLR             0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__CFG_FEC_READY_WOSET             0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__RESERVED_0_MASK        0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__RESERVED_0_SHIFT                2U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_CTRL_P__RESERVED_0_WIDTH               30U

#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_BUSY_MASK        0x00000001U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_BUSY_SHIFT                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_BUSY_WIDTH                1U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_BUSY_WOCLR                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_BUSY_WOSET                0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_FSM_STATUS_MASK  0x0000001EU
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_FSM_STATUS_SHIFT          1U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__FEC_FSM_STATUS_WIDTH          4U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__RESERVED_0_MASK      0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__RESERVED_0_SHIFT              5U
#define MHDP__MHDP_APB_REGS__DPTX_FEC_STATUS_P__RESERVED_0_WIDTH             27U

#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_AUTHENTICATED_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_AUTHENTICATED_SHIFT    0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_AUTHENTICATED_WIDTH    1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_AUTHENTICATED_WOCLR    0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_AUTHENTICATED_WOSET    0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_ENCRYPTION_ENABLE_MASK 0x0000001EU
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_ENCRYPTION_ENABLE_SHIFT 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__HDCP_DP_ENCRYPTION_ENABLE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__PSLVERR_HDCP_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__PSLVERR_HDCP_SHIFT             5U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__PSLVERR_HDCP_WIDTH             1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__PSLVERR_HDCP_WOCLR             0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__PSLVERR_HDCP_WOSET             0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__RESERVED_0_MASK       0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__RESERVED_0_SHIFT               6U
#define MHDP__MHDP_APB_REGS__HDCP_DP_STATUS_P__RESERVED_0_WIDTH              26U

#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_VERSION_MASK  0x00000007U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_VERSION_SHIFT          0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_VERSION_WIDTH          3U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_BYPASS_MASK   0x00000018U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_BYPASS_SHIFT           3U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_DP_BYPASS_WIDTH           2U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_VBID5_ALIGN_DIS_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_VBID5_ALIGN_DIS_SHIFT     5U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_VBID5_ALIGN_DIS_WIDTH     1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_VBID5_ALIGN_DIS_WOCLR     0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__HDCP_VBID5_ALIGN_DIS_WOSET     0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__SST_HDCP_ENCRYPT_DIS_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__SST_HDCP_ENCRYPT_DIS_SHIFT     6U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__SST_HDCP_ENCRYPT_DIS_WIDTH     1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__SST_HDCP_ENCRYPT_DIS_WOCLR     0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__SST_HDCP_ENCRYPT_DIS_WOSET     0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__RESERVED_0_MASK       0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__RESERVED_0_SHIFT               7U
#define MHDP__MHDP_APB_REGS__HDCP_DP_CONFIG_P__RESERVED_0_WIDTH              25U

#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__SW_RST_MASK           0x00000001U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__SW_RST_SHIFT                   0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__SW_RST_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__SW_RST_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__SW_RST_WOSET                   0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__CIPHER_CTRL_SW_RST_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__CIPHER_CTRL_SW_RST_SHIFT       1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__CIPHER_CTRL_SW_RST_WIDTH       1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__CIPHER_CTRL_SW_RST_WOCLR       0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__CIPHER_CTRL_SW_RST_WOSET       0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__RESERVED_0_MASK       0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__RESERVED_0_SHIFT               2U
#define MHDP__MHDP_APB_REGS__HDCP_DP_SW_RST_P__RESERVED_0_WIDTH              30U

#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_OVERFLOW_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_OVERFLOW_SHIFT 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_UNDERFLOW_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_UNDERFLOW_SHIFT 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO0_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_OVERFLOW_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_OVERFLOW_SHIFT 2U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_UNDERFLOW_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_UNDERFLOW_SHIFT 3U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO1_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_OVERFLOW_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_OVERFLOW_SHIFT 4U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_UNDERFLOW_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_UNDERFLOW_SHIFT 5U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO2_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_OVERFLOW_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_OVERFLOW_SHIFT 6U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_UNDERFLOW_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_UNDERFLOW_SHIFT 7U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_2_2_FIFO3_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_OVERFLOW_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_OVERFLOW_SHIFT 8U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_UNDERFLOW_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_UNDERFLOW_SHIFT 9U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO0_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_OVERFLOW_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_OVERFLOW_SHIFT 10U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_UNDERFLOW_MASK 0x00000800U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_UNDERFLOW_SHIFT 11U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__HDCP_DP_SST_1_4_FIFO1_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__RESERVED_0_MASK  0xFFFFF000U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__RESERVED_0_SHIFT         12U
#define MHDP__MHDP_APB_REGS__HDCP_DP_FIFO_STATUS_P__RESERVED_0_WIDTH         20U

#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_ALWAYS_READ_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_ALWAYS_READ_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_ALWAYS_READ_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_ALWAYS_READ_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_ALWAYS_READ_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_PRECHARGE_ENABLE_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_PRECHARGE_ENABLE_SHIFT 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_PRECHARGE_ENABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_PRECHARGE_ENABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_PRECHARGE_ENABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_TRANSMIT_IMMEDIATE_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_TRANSMIT_IMMEDIATE_SHIFT 2U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_TRANSMIT_IMMEDIATE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_TRANSMIT_IMMEDIATE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__AUX_HOST_TRANSMIT_IMMEDIATE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__RESERVED_0_MASK  0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__RESERVED_0_SHIFT          3U
#define MHDP__MHDP_APB_REGS__DP_AUX_HOST_CONTROL_P__RESERVED_0_WIDTH         29U

#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__PSLVERR_DPAUX_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__PSLVERR_DPAUX_SHIFT   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__PSLVERR_DPAUX_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__PSLVERR_DPAUX_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__PSLVERR_DPAUX_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_TX_DONE_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_TX_DONE_SHIFT     1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_TX_DONE_WIDTH     1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_TX_DONE_WOCLR     0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_TX_DONE_WOSET     0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_DATA_TRANSFER_INIT_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_DATA_TRANSFER_INIT_SHIFT 2U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_DATA_TRANSFER_INIT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_DATA_TRANSFER_INIT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_DATA_TRANSFER_INIT_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_DONE_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_DONE_SHIFT 3U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_DONE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_DONE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_DONE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_SHIFT 4U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_SHIFT 5U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_DATA_SHIFT 6U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_DATA_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_DATA_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_LONG_DATA_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_CORRUPTED_SHIFT 7U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_CORRUPTED_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_CORRUPTED_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_RX_STATUS_CORRUPTED_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_ERROR_CYCLE_TIME_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_ERROR_CYCLE_TIME_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_ERROR_CYCLE_TIME_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_ERROR_CYCLE_TIME_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_RX_ERROR_CYCLE_TIME_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_EXPIRE_TX_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_EXPIRE_TX_SHIFT 9U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_EXPIRE_TX_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_EXPIRE_TX_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__AUX_MAIN_EXPIRE_TX_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__RESERVED_0_MASK 0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__RESERVED_0_SHIFT     10U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_SOURCE_P__RESERVED_0_WIDTH     22U

#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__PSLVERR_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__PSLVERR_MASK_SHIFT      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__PSLVERR_MASK_WIDTH      1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__PSLVERR_MASK_WOCLR      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__PSLVERR_MASK_WOSET      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_TX_DONE_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_TX_DONE_MASK_SHIFT  1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_TX_DONE_MASK_WIDTH  1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_TX_DONE_MASK_WOCLR  0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_TX_DONE_MASK_WOSET  0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_DATA_TRANSFER_INIT_MASK_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_DATA_TRANSFER_INIT_MASK_SHIFT 2U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_DATA_TRANSFER_INIT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_DATA_TRANSFER_INIT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_DATA_TRANSFER_INIT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_DONE_MASK_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_DONE_MASK_SHIFT 3U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_DONE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_DONE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_DONE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK_SHIFT 4U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_SHORT_PREAMBLE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK_SHIFT 5U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_PREAMBLE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK_SHIFT 6U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_LONG_DATA_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK_SHIFT 7U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_RX_STATUS_CORRUPTED_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_ERROR_CYCLE_TIME_MASK_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_ERROR_CYCLE_TIME_MASK_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_ERROR_CYCLE_TIME_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_ERROR_CYCLE_TIME_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_RX_ERROR_CYCLE_TIME_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_EXPIRE_TX_MASK_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_EXPIRE_TX_MASK_SHIFT 9U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_EXPIRE_TX_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_EXPIRE_TX_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__AUX_MAIN_EXPIRE_TX_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__RESERVED_0_MASK 0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__RESERVED_0_SHIFT       10U
#define MHDP__MHDP_APB_REGS__DP_AUX_INTERRUPT_MASK_P__RESERVED_0_WIDTH       22U

#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_INVERT_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_INVERT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_INVERT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_INVERT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_INVERT_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_INVERT_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_INVERT_SHIFT 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_INVERT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_INVERT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_INVERT_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_SWAP_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_SWAP_SHIFT 2U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_SWAP_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_SWAP_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_TX_SWAP_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_SWAP_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_SWAP_SHIFT 3U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_SWAP_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_SWAP_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__AUX_HOST_RX_SWAP_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__RESERVED_0_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__DP_AUX_SWAP_INVERSION_CONTROL_P__RESERVED_0_WIDTH 28U

#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__AUX_HOST_SEND_NACK_TRANSACTION_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__AUX_HOST_SEND_NACK_TRANSACTION_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__AUX_HOST_SEND_NACK_TRANSACTION_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__AUX_HOST_SEND_NACK_TRANSACTION_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__AUX_HOST_SEND_NACK_TRANSACTION_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_SEND_NACK_TRANSACTION_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__AUX_HOST_CLEAR_RX_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__AUX_HOST_CLEAR_RX_SHIFT       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__AUX_HOST_CLEAR_RX_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__AUX_HOST_CLEAR_RX_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__AUX_HOST_CLEAR_RX_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__RESERVED_0_MASK      0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__RESERVED_0_SHIFT              1U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_RX_P__RESERVED_0_WIDTH             31U

#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__AUX_HOST_CLEAR_TX_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__AUX_HOST_CLEAR_TX_SHIFT       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__AUX_HOST_CLEAR_TX_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__AUX_HOST_CLEAR_TX_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__AUX_HOST_CLEAR_TX_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__RESERVED_0_MASK      0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__RESERVED_0_SHIFT              1U
#define MHDP__MHDP_APB_REGS__DP_AUX_CLEAR_TX_P__RESERVED_0_WIDTH             31U

#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__AUX_HOST_STOP_TIMER_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__AUX_HOST_STOP_TIMER_SHIFT   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__AUX_HOST_STOP_TIMER_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__AUX_HOST_STOP_TIMER_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__AUX_HOST_STOP_TIMER_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__RESERVED_0_MASK    0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__RESERVED_0_SHIFT            1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_STOP_P__RESERVED_0_WIDTH           31U

#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__AUX_HOST_CLEAR_TIMER_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__AUX_HOST_CLEAR_TIMER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__AUX_HOST_CLEAR_TIMER_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__AUX_HOST_CLEAR_TIMER_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__AUX_HOST_CLEAR_TIMER_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__RESERVED_0_MASK   0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__RESERVED_0_SHIFT           1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_CLEAR_P__RESERVED_0_WIDTH          31U

#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__AUX_HOST_SW_RESET_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__AUX_HOST_SW_RESET_SHIFT       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__AUX_HOST_SW_RESET_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__AUX_HOST_SW_RESET_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__AUX_HOST_SW_RESET_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__RESERVED_0_MASK      0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__RESERVED_0_SHIFT              1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RESET_SW_P__RESERVED_0_WIDTH             31U

#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__AUX_HOST_DIVIDE_2M_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__AUX_HOST_DIVIDE_2M_SHIFT     0U
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__AUX_HOST_DIVIDE_2M_WIDTH     8U
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__RESERVED_0_MASK     0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__RESERVED_0_SHIFT             8U
#define MHDP__MHDP_APB_REGS__DP_AUX_DIVIDE_2M_P__RESERVED_0_WIDTH            24U

#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__AUX_HOST_PRECHARGE_LENGTH_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__AUX_HOST_PRECHARGE_LENGTH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__AUX_HOST_PRECHARGE_LENGTH_WIDTH 6U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__RESERVED_0_MASK 0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__RESERVED_0_SHIFT  6U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_PREACHARGE_LENGTH_P__RESERVED_0_WIDTH 26U

#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__AUX_HOST_1M_MAX_MASK 0x000007FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__AUX_HOST_1M_MAX_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__AUX_HOST_1M_MAX_WIDTH 11U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__RESERVED_0_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__RESERVED_0_SHIFT     11U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MAX_P__RESERVED_0_WIDTH     21U

#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__AUX_HOST_1M_MIN_MASK 0x000007FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__AUX_HOST_1M_MIN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__AUX_HOST_1M_MIN_WIDTH 11U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__RESERVED_0_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__RESERVED_0_SHIFT     11U
#define MHDP__MHDP_APB_REGS__DP_AUX_FREQUENCY_1M_MIN_P__RESERVED_0_WIDTH     21U

#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__AUX_HOST_PRE_MIN_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__AUX_HOST_PRE_MIN_SHIFT      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__AUX_HOST_PRE_MIN_WIDTH      6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__RESERVED_0_MASK    0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__RESERVED_0_SHIFT            6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MIN_P__RESERVED_0_WIDTH           26U

#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__AUX_HOST_PRE_MAX_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__AUX_HOST_PRE_MAX_SHIFT      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__AUX_HOST_PRE_MAX_WIDTH      6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__RESERVED_0_MASK    0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__RESERVED_0_SHIFT            6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_PRE_MAX_P__RESERVED_0_WIDTH           26U

#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__AUX_HOST_TIMER_PRESET_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__AUX_HOST_TIMER_PRESET_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__AUX_HOST_TIMER_PRESET_WIDTH 16U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__RESERVED_0_MASK  0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__RESERVED_0_SHIFT         16U
#define MHDP__MHDP_APB_REGS__DP_AUX_TIMER_PRESET_P__RESERVED_0_WIDTH         16U

#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__AUX_HOST_NACK_FORMAT_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__AUX_HOST_NACK_FORMAT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__AUX_HOST_NACK_FORMAT_WIDTH 8U
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__RESERVED_0_MASK   0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__RESERVED_0_SHIFT           8U
#define MHDP__MHDP_APB_REGS__DP_AUX_NACK_FORMAT_P__RESERVED_0_WIDTH          24U

#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__MAILBOX_TX_DATA_MASK  0x000003FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__MAILBOX_TX_DATA_SHIFT          0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__MAILBOX_TX_DATA_WIDTH         10U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__RESERVED_0_MASK       0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__RESERVED_0_SHIFT              10U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_DATA_P__RESERVED_0_WIDTH              22U

#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__MAILBOX_RX_DATA_MASK  0x000003FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__MAILBOX_RX_DATA_SHIFT          0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__MAILBOX_RX_DATA_WIDTH         10U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__RESERVED_0_MASK       0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__RESERVED_0_SHIFT              10U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_DATA_P__RESERVED_0_WIDTH              22U

#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_STATE_MASK   0x0000007FU
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_STATE_SHIFT           0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_STATE_WIDTH           7U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_FRAME_ONGOING_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_FRAME_ONGOING_SHIFT   7U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_FRAME_ONGOING_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_FRAME_ONGOING_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__AUX_TX_FRAME_ONGOING_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_EMPTY_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_EMPTY_SHIFT       8U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_EMPTY_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_EMPTY_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_EMPTY_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_FULL_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_FULL_SHIFT        9U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_FULL_WIDTH        1U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_FULL_WOCLR        0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__MAILBOX_TX_FULL_WOSET        0U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__RESERVED_0_MASK     0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__RESERVED_0_SHIFT            10U
#define MHDP__MHDP_APB_REGS__DP_AUX_TX_STATUS_P__RESERVED_0_WIDTH            22U

#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_MAIN_STATE_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_MAIN_STATE_SHIFT      0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_MAIN_STATE_WIDTH      5U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_FRAME_ONGOING_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_FRAME_ONGOING_SHIFT   5U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_FRAME_ONGOING_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_FRAME_ONGOING_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_FRAME_ONGOING_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_EMPTY_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_EMPTY_SHIFT       6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_EMPTY_WIDTH       1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_EMPTY_WOCLR       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_EMPTY_WOSET       0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_FULL_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_FULL_SHIFT        7U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_FULL_WIDTH        1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_FULL_WOCLR        0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__MAILBOX_RX_FULL_WOSET        0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_PREAMBLE_STATE_MASK 0x00003F00U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_PREAMBLE_STATE_SHIFT  8U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_PREAMBLE_STATE_WIDTH  6U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_0_MASK     0x0000C000U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_0_SHIFT            14U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_0_WIDTH             2U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_HHLL_STATE_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_HHLL_STATE_SHIFT     16U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_HHLL_STATE_WIDTH      4U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_1_MASK     0x00700000U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_1_SHIFT            20U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__RESERVED_1_WIDTH             3U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_MAIN_RX_STATUS_LAST_EQUAL_MASK 0x00800000U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_MAIN_RX_STATUS_LAST_EQUAL_SHIFT 23U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_MAIN_RX_STATUS_LAST_EQUAL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_MAIN_RX_STATUS_LAST_EQUAL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_MAIN_RX_STATUS_LAST_EQUAL_WOSET 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_DATA_STATE_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_DATA_STATE_SHIFT     24U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_STATUS_P__AUX_RX_DATA_STATE_WIDTH      8U

#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__AUX_RX_CYCLE_COUNTER_MASK 0x000007FFU
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__AUX_RX_CYCLE_COUNTER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__AUX_RX_CYCLE_COUNTER_WIDTH 11U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__RESERVED_0_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__RESERVED_0_SHIFT     11U
#define MHDP__MHDP_APB_REGS__DP_AUX_RX_CYCLE_COUNTER_P__RESERVED_0_WIDTH     21U

#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TX_STATE_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TX_STATE_SHIFT    0U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TX_STATE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_RX_STATE_MASK 0x0000001CU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_RX_STATE_SHIFT    2U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_RX_STATE_WIDTH    3U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_DP_STATE_MASK 0x00000060U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_DP_STATE_SHIFT    5U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_DP_STATE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_1_MASK   0x00000080U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_1_SHIFT           7U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_1_WIDTH           1U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_1_WOCLR           0U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_1_WOSET           0U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TIMER_STATE_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TIMER_STATE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_TIMER_STATE_WIDTH 2U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_EXTERNAL_STATE_MASK 0x00003C00U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_EXTERNAL_STATE_SHIFT 10U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__AUX_MAIN_EXTERNAL_STATE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_2_MASK   0xFFFFC000U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_2_SHIFT          14U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_STATES_P__RESERVED_2_WIDTH          18U

#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__AUX_MAIN_TIMER_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__AUX_MAIN_TIMER_SHIFT        0U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__AUX_MAIN_TIMER_WIDTH       16U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__RESERVED_0_MASK    0xFFFF0000U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__RESERVED_0_SHIFT           16U
#define MHDP__MHDP_APB_REGS__DP_AUX_MAIN_TIMER_P__RESERVED_0_WIDTH           16U

#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AFE_IF_TEST_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AFE_IF_TEST_EN_SHIFT  0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AFE_IF_TEST_EN_WIDTH  1U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AFE_IF_TEST_EN_WOCLR  0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AFE_IF_TEST_EN_WOSET  0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_CLK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_CLK_SHIFT     1U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_CLK_WIDTH     1U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_CLK_WOCLR     0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_CLK_WOSET     0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_DATA_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_DATA_SHIFT    2U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_DATA_WIDTH    1U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_DATA_WOCLR    0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_DATA_WOSET    0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_PRECH_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_PRECH_SHIFT   3U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_PRECH_WIDTH   1U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_PRECH_WOCLR   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__AUX_HOST_AUX_AFE_PRECH_WOSET   0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__RESERVED_0_MASK       0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__DP_AUX_AFE_OUT_P__RESERVED_0_WIDTH              28U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HTOTAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HTOTAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HTOTAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HSTART_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HSTART_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_0_P__PCK_STUFF_HSTART_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCWIDTH_MASK 0x00007FFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCWIDTH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCWIDTH_WIDTH 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCPOLARITY_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCPOLARITY_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCPOLARITY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCPOLARITY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HSYNCPOLARITY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HWIDTH_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HWIDTH_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_HORIZONTAL_1_P__PCK_STUFF_HWIDTH_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VTOTAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VTOTAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VTOTAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VSTART_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VSTART_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_0_P__PCK_STUFF_VSTART_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCWIDTH_MASK 0x00007FFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCWIDTH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCWIDTH_WIDTH 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCPOLARITY_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCPOLARITY_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCPOLARITY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCPOLARITY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VSYNCPOLARITY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VHEIGHT_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VHEIGHT_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_VERTICAL_1_P__PCK_STUFF_VHEIGHT_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P_READ_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC0_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC0_WIDTH    8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_SHIFT    8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_WIDTH    8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_INV_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_INV_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_INV_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_INV_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_MISC1_INV_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_IN_MID_INTERLACE_EN_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_IN_MID_INTERLACE_EN_SHIFT 17U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_IN_MID_INTERLACE_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_IN_MID_INTERLACE_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__MSA_IN_MID_INTERLACE_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__RESERVED_0_MASK 0xFFFC0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__RESERVED_0_SHIFT  18U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__MSA_MISC_P__RESERVED_0_WIDTH  14U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__STREAM_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__STREAM_EN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__STREAM_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__STREAM_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__STREAM_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__NO_VIDEO_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__NO_VIDEO_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__NO_VIDEO_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__NO_VIDEO_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__NO_VIDEO_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__RESERVED_0_MASK 0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__RESERVED_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_P__RESERVED_0_WIDTH 30U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_EMPTY_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_EMPTY_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_EMPTY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_EMPTY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_EMPTY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_FULL_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_FULL_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_FULL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_FULL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_FULL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_AIF_FSM_CURR_ST_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_AIF_FSM_CURR_ST_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_AIF_FSM_CURR_ST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_AIF_FSM_CURR_ST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_AIF_FSM_CURR_ST_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_SDP_TRANSFER_FSM_CURR_ST_MASK 0x00000038U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_SDP_TRANSFER_FSM_CURR_ST_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_SDP_TRANSFER_FSM_CURR_ST_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_RD_FSM_CURR_ST_MASK 0x000000C0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_RD_FSM_CURR_ST_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_RD_FSM_CURR_ST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_WR_FSM_CURR_ST_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_WR_FSM_CURR_ST_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_FIFO_WR_FSM_CURR_ST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_PARITY_FSM_CURRENT_STATE_MASK 0x00001C00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_PARITY_FSM_CURRENT_STATE_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AP_PARITY_FSM_CURRENT_STATE_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_1_MASK 0x0000E000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_1_SHIFT 13U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_1_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AUDIO_TS_VERSION_MASK 0x003F0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AUDIO_TS_VERSION_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__AUDIO_TS_VERSION_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_0_MASK 0xFFC00000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_0_SHIFT 22U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_STATUS_P__RESERVED_0_WIDTH 10U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_EMPTY_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_EMPTY_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_EMPTY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_EMPTY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_EMPTY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_FULL_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_FULL_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_FULL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_FULL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_FIFO_FULL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_WR_CTRL_STATE_MASK 0x000000FCU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_WR_CTRL_STATE_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_WR_CTRL_STATE_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_RD_CTRL_STATE_MASK 0x0FFFFF00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_RD_CTRL_STATE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__VIF_RD_CTRL_STATE_WIDTH 20U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__RESERVED_0_SHIFT 28U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__VIF_STATUS_P__RESERVED_0_WIDTH 4U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__NO_VIDEO_GEN_STATE_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__NO_VIDEO_GEN_STATE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__NO_VIDEO_GEN_STATE_WIDTH 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_0_MASK 0x000000E0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_0_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__SST_VIDEO_GEN_STATE_MASK 0x00007F00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__SST_VIDEO_GEN_STATE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__SST_VIDEO_GEN_STATE_WIDTH 7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_1_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_1_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_2_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_2_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_2_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__MSA_GEN_STATE_MASK 0x7F000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__MSA_GEN_STATE_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__MSA_GEN_STATE_WIDTH 7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_3_MASK 0x80000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_3_SHIFT 31U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_0_P__RESERVED_3_WOSET 0U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__SST_SS_GEN_STATE_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__SST_SS_GEN_STATE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__SST_SS_GEN_STATE_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_0_MASK 0x000000C0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_0_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_0_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_1_MASK 0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_1_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__PCK_STUFF_STATUS_1_P__RESERVED_1_WIDTH 24U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_FULL_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_FULL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_FULL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_FULL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_FULL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_EMPTY_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_EMPTY_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_EMPTY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_EMPTY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__INFO_PACK_FIFO_EMPTY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_PARITY_FSM_CURRENT_STATE_MASK 0x0000001CU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_PARITY_FSM_CURRENT_STATE_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_PARITY_FSM_CURRENT_STATE_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_WR_FSM_CURRENT_STATE_MASK 0x000000E0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_WR_FSM_CURRENT_STATE_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_WR_FSM_CURRENT_STATE_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_RD_FSM_CURRENT_STATE_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_RD_FSM_CURRENT_STATE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_FIFO_RD_FSM_CURRENT_STATE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_SEND_DATA_FSM_CURRENT_STATE_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_SEND_DATA_FSM_CURRENT_STATE_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IP_SEND_DATA_FSM_CURRENT_STATE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__RESERVED_0_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__RESERVED_0_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__RESERVED_0_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IN_VBID_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IN_VBID_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__INFO_PACK_STATUS_P__IN_VBID_WIDTH 8U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_PERIOD_MASK 0x0000007FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_PERIOD_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_PERIOD_WIDTH 7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_OVR_EN_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_OVR_EN_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_OVR_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_OVR_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_OVR_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_TU_VS_DIFF_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_TU_VS_DIFF_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_TU_VS_DIFF_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_VAL_SYM_MASK 0x0000FC00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_VAL_SYM_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__MST_SF_EVAL_VAL_SYM_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_HSYNC_DELAY_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_HSYNC_DELAY_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_HSYNC_DELAY_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_EN_HSYNC_DELAY_MASK 0x01000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_EN_HSYNC_DELAY_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_EN_HSYNC_DELAY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_EN_HSYNC_DELAY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__CFG_EN_HSYNC_DELAY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__RESERVED_2_MASK 0xFE000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__RESERVED_2_SHIFT 25U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__STREAM_CONFIG_2_P__RESERVED_2_WIDTH 7U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HSYNCWIDTH_MASK 0x00007FFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HSYNCWIDTH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HSYNCWIDTH_WIDTH 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__RESERVED_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__RESERVED_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__RESERVED_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__RESERVED_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__RESERVED_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HWIDTH_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HWIDTH_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_HORIZONTAL_P__HWIDTH_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VHEIGHT_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VHEIGHT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VHEIGHT_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VSTART_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VSTART_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_0_P__VSTART_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_SHIFT  0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_EVEN_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_EVEN_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_EVEN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_EVEN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__VTOTAL_EVEN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__RESERVED_0_MASK 0xFFFE0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__RESERVED_0_SHIFT 17U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VERTICAL_1_P__RESERVED_0_WIDTH 15U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_BLANK_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_BLANK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_BLANK_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_ACTIVE_MASK 0x7FFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_ACTIVE_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_ACTIVE_WIDTH 15U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_OVR_EN_MASK 0x80000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_OVR_EN_SHIFT 31U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_OVR_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_OVR_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BLOCK_SDP_P__BS_SDP_STOP_OVR_EN_WOSET 0U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_START_SLOT_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_START_SLOT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_START_SLOT_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_0_MASK 0x000000C0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_0_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_0_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_END_SLOT_MASK 0x00003F00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_END_SLOT_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__STREAM_END_SLOT_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_1_MASK 0xFFFFC000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_1_SHIFT 14U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_MST_SLOT_ALLOCATE_P__RESERVED_1_WIDTH 18U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_Y_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_Y_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_Y_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_X_MASK 0x000003F0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_X_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__TARG_AV_SLOTS_X_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RATE_GOV_EN_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RATE_GOV_EN_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RATE_GOV_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RATE_GOV_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RATE_GOV_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RESERVED_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RESERVED_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__RATE_GOVERNING_CTRL_P__RESERVED_WIDTH 21U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__COLOR_DEPTH_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__COLOR_DEPTH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__COLOR_DEPTH_WIDTH 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_0_MASK 0x000000E0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_0_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__PXL_ENC_FORMAT_MASK 0x00001F00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__PXL_ENC_FORMAT_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__PXL_ENC_FORMAT_WIDTH 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_1_MASK 0x0000E000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_1_SHIFT 13U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_1_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__M_MASK 0x007F0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__M_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__M_WIDTH  7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_2_MASK 0x00800000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_2_SHIFT 23U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_2_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__DIFF_MASK 0x7F000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__DIFF_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__DIFF_WIDTH 7U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_3_MASK 0x80000000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_3_SHIFT 31U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_PXL_REPR_P__RESERVED_3_WOSET 0U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__VSP_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__VSP_SHIFT      0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__VSP_WIDTH      1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__VSP_WOCLR      0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__VSP_WOSET      0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__HSP_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__HSP_SHIFT      1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__HSP_WIDTH      1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__HSP_WOCLR      0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__HSP_WOSET      0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__INTERLACE_EN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__INTERLACE_EN_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__INTERLACE_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__INTERLACE_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__INTERLACE_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__FRAMER_3D_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__FRAMER_3D_EN_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__FRAMER_3D_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__FRAMER_3D_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__FRAMER_3D_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__STACKED_3D_EN_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__STACKED_3D_EN_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__STACKED_3D_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__STACKED_3D_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__STACKED_3D_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__RESERVED_0_MASK 0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__RESERVED_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRAMER_SP_P__RESERVED_0_WIDTH 27U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MST_SDP_ID_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MST_SDP_ID_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MST_SDP_ID_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__AUDIO_PACK_EN_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__AUDIO_PACK_EN_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__AUDIO_PACK_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__AUDIO_PACK_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__AUDIO_PACK_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MONO_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MONO_SHIFT 9U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MONO_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MONO_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__MONO_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__RESERVED_0_MASK 0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__RESERVED_0_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__AUDIO_PACK_CONTROL_P__RESERVED_0_WIDTH 22U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__CFG_ACTIVE_LINE_TRESH_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__CFG_ACTIVE_LINE_TRESH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__CFG_ACTIVE_LINE_TRESH_WIDTH 6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__RESERVED_MASK 0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__RESERVED_SHIFT  6U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__LINE_THRESH_P__RESERVED_WIDTH 26U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P_READ_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__VB_ID_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__VB_ID_SHIFT        0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__VB_ID_WIDTH        8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__RESERVED_MASK 0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__RESERVED_SHIFT     8U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_VB_ID_P__RESERVED_WIDTH    24U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_START_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_START_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_START_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_END_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_END_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FIELDSEQ_3D_P__FIELD_SEQ_END_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__BACK_PORCH_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__BACK_PORCH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__BACK_PORCH_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__FRONT_PORCH_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__FRONT_PORCH_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_FRONT_BACK_PORCH_P__FRONT_PORCH_WIDTH 16U

#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTE_COUNT_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTE_COUNT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTE_COUNT_WIDTH 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTES_IN_CHUNK_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTES_IN_CHUNK_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_DPTX_STREAM__DP_BYTE_COUNT_P__BYTES_IN_CHUNK_WIDTH 16U

#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_14_REV_MASK 0x000003FFU
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_14_REV_SHIFT 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_14_REV_WIDTH 10U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_22_REV_MASK 0x000FFC00U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_22_REV_SHIFT 10U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__CRYPTO_HDCP_22_REV_WIDTH 10U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__HDCP_CRYP_REV_MASK 0x3FF00000U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__HDCP_CRYP_REV_SHIFT     20U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__HDCP_CRYP_REV_WIDTH     10U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__RESERVED_0_SHIFT        30U
#define MHDP__MHDP_APB_REGS__CRYPTO_HDCP_REVISION_P__RESERVED_0_WIDTH         2U

#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_HDCP_FUNCTION_MASK 0x00000007U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_HDCP_FUNCTION_SHIFT 0U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_HDCP_FUNCTION_WIDTH 3U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_SW_RST_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_SW_RST_SHIFT        3U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_SW_RST_WIDTH        1U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_SW_RST_WOCLR        0U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__CRYPTO_SW_RST_WOSET        0U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__RESERVED_0_MASK   0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__RESERVED_0_SHIFT           4U
#define MHDP__MHDP_APB_REGS__HDCP_CRYPTO_CONFIG_P__RESERVED_0_WIDTH          28U

#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__SHA256_NEXT_MESSAGE_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__SHA256_NEXT_MESSAGE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__SHA256_NEXT_MESSAGE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__SHA256_NEXT_MESSAGE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__SHA256_NEXT_MESSAGE_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__APB_SLVERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__APB_SLVERR_SHIFT      1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__APB_SLVERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__APB_SLVERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__APB_SLVERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_0_MASK 0x000000FCU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_0_SHIFT      2U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_0_WIDTH      6U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__AES_32_DONE_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__AES_32_DONE_SHIFT     8U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__AES_32_DONE_WIDTH     1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__AES_32_DONE_WOCLR     0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__AES_32_DONE_WOSET     0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_KM_DONE_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_KM_DONE_SHIFT 9U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_KM_DONE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_KM_DONE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_KM_DONE_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_PRNM_DONE_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_PRNM_DONE_SHIFT 10U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_PRNM_DONE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_PRNM_DONE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__CRYPTO14_PRNM_DONE_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_1_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_1_SHIFT     11U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_SOURCE_P__RESERVED_1_WIDTH     21U

#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__SHA256_NEXT_MESSAGE_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__SHA256_NEXT_MESSAGE_MASK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__SHA256_NEXT_MESSAGE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__SHA256_NEXT_MESSAGE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__SHA256_NEXT_MESSAGE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__APB_SLVERR_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__APB_SLVERR_MASK_SHIFT   1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__APB_SLVERR_MASK_WIDTH   1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__APB_SLVERR_MASK_WOCLR   0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__APB_SLVERR_MASK_WOSET   0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_0_MASK 0x000000FCU
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_0_SHIFT        2U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_0_WIDTH        6U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__AES_32_DONE_MASK_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__AES_32_DONE_MASK_SHIFT  8U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__AES_32_DONE_MASK_WIDTH  1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__AES_32_DONE_MASK_WOCLR  0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__AES_32_DONE_MASK_WOSET  0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_KM_DONE_MASK_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_KM_DONE_MASK_SHIFT 9U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_KM_DONE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_KM_DONE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_KM_DONE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_PRNM_DONE_MASK_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_PRNM_DONE_MASK_SHIFT 10U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_PRNM_DONE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_PRNM_DONE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__CRYPTO14_PRNM_DONE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_1_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_1_SHIFT       11U
#define MHDP__MHDP_APB_REGS__CRYPTO_INTERRUPT_MASK_P__RESERVED_1_WIDTH       21U

#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__SHA_256_START_MASK   0x00000001U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__SHA_256_START_SHIFT           0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__SHA_256_START_WIDTH           1U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__SHA_256_START_WOCLR           0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__SHA_256_START_WOSET           0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__RESERVED_0_MASK      0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__RESERVED_0_SHIFT              1U
#define MHDP__MHDP_APB_REGS__CRYPTO22_CONFIG_P__RESERVED_0_WIDTH             31U

#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA_256_STATE_MASK   0x0000000FU
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA_256_STATE_SHIFT           0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA_256_STATE_WIDTH           4U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_STATE_MASK    0x000000F0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_STATE_SHIFT            4U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_STATE_WIDTH            4U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA256_NEXT_MESSAGE_ST_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA256_NEXT_MESSAGE_ST_SHIFT  8U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA256_NEXT_MESSAGE_ST_WIDTH  1U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA256_NEXT_MESSAGE_ST_WOCLR  0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__SHA256_NEXT_MESSAGE_ST_WOSET  0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_DONE_ST_MASK  0x00000200U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_DONE_ST_SHIFT          9U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_DONE_ST_WIDTH          1U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_DONE_ST_WOCLR          0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__AES_32_DONE_ST_WOSET          0U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__RESERVED_0_MASK      0xFFFFFC00U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__RESERVED_0_SHIFT             10U
#define MHDP__MHDP_APB_REGS__CRYPTO22_STATUS_P__RESERVED_0_WIDTH             22U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_IN_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_IN_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_IN_P__SHA_256_DATA_IN_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_IN_P__SHA_256_DATA_IN_SHIFT         0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_IN_P__SHA_256_DATA_IN_WIDTH        32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_0_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_0_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_0_P__SHA_256_DATA_OUT_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_0_P__SHA_256_DATA_OUT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_0_P__SHA_256_DATA_OUT_0_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_1_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_1_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_1_P__SHA_256_DATA_OUT_1_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_1_P__SHA_256_DATA_OUT_1_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_1_P__SHA_256_DATA_OUT_1_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_2_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_2_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_2_P__SHA_256_DATA_OUT_2_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_2_P__SHA_256_DATA_OUT_2_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_2_P__SHA_256_DATA_OUT_2_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_3_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_3_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_3_P__SHA_256_DATA_OUT_3_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_3_P__SHA_256_DATA_OUT_3_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_3_P__SHA_256_DATA_OUT_3_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_4_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_4_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_4_P__SHA_256_DATA_OUT_4_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_4_P__SHA_256_DATA_OUT_4_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_4_P__SHA_256_DATA_OUT_4_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_5_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_5_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_5_P__SHA_256_DATA_OUT_5_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_5_P__SHA_256_DATA_OUT_5_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_5_P__SHA_256_DATA_OUT_5_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_6_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_6_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_6_P__SHA_256_DATA_OUT_6_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_6_P__SHA_256_DATA_OUT_6_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_6_P__SHA_256_DATA_OUT_6_WIDTH  32U

#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_7_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_7_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_7_P__SHA_256_DATA_OUT_7_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_7_P__SHA_256_DATA_OUT_7_SHIFT   0U
#define MHDP__MHDP_APB_REGS__SHA_256_DATA_OUT_7_P__SHA_256_DATA_OUT_7_WIDTH  32U

#define MHDP__MHDP_APB_REGS__AES_32_KEY_0_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_0_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_0_P__AES_32_KEY_0_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_0_P__AES_32_KEY_0_SHIFT               0U
#define MHDP__MHDP_APB_REGS__AES_32_KEY_0_P__AES_32_KEY_0_WIDTH              32U

#define MHDP__MHDP_APB_REGS__AES_32_KEY_1_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_1_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_1_P__AES_32_KEY_1_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_1_P__AES_32_KEY_1_SHIFT               0U
#define MHDP__MHDP_APB_REGS__AES_32_KEY_1_P__AES_32_KEY_1_WIDTH              32U

#define MHDP__MHDP_APB_REGS__AES_32_KEY_2_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_2_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_2_P__AES_32_KEY_2_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_2_P__AES_32_KEY_2_SHIFT               0U
#define MHDP__MHDP_APB_REGS__AES_32_KEY_2_P__AES_32_KEY_2_WIDTH              32U

#define MHDP__MHDP_APB_REGS__AES_32_KEY_3_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_3_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_3_P__AES_32_KEY_3_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_KEY_3_P__AES_32_KEY_3_SHIFT               0U
#define MHDP__MHDP_APB_REGS__AES_32_KEY_3_P__AES_32_KEY_3_WIDTH              32U

#define MHDP__MHDP_APB_REGS__AES_32_DATA_IN_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_IN_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_IN_P__AES_32_DATA_IN_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_IN_P__AES_32_DATA_IN_SHIFT           0U
#define MHDP__MHDP_APB_REGS__AES_32_DATA_IN_P__AES_32_DATA_IN_WIDTH          32U

#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_0_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_0_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_0_P__AES_32_DATA_OUT_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_0_P__AES_32_DATA_OUT_0_SHIFT     0U
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_0_P__AES_32_DATA_OUT_0_WIDTH    32U

#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_1_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_1_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_1_P__AES_32_DATA_OUT_1_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_1_P__AES_32_DATA_OUT_1_SHIFT     0U
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_1_P__AES_32_DATA_OUT_1_WIDTH    32U

#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_2_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_2_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_2_P__AES_32_DATA_OUT_2_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_2_P__AES_32_DATA_OUT_2_SHIFT     0U
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_2_P__AES_32_DATA_OUT_2_WIDTH    32U

#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_3_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_3_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_3_P__AES_32_DATA_OUT_3_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_3_P__AES_32_DATA_OUT_3_SHIFT     0U
#define MHDP__MHDP_APB_REGS__AES_32_DATA_OUT_3_P__AES_32_DATA_OUT_3_WIDTH    32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__VALID_KSV_MASK       0x00000001U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__VALID_KSV_SHIFT               0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__VALID_KSV_WIDTH               1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__VALID_KSV_WOCLR               0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__VALID_KSV_WOSET               0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__GET_KSV_MASK         0x00000002U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__GET_KSV_SHIFT                 1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__GET_KSV_WIDTH                 1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__GET_KSV_WOCLR                 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__GET_KSV_WOSET                 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_BLOCK_SEQ_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_BLOCK_SEQ_SHIFT         2U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_BLOCK_SEQ_WIDTH         1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_BLOCK_SEQ_WOCLR         0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_BLOCK_SEQ_WOSET         0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__CRYPTO_START_FREE_RUN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__CRYPTO_START_FREE_RUN_SHIFT   3U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__CRYPTO_START_FREE_RUN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__CRYPTO_START_FREE_RUN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__CRYPTO_START_FREE_RUN_WOSET   0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_REKEY_MASK     0x00000010U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_REKEY_SHIFT             4U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_REKEY_WIDTH             1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_REKEY_WOCLR             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__START_REKEY_WOSET             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_REPEATER_MASK   0x00000020U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_REPEATER_SHIFT           5U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_REPEATER_WIDTH           1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_REPEATER_WOCLR           0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_REPEATER_WOSET           0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_AUTHENTICATED_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_AUTHENTICATED_SHIFT      6U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_AUTHENTICATED_WIDTH      1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_AUTHENTICATED_WOCLR      0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__HDCP_AUTHENTICATED_WOSET      0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__RESERVED_0_MASK      0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__RESERVED_0_SHIFT              7U
#define MHDP__MHDP_APB_REGS__CRYPTO14_CONFIG_P__RESERVED_0_WIDTH             25U

#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__KM_DONE_MASK         0x00000001U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__KM_DONE_SHIFT                 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__KM_DONE_WIDTH                 1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__KM_DONE_WOCLR                 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__KM_DONE_WOSET                 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_0_MASK      0x00000002U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_0_SHIFT              1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_0_WIDTH              1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_0_WOCLR              0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_0_WOSET              0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__PRNM_DONE_MASK       0x00000004U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__PRNM_DONE_SHIFT               2U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__PRNM_DONE_WIDTH               1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__PRNM_DONE_WOCLR               0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__PRNM_DONE_WOSET               0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__DKS_STATE_MASK       0x00000038U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__DKS_STATE_SHIFT               3U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__DKS_STATE_WIDTH               3U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_1_MASK      0x000001C0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_1_SHIFT              6U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_1_WIDTH              3U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_STATE_MASK      0x00000E00U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_STATE_SHIFT              9U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_STATE_WIDTH              3U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_2_MASK      0x0001F000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_2_SHIFT             12U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_2_WIDTH              5U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_NEXT_MSG_MASK   0x00020000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_NEXT_MSG_SHIFT          17U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_NEXT_MSG_WIDTH           1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_NEXT_MSG_WOCLR           0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_NEXT_MSG_WOSET           0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_V_READY_MASK    0x00040000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_V_READY_SHIFT           18U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_V_READY_WIDTH            1U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_V_READY_WOCLR            0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__SHA1_V_READY_WOSET            0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__CRYPTO14_STATE_MASK  0x00180000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__CRYPTO14_STATE_SHIFT         19U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__CRYPTO14_STATE_WIDTH          2U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_3_MASK      0xFFE00000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_3_SHIFT             21U
#define MHDP__MHDP_APB_REGS__CRYPTO14_STATUS_P__RESERVED_3_WIDTH             11U

#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__PRNM_OUT_MASK      0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__PRNM_OUT_SHIFT              0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__PRNM_OUT_WIDTH             24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__RESERVED_0_MASK    0xFF000000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__RESERVED_0_SHIFT           24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_PRNM_OUT_P__RESERVED_0_WIDTH            8U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_0_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_0_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_0_P__CRYPTO14_KM_0_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_0_P__CRYPTO14_KM_0_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_0_P__CRYPTO14_KM_0_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__CRYPTO14_KM_1_MASK     0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__CRYPTO14_KM_1_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__CRYPTO14_KM_1_WIDTH            24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__RESERVED_0_MASK        0xFF000000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__RESERVED_0_SHIFT               24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KM_1_P__RESERVED_0_WIDTH                8U

#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_0_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_0_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_0_P__CRYPTO14_AN_0_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_0_P__CRYPTO14_AN_0_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_0_P__CRYPTO14_AN_0_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_1_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_1_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_1_P__CRYPTO14_AN_1_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_1_P__CRYPTO14_AN_1_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_AN_1_P__CRYPTO14_AN_1_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_0_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_0_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_0_P__CRYPTO14_YOUR_KSV_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_0_P__CRYPTO14_YOUR_KSV_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_0_P__CRYPTO14_YOUR_KSV_0_WIDTH 32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__CRYPTO14_YOUR_KSV_1_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__CRYPTO14_YOUR_KSV_1_SHIFT 0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__CRYPTO14_YOUR_KSV_1_WIDTH 8U
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__RESERVED_0_MASK  0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__RESERVED_0_SHIFT          8U
#define MHDP__MHDP_APB_REGS__CRYPTO14_YOUR_KSV_1_P__RESERVED_0_WIDTH         24U

#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_0_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_0_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_0_P__CRYPTO14_MI_0_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_0_P__CRYPTO14_MI_0_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_0_P__CRYPTO14_MI_0_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_1_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_1_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_1_P__CRYPTO14_MI_1_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_1_P__CRYPTO14_MI_1_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_MI_1_P__CRYPTO14_MI_1_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__CRYPTO14_TI_0_MASK     0x0000FFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__CRYPTO14_TI_0_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__CRYPTO14_TI_0_WIDTH            16U
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__RESERVED_0_MASK        0xFFFF0000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__RESERVED_0_SHIFT               16U
#define MHDP__MHDP_APB_REGS__CRYPTO14_TI_0_P__RESERVED_0_WIDTH               16U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_0_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_0_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_0_P__CRYPTO14_KI_0_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_0_P__CRYPTO14_KI_0_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_0_P__CRYPTO14_KI_0_WIDTH            32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__CRYPTO14_KI_1_MASK     0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__CRYPTO14_KI_1_SHIFT             0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__CRYPTO14_KI_1_WIDTH            24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__RESERVED_0_MASK        0xFF000000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__RESERVED_0_SHIFT               24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KI_1_P__RESERVED_0_WIDTH                8U

#define MHDP__MHDP_APB_REGS__CRYPTO14_BLOCKS_NUM_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_BLOCKS_NUM_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_BLOCKS_NUM_P__BLOCKS_NUM_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_BLOCKS_NUM_P__BLOCKS_NUM_SHIFT          0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_BLOCKS_NUM_P__BLOCKS_NUM_WIDTH         32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_0_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_0_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_0_P__KEY_MEM_DATA_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_0_P__KEY_MEM_DATA_0_SHIFT  0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_0_P__KEY_MEM_DATA_0_WIDTH 32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__KEY_MEM_DATA_1_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__KEY_MEM_DATA_1_SHIFT  0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__KEY_MEM_DATA_1_WIDTH 24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__RESERVED_0_SHIFT     24U
#define MHDP__MHDP_APB_REGS__CRYPTO14_KEY_MEM_DATA_1_P__RESERVED_0_WIDTH      8U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_MSG_DATA_P_READ_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_MSG_DATA_P_WRITE_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_MSG_DATA_P__SHA1_MSG_DATA_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_MSG_DATA_P__SHA1_MSG_DATA_SHIFT    0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_MSG_DATA_P__SHA1_MSG_DATA_WIDTH   32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_0_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_0_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_0_P__V_VALUE_0_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_0_P__V_VALUE_0_SHIFT       0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_0_P__V_VALUE_0_WIDTH      32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_1_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_1_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_1_P__V_VALUE_1_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_1_P__V_VALUE_1_SHIFT       0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_1_P__V_VALUE_1_WIDTH      32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_2_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_2_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_2_P__V_VALUE_2_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_2_P__V_VALUE_2_SHIFT       0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_2_P__V_VALUE_2_WIDTH      32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_3_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_3_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_3_P__V_VALUE_3_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_3_P__V_VALUE_3_SHIFT       0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_3_P__V_VALUE_3_WIDTH      32U

#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_4_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_4_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_4_P__V_VALUE_4_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_4_P__V_VALUE_4_SHIFT       0U
#define MHDP__MHDP_APB_REGS__CRYPTO14_SHA1_V_VALUE_4_P__V_VALUE_4_WIDTH      32U

#define MHDP__MHDP_APB_REGS__IRAM_REG_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__IRAM_REG_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__IRAM_REG_P__IRAM_DATA_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__IRAM_REG_P__IRAM_DATA_SHIFT                      0U
#define MHDP__MHDP_APB_REGS__IRAM_REG_P__IRAM_DATA_WIDTH                     32U

#define MHDP__MHDP_APB_REGS__DRAM_REG_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DRAM_REG_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DRAM_REG_P__DRAM_DATA_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__DRAM_REG_P__DRAM_DATA_SHIFT                      0U
#define MHDP__MHDP_APB_REGS__DRAM_REG_P__DRAM_DATA_WIDTH                     32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SW_RST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SW_RST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SW_RST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SW_RST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SW_RST_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_DEC_START_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_DEC_START_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_DEC_START_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_DEC_START_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_DEC_START_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_BLOCK_START_FORCE_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_BLOCK_START_FORCE_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_BLOCK_START_FORCE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_BLOCK_START_FORCE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_BLOCK_START_FORCE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SPDIF_TS_EN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SPDIF_TS_EN_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SPDIF_TS_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SPDIF_TS_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__SPDIF_TS_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_TS_EN_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_TS_EN_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_TS_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_TS_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__I2S_TS_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_BITS_FORCE_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_BITS_FORCE_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_BITS_FORCE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_BITS_FORCE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_BITS_FORCE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_ALL_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_ALL_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_ALL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_ALL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__VALID_ALL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__RESERVED_0_MASK 0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__RESERVED_0_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNTL_P__RESERVED_0_WIDTH 25U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__LOW_INDEX_MSB_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__LOW_INDEX_MSB_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__LOW_INDEX_MSB_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__LOW_INDEX_MSB_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__LOW_INDEX_MSB_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__WS_POLARITY_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__WS_POLARITY_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__WS_POLARITY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__WS_POLARITY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__WS_POLARITY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CH_NUM_MASK 0x0000007CU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CH_NUM_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CH_NUM_WIDTH 5U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_JUST_MASK 0x00000180U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_JUST_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_JUST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_WIDTH_MASK 0x00000600U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_WIDTH_SHIFT 9U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_SAMPLE_WIDTH_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__TRANS_SMPL_WIDTH_MASK 0x00001800U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__TRANS_SMPL_WIDTH_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__TRANS_SMPL_WIDTH_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CHANNEL_TYPE_MASK 0x0001E000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CHANNEL_TYPE_SHIFT 13U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__AUDIO_CHANNEL_TYPE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__I2S_DEC_PORT_EN_MASK 0x001E0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__I2S_DEC_PORT_EN_SHIFT 17U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__I2S_DEC_PORT_EN_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__RESERVED_0_MASK 0xFFE00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__RESERVED_0_SHIFT 21U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__AUDIO_SRC_CNFG_P__RESERVED_0_WIDTH 11U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__BYTE0_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__BYTE0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__BYTE0_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CATEGORY_CODE_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CATEGORY_CODE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CATEGORY_CODE_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__SAMPLING_FREQ_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__SAMPLING_FREQ_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__SAMPLING_FREQ_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CLOCK_ACCURACY_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CLOCK_ACCURACY_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__CLOCK_ACCURACY_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__ORIGINAL_SAMP_FREQ_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__ORIGINAL_SAMP_FREQ_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__ORIGINAL_SAMP_FREQ_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__RESERVED_0_SHIFT 28U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__COM_CH_STTS_BITS_P__RESERVED_0_WIDTH 4U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH0_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH0_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH0_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH0_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH0_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH0_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH0_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH1_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH1_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__SOURCE_NUM_CH1_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH1_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH1_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__CHANNEL_NUM_CH1_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH1_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH1_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__WORD_LENGTH_CH1_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__VALID_BITS1_0_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__VALID_BITS1_0_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__VALID_BITS1_0_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH01_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH2_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH2_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH2_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH2_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH2_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH2_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH2_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH2_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH2_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH3_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH3_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__SOURCE_NUM_CH3_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH3_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH3_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__CHANNEL_NUM_CH3_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH3_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH3_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__WORD_LENGTH_CH3_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__VALID_BITS3_2_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__VALID_BITS3_2_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__VALID_BITS3_2_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH23_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH4_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH4_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH4_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH4_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH4_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH4_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH4_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH4_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH4_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH5_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH5_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__SOURCE_NUM_CH5_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH5_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH5_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__CHANNEL_NUM_CH5_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH5_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH5_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__WORD_LENGTH_CH5_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__VALID_BITS5_4_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__VALID_BITS5_4_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__VALID_BITS5_4_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH45_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH6_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH6_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH6_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH6_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH6_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH6_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH6_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH6_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH6_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH7_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH7_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__SOURCE_NUM_CH7_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH7_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH7_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__CHANNEL_NUM_CH7_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH7_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH7_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__WORD_LENGTH_CH7_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__VALID_BITS7_6_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__VALID_BITS7_6_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__VALID_BITS7_6_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH67_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH8_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH8_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH8_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH8_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH8_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH8_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH8_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH8_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH8_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH9_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH9_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__SOURCE_NUM_CH9_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH9_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH9_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__CHANNEL_NUM_CH9_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH9_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH9_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__WORD_LENGTH_CH9_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__VALID_BITS9_8_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__VALID_BITS9_8_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__VALID_BITS9_8_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH89_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH10_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH10_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH10_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH10_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH10_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH10_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH10_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH10_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH10_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH11_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH11_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__SOURCE_NUM_CH11_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH11_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH11_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__CHANNEL_NUM_CH11_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH11_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH11_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__WORD_LENGTH_CH11_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__VALID_BITS11_10_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__VALID_BITS11_10_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__VALID_BITS11_10_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1011_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH12_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH12_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH12_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH12_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH12_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH12_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH12_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH12_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH12_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH13_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH13_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__SOURCE_NUM_CH13_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH13_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH13_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__CHANNEL_NUM_CH13_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH13_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH13_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__WORD_LENGTH_CH13_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__VALID_BITS13_12_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__VALID_BITS13_12_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__VALID_BITS13_12_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1213_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH14_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH14_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH14_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH14_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH14_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH14_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH14_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH14_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH14_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH15_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH15_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__SOURCE_NUM_CH15_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH15_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH15_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__CHANNEL_NUM_CH15_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH15_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH15_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__WORD_LENGTH_CH15_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__VALID_BITS15_14_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__VALID_BITS15_14_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__VALID_BITS15_14_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1415_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH16_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH16_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH16_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH16_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH16_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH16_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH16_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH16_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH16_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH17_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH17_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__SOURCE_NUM_CH17_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH17_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH17_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__CHANNEL_NUM_CH17_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH17_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH17_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__WORD_LENGTH_CH17_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__VALID_BITS17_16_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__VALID_BITS17_16_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__VALID_BITS17_16_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1617_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH18_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH18_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH18_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH18_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH18_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH18_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH18_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH18_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH18_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH19_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH19_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__SOURCE_NUM_CH19_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH19_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH19_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__CHANNEL_NUM_CH19_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH19_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH19_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__WORD_LENGTH_CH19_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__VALID_BITS19_18_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__VALID_BITS19_18_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__VALID_BITS19_18_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH1819_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH20_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH20_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH20_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH20_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH20_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH20_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH20_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH20_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH20_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH21_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH21_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__SOURCE_NUM_CH21_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH21_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH21_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__CHANNEL_NUM_CH21_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH21_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH21_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__WORD_LENGTH_CH21_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__VALID_BITS21_20_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__VALID_BITS21_20_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__VALID_BITS21_20_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2021_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH22_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH22_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH22_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH22_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH22_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH22_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH22_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH22_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH22_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH23_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH23_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__SOURCE_NUM_CH23_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH23_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH23_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__CHANNEL_NUM_CH23_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH23_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH23_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__WORD_LENGTH_CH23_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__VALID_BITS23_22_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__VALID_BITS23_22_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__VALID_BITS23_22_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2223_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH24_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH24_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH24_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH24_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH24_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH24_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH24_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH24_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH24_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH25_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH25_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__SOURCE_NUM_CH25_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH25_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH25_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__CHANNEL_NUM_CH25_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH25_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH25_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__WORD_LENGTH_CH25_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__VALID_BITS25_24_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__VALID_BITS25_24_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__VALID_BITS25_24_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2425_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH26_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH26_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH26_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH26_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH26_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH26_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH26_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH26_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH26_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH27_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH27_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__SOURCE_NUM_CH27_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH27_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH27_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__CHANNEL_NUM_CH27_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH27_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH27_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__WORD_LENGTH_CH27_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__VALID_BITS27_26_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__VALID_BITS27_26_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__VALID_BITS27_26_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2627_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH28_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH28_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH28_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH28_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH28_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH28_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH28_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH28_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH28_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH29_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH29_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__SOURCE_NUM_CH29_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH29_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH29_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__CHANNEL_NUM_CH29_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH29_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH29_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__WORD_LENGTH_CH29_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__VALID_BITS29_28_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__VALID_BITS29_28_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__VALID_BITS29_28_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH2829_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH30_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH30_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH30_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH30_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH30_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH30_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH30_MASK 0x00000F00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH30_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH30_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH31_MASK 0x0000F000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH31_SHIFT 12U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__SOURCE_NUM_CH31_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH31_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH31_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__CHANNEL_NUM_CH31_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH31_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH31_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__WORD_LENGTH_CH31_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__VALID_BITS31_30_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__VALID_BITS31_30_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__VALID_BITS31_30_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__STTS_BIT_CH3031_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_AVG_WIN_MASK 0x00000007U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_AVG_WIN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_AVG_WIN_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_THRSH_MASK 0x000007F8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_THRSH_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_THRSH_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_FIFO_MID_RANGE_MASK 0x0007F800U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_FIFO_MID_RANGE_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_FIFO_MID_RANGE_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_BYPASS_MASK 0x00080000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_BYPASS_SHIFT 19U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_BYPASS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_BYPASS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_BYPASS_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_AVG_SEL_MASK 0x00100000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_AVG_SEL_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_AVG_SEL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_AVG_SEL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_AVG_SEL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_ENABLE_MASK 0x00200000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_ENABLE_SHIFT 21U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_ENABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_ENABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_ENABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_STATUS_MASK 0x03C00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_STATUS_SHIFT 22U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__SPDIF_JITTER_STATUS_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__RESERVED_0_SHIFT 26U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CTRL_ADDR_P__RESERVED_0_WIDTH 6U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_3100_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_3100_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_3100_ADDR_P__SPDIF_CH1_ST_STTS_BITS3100_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_3100_ADDR_P__SPDIF_CH1_ST_STTS_BITS3100_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_3100_ADDR_P__SPDIF_CH1_ST_STTS_BITS3100_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_6332_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_6332_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_6332_ADDR_P__SPDIF_CH1_ST_STTS_BITS6332_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_6332_ADDR_P__SPDIF_CH1_ST_STTS_BITS6332_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_6332_ADDR_P__SPDIF_CH1_ST_STTS_BITS6332_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_9564_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_9564_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_9564_ADDR_P__SPDIF_CH1_ST_STTS_BITS9564_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_9564_ADDR_P__SPDIF_CH1_ST_STTS_BITS9564_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_9564_ADDR_P__SPDIF_CH1_ST_STTS_BITS9564_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_12796_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_12796_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_12796_ADDR_P__SPDIF_CH1_ST_STTS_BITS12796_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_12796_ADDR_P__SPDIF_CH1_ST_STTS_BITS12796_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_12796_ADDR_P__SPDIF_CH1_ST_STTS_BITS12796_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_159128_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_159128_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_159128_ADDR_P__SPDIF_CH1_ST_STTS_BITS159128_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_159128_ADDR_P__SPDIF_CH1_ST_STTS_BITS159128_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_159128_ADDR_P__SPDIF_CH1_ST_STTS_BITS159128_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_191160_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_191160_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_191160_ADDR_P__SPDIF_CH1_ST_STTS_BITS191160_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_191160_ADDR_P__SPDIF_CH1_ST_STTS_BITS191160_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH1_CS_191160_ADDR_P__SPDIF_CH1_ST_STTS_BITS191160_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_3100_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_3100_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_3100_ADDR_P__SPDIF_CH2_ST_STTS_BITS3100_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_3100_ADDR_P__SPDIF_CH2_ST_STTS_BITS3100_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_3100_ADDR_P__SPDIF_CH2_ST_STTS_BITS3100_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_6332_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_6332_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_6332_ADDR_P__SPDIF_CH2_ST_STTS_BITS6332_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_6332_ADDR_P__SPDIF_CH2_ST_STTS_BITS6332_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_6332_ADDR_P__SPDIF_CH2_ST_STTS_BITS6332_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_9564_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_9564_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_9564_ADDR_P__SPDIF_CH2_ST_STTS_BITS9564_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_9564_ADDR_P__SPDIF_CH2_ST_STTS_BITS9564_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_9564_ADDR_P__SPDIF_CH2_ST_STTS_BITS9564_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_12796_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_12796_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_12796_ADDR_P__SPDIF_CH2_ST_STTS_BITS12796_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_12796_ADDR_P__SPDIF_CH2_ST_STTS_BITS12796_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_12796_ADDR_P__SPDIF_CH2_ST_STTS_BITS12796_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_159128_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_159128_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_159128_ADDR_P__SPDIF_CH2_ST_STTS_BITS159128_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_159128_ADDR_P__SPDIF_CH2_ST_STTS_BITS159128_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_159128_ADDR_P__SPDIF_CH2_ST_STTS_BITS159128_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_191160_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_191160_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_191160_ADDR_P__SPDIF_CH2_ST_STTS_BITS191160_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_191160_ADDR_P__SPDIF_CH2_ST_STTS_BITS191160_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SPDIF_CH2_CS_191160_ADDR_P__SPDIF_CH2_ST_STTS_BITS191160_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SW_RST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SW_RST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SW_RST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SW_RST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SW_RST_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SMPL2PKT_EN_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SMPL2PKT_EN_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SMPL2PKT_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SMPL2PKT_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__SMPL2PKT_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__RESERVED_0_MASK 0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__RESERVED_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNTL_P__RESERVED_0_WIDTH 30U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__MAX_NUM_CH_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__MAX_NUM_CH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__MAX_NUM_CH_WIDTH 5U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__NUM_OF_I2S_PORTS_MASK 0x00000060U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__NUM_OF_I2S_PORTS_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__NUM_OF_I2S_PORTS_WIDTH 2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__AUDIO_TYPE_MASK 0x00000780U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__AUDIO_TYPE_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__AUDIO_TYPE_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SUB_PCKT_NUM_MASK 0x00003800U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SUB_PCKT_NUM_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SUB_PCKT_NUM_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_BLOCK_LPCM_FIRST_PKT_MASK 0x00004000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_BLOCK_LPCM_FIRST_PKT_SHIFT 14U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_BLOCK_LPCM_FIRST_PKT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_BLOCK_LPCM_FIRST_PKT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_BLOCK_LPCM_FIRST_PKT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_EN_AUTO_SUB_PCKT_NUM_MASK 0x00008000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_EN_AUTO_SUB_PCKT_NUM_SHIFT 15U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_EN_AUTO_SUB_PCKT_NUM_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_EN_AUTO_SUB_PCKT_NUM_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_EN_AUTO_SUB_PCKT_NUM_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_MASK 0x000F0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_FORCE_MASK 0x00100000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_FORCE_SHIFT 20U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_FORCE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_FORCE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__CFG_SAMPLE_PRESENT_FORCE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__RESERVED_0_MASK 0xFFE00000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__RESERVED_0_SHIFT 21U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SMPL2PKT_CNFG_P__RESERVED_0_WIDTH 11U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_SW_RST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_SW_RST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_SW_RST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_SW_RST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_SW_RST_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__SYNC_WR_TO_CH_ZERO_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__SYNC_WR_TO_CH_ZERO_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__SYNC_WR_TO_CH_ZERO_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__SYNC_WR_TO_CH_ZERO_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__SYNC_WR_TO_CH_ZERO_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_DIR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_DIR_SHIFT  2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_DIR_WIDTH  1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_DIR_WOCLR  0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_DIR_WOSET  0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_EMPTY_CALC_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_EMPTY_CALC_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_EMPTY_CALC_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_EMPTY_CALC_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__FIFO_EMPTY_CALC_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__CFG_DIS_PORT3_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__CFG_DIS_PORT3_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__CFG_DIS_PORT3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__CFG_DIS_PORT3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__CFG_DIS_PORT3_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__RESERVED_0_MASK 0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__RESERVED_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_CNTL_P__RESERVED_0_WIDTH 27U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__WFULL_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__WFULL_SHIFT     0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__WFULL_WIDTH     1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__WFULL_WOCLR     0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__WFULL_WOSET     0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__REMPTY_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__REMPTY_SHIFT    1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__REMPTY_WIDTH    1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__REMPTY_WOCLR    0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__REMPTY_WOSET    0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__OVERRUN_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__OVERRUN_SHIFT   2U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__OVERRUN_WIDTH   1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__OVERRUN_WOCLR   0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__OVERRUN_WOSET   0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__UNDERRUN_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__UNDERRUN_SHIFT  3U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__UNDERRUN_WIDTH  1U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__UNDERRUN_WOCLR  0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__UNDERRUN_WOSET  0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__RESERVED_0_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__FIFO_STTS_P__RESERVED_0_WIDTH 28U

#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH1_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH1_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH1_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH2_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH2_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH2_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH3_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH3_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__CFG_MEM_FIFO_THRSH3_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__RESERVED_0_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__RESERVED_0_SHIFT 24U
#define MHDP__MHDP_APB_REGS__MHDP_AUDIO_DECODER__SUB_PCKT_THRSH_P__RESERVED_0_WIDTH 8U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__WR_ADDR_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__WR_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__WR_ADDR_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__RESERVED_0_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_ADDR_P__RESERVED_0_WIDTH 28U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__HOST_WR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__HOST_WR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__HOST_WR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__HOST_WR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__HOST_WR_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_WR_REQ_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RD_ADDR_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RD_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RD_ADDR_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RESERVED_0_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_ADDR_P__RESERVED_0_WIDTH 28U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__HOST_RD_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__HOST_RD_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__HOST_RD_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__HOST_RD_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__HOST_RD_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_RD_REQ_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_WR_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_WR_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_WR_P__DATA_WR_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_WR_P__DATA_WR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_WR_P__DATA_WR_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_RD_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_RD_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_RD_P__FIFO2_DATA_OUT_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_RD_P__FIFO2_DATA_OUT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_DATA_RD_P__FIFO2_DATA_OUT_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__FIFO1_FLUSH_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__FIFO1_FLUSH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__FIFO1_FLUSH_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__FIFO1_FLUSH_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__FIFO1_FLUSH_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO1_FLUSH_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__FIFO2_FLUSH_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__FIFO2_FLUSH_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__FIFO2_FLUSH_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__FIFO2_FLUSH_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__FIFO2_FLUSH_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_FIFO2_FLUSH_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__SOURCE_PKT_MEM_CTRL_FSM_STATE_MASK 0x00000007U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__SOURCE_PKT_MEM_CTRL_FSM_STATE_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__SOURCE_PKT_MEM_CTRL_FSM_STATE_WIDTH 3U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO1_FULL_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO1_FULL_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO1_FULL_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO1_FULL_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO1_FULL_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO2_EMPTY_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO2_EMPTY_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO2_EMPTY_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO2_EMPTY_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__FIFO2_EMPTY_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__RESERVED_0_MASK 0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__RESERVED_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_STATUS_P__RESERVED_0_WIDTH 27U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_WR_DONE_INT_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_WR_DONE_INT_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_WR_DONE_INT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_WR_DONE_INT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_WR_DONE_INT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_RD_DONE_INT_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_RD_DONE_INT_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_RD_DONE_INT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_RD_DONE_INT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__HOST_RD_DONE_INT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__NONVALID_TYPE_REQUESTED_INT_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__NONVALID_TYPE_REQUESTED_INT_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__NONVALID_TYPE_REQUESTED_INT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__NONVALID_TYPE_REQUESTED_INT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__NONVALID_TYPE_REQUESTED_INT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_0_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_0_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_DONE_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_DONE_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_DONE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_DONE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_DONE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_ERROR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_ERROR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_ERROR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_ERROR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__ALLOC_WR_ERROR_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_OVERFLOW_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_OVERFLOW_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_UNDERFLOW_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_UNDERFLOW_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO1_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_OVERFLOW_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_OVERFLOW_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_OVERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_OVERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_OVERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_UNDERFLOW_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_UNDERFLOW_SHIFT 9U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_UNDERFLOW_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_UNDERFLOW_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__FIFO2_UNDERFLOW_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__PPS_SENT_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__PPS_SENT_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__PPS_SENT_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__PPS_SENT_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__PPS_SENT_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_1_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_1_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_SOURCE_P__RESERVED_1_WIDTH 21U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_WR_DONE_INT_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_WR_DONE_INT_MASK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_WR_DONE_INT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_WR_DONE_INT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_WR_DONE_INT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_RD_DONE_INT_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_RD_DONE_INT_MASK_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_RD_DONE_INT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_RD_DONE_INT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__HOST_RD_DONE_INT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__NONVALID_TYPE_REQUESTED_INT_MASK_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__NONVALID_TYPE_REQUESTED_INT_MASK_SHIFT 2U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__NONVALID_TYPE_REQUESTED_INT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__NONVALID_TYPE_REQUESTED_INT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__NONVALID_TYPE_REQUESTED_INT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_0_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_0_SHIFT 3U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_DONE_MASK_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_DONE_MASK_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_DONE_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_DONE_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_DONE_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_ERROR_MASK_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_ERROR_MASK_SHIFT 5U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_ERROR_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_ERROR_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__ALLOC_WR_ERROR_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_OVERFLOW_MASK_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_OVERFLOW_MASK_SHIFT 6U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_OVERFLOW_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_OVERFLOW_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_OVERFLOW_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_UNDERFLOW_MASK_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_UNDERFLOW_MASK_SHIFT 7U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_UNDERFLOW_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_UNDERFLOW_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO1_UNDERFLOW_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_OVERFLOW_MASK_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_OVERFLOW_MASK_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_OVERFLOW_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_OVERFLOW_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_OVERFLOW_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_UNDERFLOW_MASK_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_UNDERFLOW_MASK_SHIFT 9U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_UNDERFLOW_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_UNDERFLOW_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__FIFO2_UNDERFLOW_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__PPS_SENT_MASK_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__PPS_SENT_MASK_SHIFT 10U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__PPS_SENT_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__PPS_SENT_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__PPS_SENT_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_1_MASK 0xFFFFF800U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_1_SHIFT 11U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_INTERRUPT_MASK_P__RESERVED_1_WIDTH 21U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PKT_ALLOC_ADDRESS_MASK 0x0000000FU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PKT_ALLOC_ADDRESS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PKT_ALLOC_ADDRESS_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_0_MASK 0x000000F0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_0_SHIFT 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_0_WIDTH 4U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PACKET_TYPE_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PACKET_TYPE_SHIFT 8U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__PACKET_TYPE_WIDTH 8U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__TYPE_VALID_MASK 0x00010000U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__TYPE_VALID_SHIFT 16U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__TYPE_VALID_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__TYPE_VALID_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__TYPE_VALID_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__ACTIVE_IDLE_TYPE_MASK 0x00020000U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__ACTIVE_IDLE_TYPE_SHIFT 17U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__ACTIVE_IDLE_TYPE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__ACTIVE_IDLE_TYPE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__ACTIVE_IDLE_TYPE_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_1_MASK 0xFFFC0000U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_1_SHIFT 18U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_REG_P__RESERVED_1_WIDTH 14U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__PKT_ALLOC_WR_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__PKT_ALLOC_WR_EN_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__PKT_ALLOC_WR_EN_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__PKT_ALLOC_WR_EN_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__PKT_ALLOC_WR_EN_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PKT_ALLOC_WR_EN_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__SW_RST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__SW_RST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__SW_RST_WIDTH 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__SW_RST_WOCLR 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__SW_RST_WOSET 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_SW_RESET_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_HEADER_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_HEADER_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_HEADER_P__PPS_HEADER_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_HEADER_P__PPS_HEADER_SHIFT 0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_HEADER_P__PPS_HEADER_WIDTH 32U

#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__PPS_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__PPS_SHIFT    0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__PPS_WIDTH    1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__PPS_WOCLR    0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__PPS_WOSET    0U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__RESERVED_0_MASK 0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__RESERVED_0_SHIFT 1U
#define MHDP__MHDP_APB_REGS__MHDP_SDP_CONTROL__SOURCE_PIF_PPS_P__RESERVED_0_WIDTH 31U

#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__BANDGAP_ADJUST_MASK       0x00000003U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__BANDGAP_ADJUST_SHIFT               0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__BANDGAP_ADJUST_WIDTH               2U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_OFFSET_DIS_MASK        0x00000004U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_OFFSET_DIS_SHIFT                2U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_OFFSET_DIS_WIDTH                1U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_OFFSET_DIS_WOCLR                0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_OFFSET_DIS_WOSET                0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_0_MASK           0x00000008U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_0_SHIFT                   3U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_0_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_0_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_0_WOSET                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_DEGLITCH_FILTER_MASK   0x00000030U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_DEGLITCH_FILTER_SHIFT           4U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_DEGLITCH_FILTER_WIDTH           2U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_1_MASK           0x000000C0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_1_SHIFT                   6U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_1_WIDTH                   2U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_HYST_LVL_MASK          0x00000700U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_HYST_LVL_SHIFT                  8U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RX_HYST_LVL_WIDTH                  3U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_2_MASK           0x00000800U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_2_SHIFT                  11U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_2_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_2_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_2_WOSET                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_REDUCED_SWING_MASK     0x00001000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_REDUCED_SWING_SHIFT            12U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_REDUCED_SWING_WIDTH             1U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_REDUCED_SWING_WOCLR             0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_REDUCED_SWING_WOSET             0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_SLEW_RATE_MASK         0x00006000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_SLEW_RATE_SHIFT                13U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_SLEW_RATE_WIDTH                 2U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_3_MASK           0x00008000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_3_SHIFT                  15U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_3_WIDTH                   1U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_3_WOCLR                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_3_WOSET                   0U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_CURR_CTRL_MASK         0x001F0000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_CURR_CTRL_SHIFT                16U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TX_CURR_CTRL_WIDTH                 5U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_4_MASK           0x00E00000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_4_SHIFT                  21U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_4_WIDTH                   3U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TERM_SEG_EN_MASK          0x1F000000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TERM_SEG_EN_SHIFT                 24U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__TERM_SEG_EN_WIDTH                  5U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_5_MASK           0xE0000000U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_5_SHIFT                  29U
#define MHDP__MHDP_APB_REGS__AUX_CONFIG_P__RESERVED_5_WIDTH                   3U

#define MHDP__MHDP_APB_REGS__AUX_CTRL_P_READ_MASK                    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P_WRITE_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__BANDGAP_EN_MASK             0x00000001U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__BANDGAP_EN_SHIFT                     0U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__BANDGAP_EN_WIDTH                     1U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__BANDGAP_EN_WOCLR                     0U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__BANDGAP_EN_WOSET                     0U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__DECAP_EN_MASK               0x00000002U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__DECAP_EN_SHIFT                       1U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__DECAP_EN_WIDTH                       1U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__DECAP_EN_WOCLR                       0U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__DECAP_EN_WOSET                       0U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__RESERVED_0_MASK             0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__RESERVED_0_SHIFT                     2U
#define MHDP__MHDP_APB_REGS__AUX_CTRL_P__RESERVED_0_WIDTH                    30U

#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__AUXIP_ATBSEL_ONEHOT_MASK  0x000000FFU
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__AUXIP_ATBSEL_ONEHOT_SHIFT          0U
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__AUXIP_ATBSEL_ONEHOT_WIDTH          8U
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__RESERVED_0_MASK           0xFFFFFF00U
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__RESERVED_0_SHIFT                   8U
#define MHDP__MHDP_APB_REGS__AUX_ATBSEL_P__RESERVED_0_WIDTH                  24U

#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_TESTMODE_EN_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_TESTMODE_EN_SHIFT        0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_TESTMODE_EN_WIDTH        1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_TESTMODE_EN_WOCLR        0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_TESTMODE_EN_WOSET        0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RX_EN_CTRL_MASK     0x00000002U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RX_EN_CTRL_SHIFT             1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RX_EN_CTRL_WIDTH             1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RX_EN_CTRL_WOCLR             0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RX_EN_CTRL_WOSET             0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__TX_EN_CTRL_MASK     0x00000004U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__TX_EN_CTRL_SHIFT             2U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__TX_EN_CTRL_WIDTH             1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__TX_EN_CTRL_WOCLR             0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__TX_EN_CTRL_WOSET             0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_DATA_IN_MASK    0x00000008U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_DATA_IN_SHIFT            3U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_DATA_IN_WIDTH            1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_DATA_IN_WOCLR            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__AUX_DATA_IN_WOSET            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__DECAP_EN_DEL_MASK   0x00000010U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__DECAP_EN_DEL_SHIFT           4U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__DECAP_EN_DEL_WIDTH           1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__DECAP_EN_DEL_WOCLR           0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__DECAP_EN_DEL_WOSET           0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RESERVED_MASK       0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RESERVED_SHIFT               5U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_CTL_P__RESERVED_WIDTH              27U

#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__HPD_DATA_OUT_MASK    0x00000001U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__HPD_DATA_OUT_SHIFT            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__HPD_DATA_OUT_WIDTH            1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__HPD_DATA_OUT_WOCLR            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__HPD_DATA_OUT_WOSET            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__AUX_DATA_OUT_MASK    0x00000002U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__AUX_DATA_OUT_SHIFT            1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__AUX_DATA_OUT_WIDTH            1U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__AUX_DATA_OUT_WOCLR            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__AUX_DATA_OUT_WOSET            0U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__RESERVED_MASK        0xFFFFFFFCU
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__RESERVED_SHIFT                2U
#define MHDP__MHDP_APB_REGS__AUX_TESTMODE_ST_P__RESERVED_WIDTH               30U

#define MHDP__MHDP_APB_REGS__PHY_RESET_P_READ_MASK                   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PHY_RESET_P_WRITE_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L00_RESET_N_MASK       0x00000001U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L00_RESET_N_SHIFT               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L00_RESET_N_WIDTH               1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L00_RESET_N_WOCLR               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L00_RESET_N_WOSET               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L01_RESET_N_MASK       0x00000002U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L01_RESET_N_SHIFT               1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L01_RESET_N_WIDTH               1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L01_RESET_N_WOCLR               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L01_RESET_N_WOSET               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L02_RESET_N_MASK       0x00000004U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L02_RESET_N_SHIFT               2U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L02_RESET_N_WIDTH               1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L02_RESET_N_WOCLR               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L02_RESET_N_WOSET               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L03_RESET_N_MASK       0x00000008U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L03_RESET_N_SHIFT               3U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L03_RESET_N_WIDTH               1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L03_RESET_N_WOCLR               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_L03_RESET_N_WOSET               0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_0_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_0_SHIFT         4U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_0_WIDTH         1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_0_WOCLR         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_0_WOSET         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_1_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_1_SHIFT         5U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_1_WIDTH         1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_1_WOCLR         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_1_WOSET         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_2_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_2_SHIFT         6U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_2_WIDTH         1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_2_WOCLR         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_2_WOSET         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_3_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_3_SHIFT         7U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_3_WIDTH         1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_3_WOCLR         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PMA_TX_ELEC_IDLE_LN_3_WOSET         0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_RESET_MASK             0x00000100U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_RESET_SHIFT                     8U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_RESET_WIDTH                     1U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_RESET_WOCLR                     0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__PHY_RESET_WOSET                     0U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__RESERVED_1_MASK            0xFFFFFE00U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__RESERVED_1_SHIFT                    9U
#define MHDP__MHDP_APB_REGS__PHY_RESET_P__RESERVED_1_WIDTH                   23U

#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_2_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_2_SHIFT   2U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_2_WIDTH   1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_2_WOCLR   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_2_WOSET   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_3_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_3_SHIFT   3U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_3_WIDTH   1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_3_WOCLR   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__PMA_XCVR_PLLCLK_EN_LN_3_WOSET   0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__RESERVED_0_MASK        0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__RESERVED_0_SHIFT                4U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_P__RESERVED_0_WIDTH               28U

#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_1_SHIFT 1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_2_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_2_SHIFT 2U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_2_WIDTH 1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_2_WOCLR 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_2_WOSET 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_3_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_3_SHIFT 3U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_3_WIDTH 1U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_3_WOCLR 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__PMA_XCVR_PLLCLK_EN_ACK_LN_3_WOSET 0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__RESERVED_0_MASK    0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__RESERVED_0_SHIFT            4U
#define MHDP__MHDP_APB_REGS__PMA_PLLCLK_EN_ACK_P__RESERVED_0_WIDTH           28U

#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_0_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_0_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_0_MASK  0x000000C0U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_0_SHIFT          6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_0_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_1_MASK 0x00003F00U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_1_SHIFT 8U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_1_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_1_MASK  0x0000C000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_1_SHIFT         14U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_1_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_2_MASK 0x003F0000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_2_SHIFT 16U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_2_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_2_MASK  0x00C00000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_2_SHIFT         22U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_2_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_3_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_3_SHIFT 24U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__PMA_XCVR_POWER_STATE_REQ_LN_3_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_3_MASK  0xC0000000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_3_SHIFT         30U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_REQ_P__RESERVED_3_WIDTH          2U

#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_0_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_0_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_0_MASK  0x000000C0U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_0_SHIFT          6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_0_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_1_MASK 0x00003F00U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_1_SHIFT 8U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_1_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_1_MASK  0x0000C000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_1_SHIFT         14U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_1_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_2_MASK 0x003F0000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_2_SHIFT 16U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_2_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_2_MASK  0x00C00000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_2_SHIFT         22U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_2_WIDTH          2U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_3_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_3_SHIFT 24U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__PMA_XCVR_POWER_STATE_ACK_LN_3_WIDTH 6U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_3_MASK  0xC0000000U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_3_SHIFT         30U
#define MHDP__MHDP_APB_REGS__PMA_POWER_STATE_ACK_P__RESERVED_3_WIDTH          2U

#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__PMA_CMN_READY_MASK     0x00000001U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__PMA_CMN_READY_SHIFT             0U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__PMA_CMN_READY_WIDTH             1U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__PMA_CMN_READY_WOCLR             0U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__PMA_CMN_READY_WOSET             0U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__RESERVED_0_MASK        0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__RESERVED_0_SHIFT                1U
#define MHDP__MHDP_APB_REGS__PMA_CMN_READY_P__RESERVED_0_WIDTH               31U

#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_0_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_0_SHIFT      0U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_0_WIDTH      2U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_0_MASK       0x000000FCU
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_0_SHIFT               2U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_0_WIDTH               6U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_1_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_1_SHIFT      8U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_1_WIDTH      2U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_1_MASK       0x0000FC00U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_1_SHIFT              10U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_1_WIDTH               6U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_2_MASK 0x00030000U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_2_SHIFT     16U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_2_WIDTH      2U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_2_MASK       0x00FC0000U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_2_SHIFT              18U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_2_WIDTH               6U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_3_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_3_SHIFT     24U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__PMA_TX_VMARGIN_LN_3_WIDTH      2U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_3_MASK       0xFC000000U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_3_SHIFT              26U
#define MHDP__MHDP_APB_REGS__PMA_TX_VMARGIN_P__RESERVED_3_WIDTH               6U

#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_0_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_0_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_0_MASK        0x000000FCU
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_0_SHIFT                2U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_0_WIDTH                6U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_1_MASK 0x00000300U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_1_SHIFT    8U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_1_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_1_MASK        0x0000FC00U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_1_SHIFT               10U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_1_WIDTH                6U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_2_MASK 0x00030000U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_2_SHIFT   16U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_2_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_2_MASK        0x00FC0000U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_2_SHIFT               18U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_2_WIDTH                6U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_3_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_3_SHIFT   24U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__PMA_TX_DEEMPHASIS_LN_3_WIDTH    2U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_3_MASK        0xFC000000U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_3_SHIFT               26U
#define MHDP__MHDP_APB_REGS__PMA_TX_DEEMPH_P__RESERVED_3_WIDTH                6U

#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__IF_ADDR_PARCHECK_EN_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__IF_ADDR_PARCHECK_EN_SHIFT          0U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__IF_ADDR_PARCHECK_EN_WIDTH          1U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__IF_ADDR_PARCHECK_EN_WOCLR          0U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__IF_ADDR_PARCHECK_EN_WOSET          0U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__RESERVED_MASK             0xFFFFFFFEU
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__RESERVED_SHIFT                     1U
#define MHDP__MHDP_APB_REGS__ASF_IPS_CTRL__RESERVED_WIDTH                    31U

#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_SHIFT          0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WIDTH          1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOCLR          0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_CORR_ERR_WOSET          0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_SRAM_UNCORR_ERR_WOSET        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_DAP_ERR_MASK        0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_DAP_ERR_SHIFT                2U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_DAP_ERR_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_DAP_ERR_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_DAP_ERR_WOSET                0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_CSR_ERR_MASK        0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_CSR_ERR_SHIFT                3U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_CSR_ERR_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_CSR_ERR_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_CSR_ERR_WOSET                0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_TRANS_TO_ERR_MASK   0x00000010U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_TRANS_TO_ERR_SHIFT           4U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WIDTH           1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOCLR           0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_TRANS_TO_ERR_WOSET           0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_PROTOCOL_ERR_MASK   0x00000020U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_PROTOCOL_ERR_SHIFT           5U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WIDTH           1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOCLR           0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_PROTOCOL_ERR_WOSET           0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_INTEGRITY_ERR_MASK  0x00000040U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_INTEGRITY_ERR_SHIFT          6U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WIDTH          1U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOCLR          0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__ASF_INTEGRITY_ERR_WOSET          0U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__RESERVED_31_7_MASK      0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__RESERVED_31_7_SHIFT              7U
#define MHDP__MHDP_APB_REGS__ASF_INT_STATUS__RESERVED_31_7_WIDTH             25U

#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_SHIFT      0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_CORR_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_SHIFT    1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_SRAM_UNCORR_ERR_WOSET    0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_DAP_ERR_MASK    0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_DAP_ERR_SHIFT            2U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WIDTH            1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOCLR            0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_DAP_ERR_WOSET            0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_CSR_ERR_MASK    0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_CSR_ERR_SHIFT            3U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WIDTH            1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOCLR            0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_CSR_ERR_WOSET            0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_SHIFT       4U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_TRANS_TO_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_SHIFT       5U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__ASF_PROTOCOL_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__SF_INTEGRITY_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__SF_INTEGRITY_ERR_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__SF_INTEGRITY_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__SF_INTEGRITY_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__SF_INTEGRITY_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__RESERVED_31_7_MASK  0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__RESERVED_31_7_SHIFT          7U
#define MHDP__MHDP_APB_REGS__ASF_INT_RAW_STATUS__RESERVED_31_7_WIDTH         25U

#define MHDP__MHDP_APB_REGS__ASF_INT_MASK_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_SHIFT       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_CORR_ERR_MASK_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_SHIFT     1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_SRAM_UNCORR_ERR_MASK_WOSET     0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_DAP_ERR_MASK_MASK     0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_DAP_ERR_MASK_SHIFT             2U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_DAP_ERR_MASK_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_DAP_ERR_MASK_WOSET             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_CSR_ERR_MASK_MASK     0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_CSR_ERR_MASK_SHIFT             3U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_CSR_ERR_MASK_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_CSR_ERR_MASK_WOSET             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_SHIFT        4U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_TRANS_TO_ERR_MASK_WOSET        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_PROTOCOL_ERR_MASK_WOSET        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__ASF_INTEGRITY_ERR_MASK_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__RESERVED_31_7_MASK        0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__RESERVED_31_7_SHIFT                7U
#define MHDP__MHDP_APB_REGS__ASF_INT_MASK__RESERVED_31_7_WIDTH               25U

#define MHDP__MHDP_APB_REGS__ASF_INT_TEST_READ_MASK                  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST_WRITE_MASK                 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_SHIFT       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_CORR_ERR_TEST_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_SHIFT     1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_SRAM_UNCORR_ERR_TEST_WOSET     0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_DAP_ERR_TEST_MASK     0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_DAP_ERR_TEST_SHIFT             2U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_DAP_ERR_TEST_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_DAP_ERR_TEST_WOSET             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_CSR_ERR_TEST_MASK     0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_CSR_ERR_TEST_SHIFT             3U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_CSR_ERR_TEST_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_CSR_ERR_TEST_WOSET             0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_SHIFT        4U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_TRANS_TO_ERR_TEST_WOSET        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_PROTOCOL_ERR_TEST_WOSET        0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__ASF_INTEGRITY_ERR_TEST_WOSET       0U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__RESERVED_31_7_MASK        0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__RESERVED_31_7_SHIFT                7U
#define MHDP__MHDP_APB_REGS__ASF_INT_TEST__RESERVED_31_7_WIDTH               25U

#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_SHIFT     2U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_DAP_ERR_WOSET     0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_SHIFT     3U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_CSR_ERR_WOSET     0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_TRANS_TO_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_PROTOCOL_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__ASF_INTEGRITY_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_MASK 0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_SHIFT   7U
#define MHDP__MHDP_APB_REGS__ASF_FATAL_NONFATAL_SELECT__RESERVED_31_7_WIDTH  25U

#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS_READ_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS_WRITE_MASK   0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_CORR_FAULT_STATUS__ASF_SRAM_CORR_FAULT_INST_WIDTH 8U

#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS_READ_MASK  0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_UNCORR_FAULT_STATUS__ASF_SRAM_UNCORR_FAULT_INST_WIDTH 8U

#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_CORR_STATS_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_CORR_STATS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_CORR_STATS_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_UNCORR_STATS_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_UNCORR_STATS_SHIFT 16U
#define MHDP__MHDP_APB_REGS__ASF_SRAM_FAULT_STATUS__ASF_SRAM_FAULT_UNCORR_STATS_WIDTH 16U

#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_SHIFT       0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_CTRL_WIDTH      16U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__RESERVED_30_16_MASK  0x7FFF0000U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__RESERVED_30_16_SHIFT         16U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__RESERVED_30_16_WIDTH         15U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_MASK 0x80000000U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_SHIFT        31U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WIDTH         1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOCLR         0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_CTRL__ASF_TRANS_TO_EN_WOSET         0U

#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_0_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_1_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__ASF_TRANS_TO_FAULT_2_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_3_MASK 0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_3_SHIFT     3U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_MASK__RESERVED_31_3_WIDTH    29U

#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_0_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_1_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__ASF_TRANS_TO_FAULT_2_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_3_MASK 0xFFFFFFF8U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_3_SHIFT   3U
#define MHDP__MHDP_APB_REGS__ASF_TRANS_TO_FAULT_STATUS__RESERVED_31_3_WIDTH  29U

#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_0_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_1_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_2_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__ASF_PROTOCOL_FAULT_3_MASK_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_4_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_4_SHIFT     4U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_MASK__RESERVED_31_4_WIDTH    28U

#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_0_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_1_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_2_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__ASF_PROTOCOL_FAULT_3_STATUS_WOSET 0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__RESERVED_MASK 0xFFFFFFF0U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__RESERVED_SHIFT        4U
#define MHDP__MHDP_APB_REGS__ASF_PROTOCOL_FAULT_STATUS__RESERVED_WIDTH       28U

#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_SPLIT_PANEL_MASK  0x00000001U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_SPLIT_PANEL_SHIFT          0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_SPLIT_PANEL_WIDTH          1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_SPLIT_PANEL_WOCLR          0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_SPLIT_PANEL_WOSET          0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_MODE_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_MODE_SHIFT       1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_MODE_WIDTH       1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_MODE_WOCLR       0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_MODE_WOSET       0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_SEL_OUT_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_SEL_OUT_SHIFT    2U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_SEL_OUT_WIDTH    1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_SEL_OUT_WOCLR    0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_MULTIPLEX_SEL_OUT_WOSET    0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_DE_RASTER_ENABLE_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_DE_RASTER_ENABLE_SHIFT     3U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_DE_RASTER_ENABLE_WIDTH     1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_DE_RASTER_ENABLE_WOCLR     0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__REGS_DE_RASTER_ENABLE_WOSET     0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__INPUT_MODE_MASK        0x00000010U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__INPUT_MODE_SHIFT                4U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__INPUT_MODE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__INPUT_MODE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__INPUT_MODE_WOSET                0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__MULTIPLEX_MODE_EOC_ENABLE_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__MULTIPLEX_MODE_EOC_ENABLE_SHIFT 5U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__MULTIPLEX_MODE_EOC_ENABLE_WIDTH 1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__MULTIPLEX_MODE_EOC_ENABLE_WOCLR 0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__MULTIPLEX_MODE_EOC_ENABLE_WOSET 0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__AUTO_REGS_DB_UPDATE_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__AUTO_REGS_DB_UPDATE_SHIFT       6U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__AUTO_REGS_DB_UPDATE_WIDTH       1U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__AUTO_REGS_DB_UPDATE_WOCLR       0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__AUTO_REGS_DB_UPDATE_WOSET       0U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__RESERVED_0_MASK        0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__RESERVED_0_SHIFT                7U
#define MHDP__MHDP_APB_REGS__COM_MAIN_CONF_P__RESERVED_0_WIDTH               25U

#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INPUT_BPC_MASK        0x00000003U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INPUT_BPC_SHIFT                0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INPUT_BPC_WIDTH                2U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__CONVERT_RGB_MASK      0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__CONVERT_RGB_SHIFT              2U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__CONVERT_RGB_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__CONVERT_RGB_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__CONVERT_RGB_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ENABLE_422_MASK       0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ENABLE_422_SHIFT               3U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ENABLE_422_WIDTH               1U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ENABLE_422_WOCLR               0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ENABLE_422_WOSET               0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__LINEBUF_DEPTH_MASK    0x000000F0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__LINEBUF_DEPTH_SHIFT            4U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__LINEBUF_DEPTH_WIDTH            4U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BITS_PER_PIXEL_MASK   0x0003FF00U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BITS_PER_PIXEL_SHIFT           8U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BITS_PER_PIXEL_WIDTH          10U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BLOCK_PRED_ENABLE_MASK 0x00040000U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BLOCK_PRED_ENABLE_SHIFT       18U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BLOCK_PRED_ENABLE_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BLOCK_PRED_ENABLE_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__BLOCK_PRED_ENABLE_WOSET        0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__VIDEO_MODE_MASK       0x00080000U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__VIDEO_MODE_SHIFT              19U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__VIDEO_MODE_WIDTH               1U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__VIDEO_MODE_WOCLR               0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__VIDEO_MODE_WOSET               0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ICH_RST_EOL_MASK      0x00100000U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ICH_RST_EOL_SHIFT             20U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ICH_RST_EOL_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ICH_RST_EOL_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__ICH_RST_EOL_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__RESERVED_1_MASK       0x00E00000U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__RESERVED_1_SHIFT              21U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__RESERVED_1_WIDTH               3U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INITIAL_LINES_MASK    0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INITIAL_LINES_SHIFT           24U
#define MHDP__MHDP_APB_REGS__ENC0_MAIN_CONF_P__INITIAL_LINES_WIDTH            8U

#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_WIDTH_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_WIDTH_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_WIDTH_WIDTH        16U
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_HEIGHT_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_HEIGHT_SHIFT       16U
#define MHDP__MHDP_APB_REGS__ENC0_PICTURE_SIZE_P__PICTURE_HEIGHT_WIDTH       16U

#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_WIDTH_MASK     0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_WIDTH_SHIFT             0U
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_WIDTH_WIDTH            16U
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_HEIGHT_MASK    0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_HEIGHT_SHIFT           16U
#define MHDP__MHDP_APB_REGS__ENC0_SLICE_SIZE_P__SLICE_HEIGHT_WIDTH           16U

#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__OB_MAX_ADDR_MASK      0x0000FFFCU
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__OB_MAX_ADDR_SHIFT              2U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__OB_MAX_ADDR_WIDTH             14U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__CHUNK_SIZE_MASK       0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__CHUNK_SIZE_SHIFT              16U
#define MHDP__MHDP_APB_REGS__ENC0_MISC_SIZE_P__CHUNK_SIZE_WIDTH              16U

#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_XMIT_DELAY_MASK 0x000003FFU
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_XMIT_DELAY_SHIFT      0U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_XMIT_DELAY_WIDTH     10U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__RESERVED_0_MASK      0x0000FC00U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__RESERVED_0_SHIFT             10U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__RESERVED_0_WIDTH              6U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_DEC_DELAY_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_DEC_DELAY_SHIFT      16U
#define MHDP__MHDP_APB_REGS__ENC0_HRD_DELAYS_P__INITIAL_DEC_DELAY_WIDTH      16U

#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__INITIAL_SCALE_VALUE_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__INITIAL_SCALE_VALUE_SHIFT       0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__INITIAL_SCALE_VALUE_WIDTH       6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__RESERVED_0_MASK        0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__RESERVED_0_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_P__RESERVED_0_WIDTH               26U

#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_MASK 0x0FFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_SHIFT 16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_WIDTH 12U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__RESERVED_0_SHIFT       28U
#define MHDP__MHDP_APB_REGS__ENC0_RC_SCALE_INC_DEC_P__RESERVED_0_WIDTH        4U

#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__RESERVED_0_MASK    0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__RESERVED_0_SHIFT            5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_1_P__RESERVED_0_WIDTH           27U

#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__NFL_BPG_OFFSET_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__NFL_BPG_OFFSET_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__NFL_BPG_OFFSET_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_SHIFT     16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_WIDTH     16U

#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__INITIAL_OFFSET_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__INITIAL_OFFSET_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__INITIAL_OFFSET_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__FINAL_OFFSET_MASK  0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__FINAL_OFFSET_SHIFT         16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_OFFSETS_3_P__FINAL_OFFSET_WIDTH         16U

#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_MASK 0x0003FC00U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_SHIFT 10U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_WIDTH 8U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__RESERVED_0_MASK 0xFFFC0000U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__RESERVED_0_SHIFT     18U
#define MHDP__MHDP_APB_REGS__ENC0_FLATNESS_DETECTION_P__RESERVED_0_WIDTH     14U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RC_MODEL_SIZE_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RC_MODEL_SIZE_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RC_MODEL_SIZE_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RESERVED_0_MASK   0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RESERVED_0_SHIFT          16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MODEL_SIZE_P__RESERVED_0_WIDTH          16U

#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_EDGE_FACTOR_MASK   0x0000000FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_EDGE_FACTOR_SHIFT           0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_EDGE_FACTOR_WIDTH           4U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_0_MASK       0x000000F0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_0_WIDTH               4U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_MASK 0x00001F00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_SHIFT     8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_WIDTH     5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_MASK 0x0003E000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_SHIFT    13U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_WIDTH     5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_1_MASK       0x000C0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_1_SHIFT              18U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_1_WIDTH               2U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_HI_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_HI_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_HI_WIDTH         4U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_LO_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_LO_SHIFT        24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RC_TGT_OFFSET_LO_WIDTH         4U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_2_MASK       0xF0000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_2_SHIFT              28U
#define MHDP__MHDP_APB_REGS__ENC0_RC_CONFIG_P__RESERVED_2_WIDTH               4U

#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_SHIFT   16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_SHIFT   24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_WIDTH    8U

#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_SHIFT   16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_SHIFT   24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_WIDTH    8U

#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_SHIFT  16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_SHIFT  24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_WIDTH   8U

#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_SHIFT   8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RESERVED_0_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC0_RC_BUF_THRESH_3_P__RESERVED_0_WIDTH        16U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_0_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_0_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_0_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_1_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_1_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_1_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_2_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_2_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_2_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_3_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_3_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_3_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_4_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_4_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RANGE_MIN_QP_4_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_0_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_5_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_5_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_5_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_6_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_6_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_6_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_7_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_7_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_7_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_8_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_8_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_8_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_9_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_9_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RANGE_MIN_QP_9_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_1_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_10_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_10_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_10_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_11_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_11_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_11_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_12_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_12_SHIFT       10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_12_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_13_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_13_SHIFT       15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_13_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_14_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_14_SHIFT       20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RANGE_MIN_QP_14_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MIN_QP_2_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_0_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_0_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_0_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_1_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_1_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_1_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_2_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_2_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_2_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_3_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_3_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_3_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_4_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_4_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RANGE_MAX_QP_4_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_0_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_5_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_5_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_5_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_6_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_6_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_6_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_7_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_7_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_7_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_8_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_8_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_8_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_9_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_9_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RANGE_MAX_QP_9_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_1_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_10_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_10_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_10_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_11_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_11_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_11_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_12_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_12_SHIFT       10U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_12_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_13_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_13_SHIFT       15U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_13_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_14_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_14_SHIFT       20U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RANGE_MAX_QP_14_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC0_RC_MAX_QP_2_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC0_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__RESERVED_0_SHIFT     16U
#define MHDP__MHDP_APB_REGS__ENC0_DPI_CTRL_OUT_DELAY_P__RESERVED_0_WIDTH     16U

#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__CE_MASK          0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__CE_SHIFT                  0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__CE_WIDTH                  1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__CE_WOCLR                  0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__CE_WOSET                  0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_STARTED_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_STARTED_SHIFT       1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_STARTED_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_STARTED_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_STARTED_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_DONE_MASK  0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_DONE_SHIFT          2U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_DONE_WIDTH          1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_DONE_WOCLR          0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__FRAME_DONE_WOSET          0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__RESERVED_0_MASK  0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__RESERVED_0_SHIFT          7U
#define MHDP__MHDP_APB_REGS__ENC0_GENERAL_STATUS_P__RESERVED_0_WIDTH         25U

#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_SHIFT 16U
#define MHDP__MHDP_APB_REGS__ENC0_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_WIDTH 16U

#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_WIDTH   16U
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_COUNT_OUT_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_COUNT_OUT_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC0_OUT_STATUS_P__SLICE_COUNT_OUT_WIDTH        16U

#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC0_INT_STAT_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT    1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__CE_MASK                 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__CE_SHIFT                         4U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__CE_WIDTH                         1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__CE_WOCLR                         0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__CE_WOSET                         0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_STARTED_MASK      0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_STARTED_SHIFT              5U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_STARTED_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_STARTED_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_STARTED_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_DONE_MASK         0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_DONE_SHIFT                 6U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_DONE_WIDTH                 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_DONE_WOCLR                 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__FRAME_DONE_WOSET                 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT   7U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT   8U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT    9U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT   10U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RESERVED_0_MASK         0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RESERVED_0_SHIFT                11U
#define MHDP__MHDP_APB_REGS__ENC0_INT_CLR_P__RESERVED_0_WIDTH                21U

#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC0_INT_MASK_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC0_INT_TEST_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INPUT_BPC_MASK        0x00000003U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INPUT_BPC_SHIFT                0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INPUT_BPC_WIDTH                2U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__CONVERT_RGB_MASK      0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__CONVERT_RGB_SHIFT              2U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__CONVERT_RGB_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__CONVERT_RGB_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__CONVERT_RGB_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ENABLE_422_MASK       0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ENABLE_422_SHIFT               3U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ENABLE_422_WIDTH               1U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ENABLE_422_WOCLR               0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ENABLE_422_WOSET               0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__LINEBUF_DEPTH_MASK    0x000000F0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__LINEBUF_DEPTH_SHIFT            4U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__LINEBUF_DEPTH_WIDTH            4U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BITS_PER_PIXEL_MASK   0x0003FF00U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BITS_PER_PIXEL_SHIFT           8U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BITS_PER_PIXEL_WIDTH          10U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BLOCK_PRED_ENABLE_MASK 0x00040000U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BLOCK_PRED_ENABLE_SHIFT       18U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BLOCK_PRED_ENABLE_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BLOCK_PRED_ENABLE_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__BLOCK_PRED_ENABLE_WOSET        0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__VIDEO_MODE_MASK       0x00080000U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__VIDEO_MODE_SHIFT              19U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__VIDEO_MODE_WIDTH               1U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__VIDEO_MODE_WOCLR               0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__VIDEO_MODE_WOSET               0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ICH_RST_EOL_MASK      0x00100000U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ICH_RST_EOL_SHIFT             20U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ICH_RST_EOL_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ICH_RST_EOL_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__ICH_RST_EOL_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__RESERVED_1_MASK       0x00E00000U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__RESERVED_1_SHIFT              21U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__RESERVED_1_WIDTH               3U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INITIAL_LINES_MASK    0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INITIAL_LINES_SHIFT           24U
#define MHDP__MHDP_APB_REGS__ENC1_MAIN_CONF_P__INITIAL_LINES_WIDTH            8U

#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_WIDTH_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_WIDTH_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_WIDTH_WIDTH        16U
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_HEIGHT_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_HEIGHT_SHIFT       16U
#define MHDP__MHDP_APB_REGS__ENC1_PICTURE_SIZE_P__PICTURE_HEIGHT_WIDTH       16U

#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_WIDTH_MASK     0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_WIDTH_SHIFT             0U
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_WIDTH_WIDTH            16U
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_HEIGHT_MASK    0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_HEIGHT_SHIFT           16U
#define MHDP__MHDP_APB_REGS__ENC1_SLICE_SIZE_P__SLICE_HEIGHT_WIDTH           16U

#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_MASK 0x00000003U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__SLICE_LAST_GROUP_SIZE_WIDTH    2U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__OB_MAX_ADDR_MASK      0x0000FFFCU
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__OB_MAX_ADDR_SHIFT              2U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__OB_MAX_ADDR_WIDTH             14U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__CHUNK_SIZE_MASK       0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__CHUNK_SIZE_SHIFT              16U
#define MHDP__MHDP_APB_REGS__ENC1_MISC_SIZE_P__CHUNK_SIZE_WIDTH              16U

#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_XMIT_DELAY_MASK 0x000003FFU
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_XMIT_DELAY_SHIFT      0U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_XMIT_DELAY_WIDTH     10U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__RESERVED_0_MASK      0x0000FC00U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__RESERVED_0_SHIFT             10U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__RESERVED_0_WIDTH              6U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_DEC_DELAY_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_DEC_DELAY_SHIFT      16U
#define MHDP__MHDP_APB_REGS__ENC1_HRD_DELAYS_P__INITIAL_DEC_DELAY_WIDTH      16U

#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__INITIAL_SCALE_VALUE_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__INITIAL_SCALE_VALUE_SHIFT       0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__INITIAL_SCALE_VALUE_WIDTH       6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__RESERVED_0_MASK        0xFFFFFFC0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__RESERVED_0_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_P__RESERVED_0_WIDTH               26U

#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_INCREMENT_INTERVAL_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_MASK 0x0FFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_SHIFT 16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__SCALE_DECREMENT_INTERVAL_WIDTH 12U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__RESERVED_0_MASK 0xF0000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__RESERVED_0_SHIFT       28U
#define MHDP__MHDP_APB_REGS__ENC1_RC_SCALE_INC_DEC_P__RESERVED_0_WIDTH        4U

#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__FIRST_LINE_BPG_OFFSET_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__RESERVED_0_MASK    0xFFFFFFE0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__RESERVED_0_SHIFT            5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_1_P__RESERVED_0_WIDTH           27U

#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__NFL_BPG_OFFSET_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__NFL_BPG_OFFSET_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__NFL_BPG_OFFSET_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_SHIFT     16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_2_P__SLICE_BPG_OFFSET_WIDTH     16U

#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P_READ_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P_WRITE_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__INITIAL_OFFSET_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__INITIAL_OFFSET_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__INITIAL_OFFSET_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__FINAL_OFFSET_MASK  0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__FINAL_OFFSET_SHIFT         16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_OFFSETS_3_P__FINAL_OFFSET_WIDTH         16U

#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MIN_QP_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_MAX_QP_WIDTH 5U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_MASK 0x0003FC00U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_SHIFT 10U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__FLATNESS_DET_THRESH_WIDTH 8U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__RESERVED_0_MASK 0xFFFC0000U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__RESERVED_0_SHIFT     18U
#define MHDP__MHDP_APB_REGS__ENC1_FLATNESS_DETECTION_P__RESERVED_0_WIDTH     14U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RC_MODEL_SIZE_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RC_MODEL_SIZE_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RC_MODEL_SIZE_WIDTH       16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RESERVED_0_MASK   0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RESERVED_0_SHIFT          16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MODEL_SIZE_P__RESERVED_0_WIDTH          16U

#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P_READ_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P_WRITE_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_EDGE_FACTOR_MASK   0x0000000FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_EDGE_FACTOR_SHIFT           0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_EDGE_FACTOR_WIDTH           4U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_0_MASK       0x000000F0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_0_SHIFT               4U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_0_WIDTH               4U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_MASK 0x00001F00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_SHIFT     8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT0_WIDTH     5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_MASK 0x0003E000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_SHIFT    13U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_QUANT_INCR_LIMIT1_WIDTH     5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_1_MASK       0x000C0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_1_SHIFT              18U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_1_WIDTH               2U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_HI_MASK 0x00F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_HI_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_HI_WIDTH         4U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_LO_MASK 0x0F000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_LO_SHIFT        24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RC_TGT_OFFSET_LO_WIDTH         4U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_2_MASK       0xF0000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_2_SHIFT              28U
#define MHDP__MHDP_APB_REGS__ENC1_RC_CONFIG_P__RESERVED_2_WIDTH               4U

#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_0_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_1_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_SHIFT   16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_2_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_SHIFT   24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_0_P__RC_BUF_THRESH_3_WIDTH    8U

#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_4_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_5_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_SHIFT   16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_6_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_SHIFT   24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_1_P__RC_BUF_THRESH_7_WIDTH    8U

#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_8_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_SHIFT    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_9_WIDTH    8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_MASK 0x00FF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_SHIFT  16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_10_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_MASK 0xFF000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_SHIFT  24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_2_P__RC_BUF_THRESH_11_WIDTH   8U

#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_MASK 0x000000FFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_12_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_MASK 0x0000FF00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_SHIFT   8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RC_BUF_THRESH_13_WIDTH   8U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RESERVED_0_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC1_RC_BUF_THRESH_3_P__RESERVED_0_WIDTH        16U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_0_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_0_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_0_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_1_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_1_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_1_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_2_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_2_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_2_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_3_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_3_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_3_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_4_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_4_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RANGE_MIN_QP_4_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_0_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_5_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_5_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_5_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_6_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_6_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_6_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_7_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_7_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_7_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_8_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_8_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_8_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_9_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_9_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RANGE_MIN_QP_9_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_1_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_10_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_10_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_10_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_11_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_11_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_11_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_12_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_12_SHIFT       10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_12_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_13_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_13_SHIFT       15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_13_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_14_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_14_SHIFT       20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RANGE_MIN_QP_14_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MIN_QP_2_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_0_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_0_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_0_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_1_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_1_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_1_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_2_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_2_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_2_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_3_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_3_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_3_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_4_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_4_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RANGE_MAX_QP_4_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_0_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_5_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_5_SHIFT         0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_5_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_6_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_6_SHIFT         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_6_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_7_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_7_SHIFT        10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_7_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_8_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_8_SHIFT        15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_8_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_9_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_9_SHIFT        20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RANGE_MAX_QP_9_WIDTH         5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_1_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_10_MASK 0x0000001FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_10_SHIFT        0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_10_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_11_MASK 0x000003E0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_11_SHIFT        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_11_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_12_MASK 0x00007C00U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_12_SHIFT       10U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_12_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_13_MASK 0x000F8000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_13_SHIFT       15U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_13_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_14_MASK 0x01F00000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_14_SHIFT       20U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RANGE_MAX_QP_14_WIDTH        5U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RESERVED_0_MASK     0xFE000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RESERVED_0_SHIFT            25U
#define MHDP__MHDP_APB_REGS__ENC1_RC_MAX_QP_2_P__RESERVED_0_WIDTH             7U

#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_0_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_1_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_2_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_3_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RANGE_BPG_OFFSET_4_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_0_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_5_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_6_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_7_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_8_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RANGE_BPG_OFFSET_9_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_1_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P_READ_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P_WRITE_MASK 0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_MASK 0x0000003FU
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_10_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_MASK 0x00000FC0U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_11_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_MASK 0x0003F000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_SHIFT 12U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_12_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_MASK 0x00FC0000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_SHIFT 18U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_13_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_MASK 0x3F000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RANGE_BPG_OFFSET_14_WIDTH 6U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_MASK 0xC0000000U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_SHIFT 30U
#define MHDP__MHDP_APB_REGS__ENC1_RC_RANGE_BPG_OFFSETS_2_P__RESERVED_0_WIDTH  2U

#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P_READ_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P_WRITE_MASK    0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__DPI_CTRL_OUT_DELAY_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__RESERVED_0_SHIFT     16U
#define MHDP__MHDP_APB_REGS__ENC1_DPI_CTRL_OUT_DELAY_P__RESERVED_0_WIDTH     16U

#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P_READ_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P_WRITE_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__CE_MASK          0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__CE_SHIFT                  0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__CE_WIDTH                  1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__CE_WOCLR                  0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__CE_WOSET                  0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_STARTED_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_STARTED_SHIFT       1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_STARTED_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_STARTED_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_STARTED_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_DONE_MASK  0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_DONE_SHIFT          2U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_DONE_WIDTH          1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_DONE_WOCLR          0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__FRAME_DONE_WOSET          0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__OUT_BUFF_FULL_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__RESERVED_0_MASK  0xFFFFFF80U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__RESERVED_0_SHIFT          7U
#define MHDP__MHDP_APB_REGS__ENC1_GENERAL_STATUS_P__RESERVED_0_WIDTH         25U

#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_LINE_COUNT_ENCODED_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_SHIFT 16U
#define MHDP__MHDP_APB_REGS__ENC1_HSLICE_STATUS_P__SLICE_COUNT_ENCODED_WIDTH 16U

#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_LINE_COUNT_OUT_WIDTH   16U
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_COUNT_OUT_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_COUNT_OUT_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC1_OUT_STATUS_P__SLICE_COUNT_OUT_WIDTH        16U

#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC1_INT_STAT_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P_READ_MASK                0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P_WRITE_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_0_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT    1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__ENC_UNDERFLOW_CONTEXT_1_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__CE_MASK                 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__CE_SHIFT                         4U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__CE_WIDTH                         1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__CE_WOCLR                         0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__CE_WOSET                         0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_STARTED_MASK      0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_STARTED_SHIFT              5U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_STARTED_WIDTH              1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_STARTED_WOCLR              0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_STARTED_WOSET              0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_DONE_MASK         0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_DONE_SHIFT                 6U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_DONE_WIDTH                 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_DONE_WOCLR                 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__FRAME_DONE_WOSET                 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT   7U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT   8U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT    9U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_0_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT   10U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH    1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__OUT_BUFF_FULL_CONTEXT_1_WOSET    0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RESERVED_0_MASK         0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RESERVED_0_SHIFT                11U
#define MHDP__MHDP_APB_REGS__ENC1_INT_CLR_P__RESERVED_0_WIDTH                21U

#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC1_INT_MASK_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P_READ_MASK               0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P_WRITE_MASK              0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_SHIFT   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_SHIFT   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__ENC_UNDERFLOW_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_SHIFT 2U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_0_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_SHIFT 3U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RC_MODEL_BUFFER_FULLNESS_OVERFLOW_CONTEXT_1_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__CE_MASK                0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__CE_SHIFT                        4U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__CE_WIDTH                        1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__CE_WOCLR                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__CE_WOSET                        0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_STARTED_MASK     0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_STARTED_SHIFT             5U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_STARTED_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_STARTED_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_STARTED_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_DONE_MASK        0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_DONE_SHIFT                6U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_DONE_WIDTH                1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_DONE_WOCLR                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__FRAME_DONE_WOSET                0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_SHIFT  7U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_0_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_SHIFT  8U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_EMPTY_CONTEXT_1_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_MASK 0x00000200U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_SHIFT   9U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_0_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_MASK 0x00000400U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_SHIFT  10U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WIDTH   1U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WOCLR   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__OUT_BUFF_FULL_CONTEXT_1_WOSET   0U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RESERVED_0_MASK        0xFFFFF800U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RESERVED_0_SHIFT               11U
#define MHDP__MHDP_APB_REGS__ENC1_INT_TEST_P__RESERVED_0_WIDTH               21U

#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_CORR_ERR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_UNCORR_ERR_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_OUT_CHK_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_OUT_CHK_ERR_SHIFT       2U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_SELF_CHK_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_SELF_CHK_ERR_SHIFT      3U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC0_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_CORR_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_CORR_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_UNCORR_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_UNCORR_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_OUT_CHK_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_OUT_CHK_ERR_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_SELF_CHK_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_SELF_CHK_ERR_SHIFT      7U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ENC1_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ASF_CSR_ERR_MASK    0x00000100U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ASF_CSR_ERR_SHIFT            8U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ASF_CSR_ERR_WIDTH            1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ASF_CSR_ERR_WOCLR            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__ASF_CSR_ERR_WOSET            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__RESERVED_0_MASK     0xFFFFFE00U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__RESERVED_0_SHIFT             9U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_STAT_P__RESERVED_0_WIDTH            23U

#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_CORR_ERR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_UNCORR_ERR_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_OUT_CHK_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_OUT_CHK_ERR_SHIFT       2U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_SELF_CHK_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_SELF_CHK_ERR_SHIFT      3U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC0_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_CORR_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_CORR_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_UNCORR_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_UNCORR_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_OUT_CHK_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_OUT_CHK_ERR_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_SELF_CHK_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_SELF_CHK_ERR_SHIFT      7U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ENC1_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ASF_CSR_ERR_MASK    0x00000100U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ASF_CSR_ERR_SHIFT            8U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ASF_CSR_ERR_WIDTH            1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ASF_CSR_ERR_WOCLR            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__ASF_CSR_ERR_WOSET            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__RESERVED_0_MASK     0xFFFFFE00U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__RESERVED_0_SHIFT             9U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_MASK_P__RESERVED_0_WIDTH            23U

#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P_READ_MASK             0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P_WRITE_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_CORR_ERR_SHIFT  0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_CORR_ERR_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_CORR_ERR_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_CORR_ERR_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_UNCORR_ERR_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_OUT_CHK_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_OUT_CHK_ERR_SHIFT        2U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_OUT_CHK_ERR_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_OUT_CHK_ERR_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_OUT_CHK_ERR_WOSET        0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_SELF_CHK_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_SELF_CHK_ERR_SHIFT       3U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_SELF_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_SELF_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC0_SELF_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_CORR_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_CORR_ERR_SHIFT  4U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_CORR_ERR_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_CORR_ERR_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_CORR_ERR_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_UNCORR_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_UNCORR_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_OUT_CHK_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_OUT_CHK_ERR_SHIFT        6U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_OUT_CHK_ERR_WIDTH        1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_OUT_CHK_ERR_WOCLR        0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_OUT_CHK_ERR_WOSET        0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_SELF_CHK_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_SELF_CHK_ERR_SHIFT       7U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_SELF_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_SELF_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ENC1_SELF_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ASF_CSR_ERR_MASK     0x00000100U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ASF_CSR_ERR_SHIFT             8U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ASF_CSR_ERR_WIDTH             1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ASF_CSR_ERR_WOCLR             0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__ASF_CSR_ERR_WOSET             0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__RESERVED_0_MASK      0xFFFFFE00U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__RESERVED_0_SHIFT              9U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_CLR_P__RESERVED_0_WIDTH             23U

#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P_READ_MASK            0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P_WRITE_MASK           0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_CORR_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_CORR_ERR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_UNCORR_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_UNCORR_ERR_SHIFT 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_OUT_CHK_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_OUT_CHK_ERR_SHIFT       2U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_SELF_CHK_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_SELF_CHK_ERR_SHIFT      3U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC0_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_CORR_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_CORR_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_CORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_CORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_CORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_UNCORR_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_UNCORR_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_UNCORR_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_UNCORR_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_ASF_SRAM_UNCORR_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_OUT_CHK_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_OUT_CHK_ERR_SHIFT       6U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_OUT_CHK_ERR_WIDTH       1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_OUT_CHK_ERR_WOCLR       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_OUT_CHK_ERR_WOSET       0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_SELF_CHK_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_SELF_CHK_ERR_SHIFT      7U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_SELF_CHK_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_SELF_CHK_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ENC1_SELF_CHK_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ASF_CSR_ERR_MASK    0x00000100U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ASF_CSR_ERR_SHIFT            8U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ASF_CSR_ERR_WIDTH            1U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ASF_CSR_ERR_WOCLR            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__ASF_CSR_ERR_WOSET            0U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__RESERVED_0_MASK     0xFFFFFE00U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__RESERVED_0_SHIFT             9U
#define MHDP__MHDP_APB_REGS__ENC_ASF_INT_TEST_P__RESERVED_0_WIDTH            23U

#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__RESERVED_0_MASK   0xFC000000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__RESERVED_0_SHIFT          26U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_CORR_P__RESERVED_0_WIDTH           6U

#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__RESERVED_0_SHIFT        26U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SRAM_UNCORR_P__RESERVED_0_WIDTH         6U

#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P_READ_MASK          0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P_WRITE_MASK         0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__ASF_SRAM_CORR_FAULT_INST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__RESERVED_0_MASK   0xFC000000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__RESERVED_0_SHIFT          26U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_CORR_P__RESERVED_0_WIDTH           6U

#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P_READ_MASK        0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P_WRITE_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_MASK 0x00FFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_ADDR_WIDTH 24U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_MASK 0x03000000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_SHIFT 24U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__ASF_SRAM_UNCORR_FAULT_INST_WIDTH 2U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__RESERVED_0_MASK 0xFC000000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__RESERVED_0_SHIFT        26U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SRAM_UNCORR_P__RESERVED_0_WIDTH         6U

#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__ENC0_ASF_CSR_CHK_TEST_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__ENC0_ASF_CSR_CHK_TEST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__ENC0_ASF_CSR_CHK_TEST_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__RESERVED_0_SHIFT       16U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_CSR_CHK_TEST_P__RESERVED_0_WIDTH       16U

#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__ENC1_ASF_CSR_CHK_TEST_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__ENC1_ASF_CSR_CHK_TEST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__ENC1_ASF_CSR_CHK_TEST_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__RESERVED_0_SHIFT       16U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_CSR_CHK_TEST_P__RESERVED_0_WIDTH       16U

#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P_READ_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P_WRITE_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__ENC0_ASF_SELF_CHK_TEST_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__ENC0_ASF_SELF_CHK_TEST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__ENC0_ASF_SELF_CHK_TEST_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__RESERVED_0_SHIFT      16U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_SELF_CHK_TEST_P__RESERVED_0_WIDTH      16U

#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P_READ_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P_WRITE_MASK     0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__ENC1_ASF_SELF_CHK_TEST_MASK 0x0000FFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__ENC1_ASF_SELF_CHK_TEST_SHIFT 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__ENC1_ASF_SELF_CHK_TEST_WIDTH 16U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__RESERVED_0_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__RESERVED_0_SHIFT      16U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_SELF_CHK_TEST_P__RESERVED_0_WIDTH      16U

#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_SHIFT      0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_SHIFT      1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_SHIFT     2U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WOSET     0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_SHIFT  3U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_SHIFT 7U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_SHIFT 8U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED0_MASK 0x0000FE00U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED0_SHIFT         9U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED0_WIDTH         7U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED1_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED1_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC0_ASF_OUT_CHK_TEST_P__RESERVED1_WIDTH        16U

#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P_READ_MASK       0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P_WRITE_MASK      0xFFFFFFFFU
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_MASK 0x00000001U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_SHIFT      0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__BYTE_CNT_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_MASK 0x00000002U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_SHIFT      1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WIDTH      1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WOCLR      0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__LINE_CNT_ERR_WOSET      0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_MASK 0x00000004U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_SHIFT     2U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WIDTH     1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WOCLR     0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__NVB_VALUE_ERR_WOSET     0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_MASK 0x00000008U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_SHIFT  3U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WIDTH  1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WOCLR  0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_STUCK0_ERR_WOSET  0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_MASK 0x00000010U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_SHIFT 4U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__DATA_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_MASK 0x00000020U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_SHIFT 5U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__VALID_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_MASK 0x00000040U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_SHIFT 6U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_CHUNK_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_MASK 0x00000080U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_SHIFT 7U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_LINE_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_MASK 0x00000100U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_SHIFT 8U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WIDTH 1U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WOCLR 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__END_FRAME_OUT_STUCK1_ERR_WOSET 0U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED0_MASK 0x0000FE00U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED0_SHIFT         9U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED0_WIDTH         7U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED1_MASK 0xFFFF0000U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED1_SHIFT        16U
#define MHDP__MHDP_APB_REGS__ENC1_ASF_OUT_CHK_TEST_P__RESERVED1_WIDTH        16U

#endif /* REG_MHDP_APB_REGS_MACROS_H_ */

/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c99-2 "C99 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-5_4_b_c90-2 "C90 - similar names, DRV-4756" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c99-2 "C99 - limits, DRV-4754" */
/* parasoft-end-suppress MISRA2012-RULE-1_1_b_c90-2 "C90 - limits, DRV-4754" */

