#[doc = "Register `sec_enable_clr_reg0` reader"]
pub type R = crate::R<SecEnableClrReg0Spec>;
#[doc = "Register `sec_enable_clr_reg0` writer"]
pub type W = crate::W<SecEnableClrReg0Spec>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_31` reader - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableClear31R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_31` writer - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
pub type InterruptEnableClear31W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_30` reader - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableClear30R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_30` writer - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
pub type InterruptEnableClear30W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_29` reader - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableClear29R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_29` writer - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
pub type InterruptEnableClear29W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_28` reader - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableClear28R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_28` writer - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
pub type InterruptEnableClear28W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_27` reader - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableClear27R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_27` writer - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
pub type InterruptEnableClear27W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_26` reader - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableClear26R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_26` writer - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
pub type InterruptEnableClear26W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_25` reader - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableClear25R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_25` writer - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
pub type InterruptEnableClear25W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_24` reader - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableClear24R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_24` writer - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
pub type InterruptEnableClear24W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_23` reader - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableClear23R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_23` writer - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
pub type InterruptEnableClear23W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_22` reader - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableClear22R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_22` writer - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
pub type InterruptEnableClear22W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_21` reader - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableClear21R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_21` writer - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
pub type InterruptEnableClear21W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_20` reader - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableClear20R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_20` writer - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
pub type InterruptEnableClear20W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_19` reader - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableClear19R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_19` writer - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
pub type InterruptEnableClear19W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_18` reader - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableClear18R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_18` writer - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
pub type InterruptEnableClear18W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_17` reader - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableClear17R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_17` writer - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
pub type InterruptEnableClear17W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_16` reader - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableClear16R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_16` writer - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
pub type InterruptEnableClear16W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_15` reader - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableClear15R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_15` writer - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
pub type InterruptEnableClear15W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_14` reader - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableClear14R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_14` writer - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
pub type InterruptEnableClear14W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_13` reader - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableClear13R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_13` writer - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
pub type InterruptEnableClear13W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_12` reader - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableClear12R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_12` writer - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
pub type InterruptEnableClear12W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_11` reader - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableClear11R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_11` writer - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
pub type InterruptEnableClear11W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_10` reader - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
pub type InterruptEnableClear10R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_10` writer - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
pub type InterruptEnableClear10W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_9` reader - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
pub type InterruptEnableClear9R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_9` writer - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
pub type InterruptEnableClear9W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_8` reader - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
pub type InterruptEnableClear8R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_8` writer - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
pub type InterruptEnableClear8W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_7` reader - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
pub type InterruptEnableClear7R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_7` writer - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
pub type InterruptEnableClear7W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_6` reader - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
pub type InterruptEnableClear6R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_6` writer - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
pub type InterruptEnableClear6W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_5` reader - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
pub type InterruptEnableClear5R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_5` writer - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
pub type InterruptEnableClear5W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_4` reader - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableClear4R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_4` writer - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
pub type InterruptEnableClear4W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_3` reader - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
pub type InterruptEnableClear3R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_3` writer - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
pub type InterruptEnableClear3W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_2` reader - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
pub type InterruptEnableClear2R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_2` writer - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
pub type InterruptEnableClear2W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_1` reader - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
pub type InterruptEnableClear1R = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR_1` writer - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
pub type InterruptEnableClear1W<'a, REG> = crate::BitWriter<'a, REG>;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` reader - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
pub type InterruptEnableClearR = crate::BitReader;
#[doc = "Field `INTERRUPT_ENABLE_CLEAR` writer - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
pub type InterruptEnableClearW<'a, REG> = crate::BitWriter<'a, REG>;
impl R {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_31(&self) -> InterruptEnableClear31R {
        InterruptEnableClear31R::new((self.bits & 1) != 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_30(&self) -> InterruptEnableClear30R {
        InterruptEnableClear30R::new(((self.bits >> 1) & 1) != 0)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_29(&self) -> InterruptEnableClear29R {
        InterruptEnableClear29R::new(((self.bits >> 2) & 1) != 0)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_28(&self) -> InterruptEnableClear28R {
        InterruptEnableClear28R::new(((self.bits >> 3) & 1) != 0)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_27(&self) -> InterruptEnableClear27R {
        InterruptEnableClear27R::new(((self.bits >> 4) & 1) != 0)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_26(&self) -> InterruptEnableClear26R {
        InterruptEnableClear26R::new(((self.bits >> 5) & 1) != 0)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_25(&self) -> InterruptEnableClear25R {
        InterruptEnableClear25R::new(((self.bits >> 6) & 1) != 0)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_24(&self) -> InterruptEnableClear24R {
        InterruptEnableClear24R::new(((self.bits >> 7) & 1) != 0)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_23(&self) -> InterruptEnableClear23R {
        InterruptEnableClear23R::new(((self.bits >> 8) & 1) != 0)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_22(&self) -> InterruptEnableClear22R {
        InterruptEnableClear22R::new(((self.bits >> 9) & 1) != 0)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_21(&self) -> InterruptEnableClear21R {
        InterruptEnableClear21R::new(((self.bits >> 10) & 1) != 0)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_20(&self) -> InterruptEnableClear20R {
        InterruptEnableClear20R::new(((self.bits >> 11) & 1) != 0)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_19(&self) -> InterruptEnableClear19R {
        InterruptEnableClear19R::new(((self.bits >> 12) & 1) != 0)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_18(&self) -> InterruptEnableClear18R {
        InterruptEnableClear18R::new(((self.bits >> 13) & 1) != 0)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_17(&self) -> InterruptEnableClear17R {
        InterruptEnableClear17R::new(((self.bits >> 14) & 1) != 0)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_16(&self) -> InterruptEnableClear16R {
        InterruptEnableClear16R::new(((self.bits >> 15) & 1) != 0)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_15(&self) -> InterruptEnableClear15R {
        InterruptEnableClear15R::new(((self.bits >> 16) & 1) != 0)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_14(&self) -> InterruptEnableClear14R {
        InterruptEnableClear14R::new(((self.bits >> 17) & 1) != 0)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_13(&self) -> InterruptEnableClear13R {
        InterruptEnableClear13R::new(((self.bits >> 18) & 1) != 0)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_12(&self) -> InterruptEnableClear12R {
        InterruptEnableClear12R::new(((self.bits >> 19) & 1) != 0)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_11(&self) -> InterruptEnableClear11R {
        InterruptEnableClear11R::new(((self.bits >> 20) & 1) != 0)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_10(&self) -> InterruptEnableClear10R {
        InterruptEnableClear10R::new(((self.bits >> 21) & 1) != 0)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_9(&self) -> InterruptEnableClear9R {
        InterruptEnableClear9R::new(((self.bits >> 22) & 1) != 0)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_8(&self) -> InterruptEnableClear8R {
        InterruptEnableClear8R::new(((self.bits >> 23) & 1) != 0)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_7(&self) -> InterruptEnableClear7R {
        InterruptEnableClear7R::new(((self.bits >> 24) & 1) != 0)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_6(&self) -> InterruptEnableClear6R {
        InterruptEnableClear6R::new(((self.bits >> 25) & 1) != 0)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_5(&self) -> InterruptEnableClear5R {
        InterruptEnableClear5R::new(((self.bits >> 26) & 1) != 0)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_4(&self) -> InterruptEnableClear4R {
        InterruptEnableClear4R::new(((self.bits >> 27) & 1) != 0)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_3(&self) -> InterruptEnableClear3R {
        InterruptEnableClear3R::new(((self.bits >> 28) & 1) != 0)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_2(&self) -> InterruptEnableClear2R {
        InterruptEnableClear2R::new(((self.bits >> 29) & 1) != 0)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear_1(&self) -> InterruptEnableClear1R {
        InterruptEnableClear1R::new(((self.bits >> 30) & 1) != 0)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    pub fn interrupt_enable_clear(&self) -> InterruptEnableClearR {
        InterruptEnableClearR::new(((self.bits >> 31) & 1) != 0)
    }
}
impl W {
    #[doc = "Bit 0 - 0:0\\]
Interrupt Enable Clear Register for cpu0_itag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_31(&mut self) -> InterruptEnableClear31W<SecEnableClrReg0Spec> {
        InterruptEnableClear31W::new(self, 0)
    }
    #[doc = "Bit 1 - 1:1\\]
Interrupt Enable Clear Register for cpu0_itag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_30(&mut self) -> InterruptEnableClear30W<SecEnableClrReg0Spec> {
        InterruptEnableClear30W::new(self, 1)
    }
    #[doc = "Bit 2 - 2:2\\]
Interrupt Enable Clear Register for cpu0_itag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_29(&mut self) -> InterruptEnableClear29W<SecEnableClrReg0Spec> {
        InterruptEnableClear29W::new(self, 2)
    }
    #[doc = "Bit 3 - 3:3\\]
Interrupt Enable Clear Register for cpu0_itag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_28(&mut self) -> InterruptEnableClear28W<SecEnableClrReg0Spec> {
        InterruptEnableClear28W::new(self, 3)
    }
    #[doc = "Bit 4 - 4:4\\]
Interrupt Enable Clear Register for cpu0_idata_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_27(&mut self) -> InterruptEnableClear27W<SecEnableClrReg0Spec> {
        InterruptEnableClear27W::new(self, 4)
    }
    #[doc = "Bit 5 - 5:5\\]
Interrupt Enable Clear Register for cpu0_idata_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_26(&mut self) -> InterruptEnableClear26W<SecEnableClrReg0Spec> {
        InterruptEnableClear26W::new(self, 5)
    }
    #[doc = "Bit 6 - 6:6\\]
Interrupt Enable Clear Register for cpu0_idata_bank2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_25(&mut self) -> InterruptEnableClear25W<SecEnableClrReg0Spec> {
        InterruptEnableClear25W::new(self, 6)
    }
    #[doc = "Bit 7 - 7:7\\]
Interrupt Enable Clear Register for cpu0_idata_bank3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_24(&mut self) -> InterruptEnableClear24W<SecEnableClrReg0Spec> {
        InterruptEnableClear24W::new(self, 7)
    }
    #[doc = "Bit 8 - 8:8\\]
Interrupt Enable Clear Register for cpu0_dtag_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_23(&mut self) -> InterruptEnableClear23W<SecEnableClrReg0Spec> {
        InterruptEnableClear23W::new(self, 8)
    }
    #[doc = "Bit 9 - 9:9\\]
Interrupt Enable Clear Register for cpu0_dtag_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_22(&mut self) -> InterruptEnableClear22W<SecEnableClrReg0Spec> {
        InterruptEnableClear22W::new(self, 9)
    }
    #[doc = "Bit 10 - 10:10\\]
Interrupt Enable Clear Register for cpu0_dtag_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_21(&mut self) -> InterruptEnableClear21W<SecEnableClrReg0Spec> {
        InterruptEnableClear21W::new(self, 10)
    }
    #[doc = "Bit 11 - 11:11\\]
Interrupt Enable Clear Register for cpu0_dtag_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_20(&mut self) -> InterruptEnableClear20W<SecEnableClrReg0Spec> {
        InterruptEnableClear20W::new(self, 11)
    }
    #[doc = "Bit 12 - 12:12\\]
Interrupt Enable Clear Register for cpu0_ddirty_ram_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_19(&mut self) -> InterruptEnableClear19W<SecEnableClrReg0Spec> {
        InterruptEnableClear19W::new(self, 12)
    }
    #[doc = "Bit 13 - 13:13\\]
Interrupt Enable Clear Register for cpu0_ddata_ram0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_18(&mut self) -> InterruptEnableClear18W<SecEnableClrReg0Spec> {
        InterruptEnableClear18W::new(self, 13)
    }
    #[doc = "Bit 14 - 14:14\\]
Interrupt Enable Clear Register for cpu0_ddata_ram1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_17(&mut self) -> InterruptEnableClear17W<SecEnableClrReg0Spec> {
        InterruptEnableClear17W::new(self, 14)
    }
    #[doc = "Bit 15 - 15:15\\]
Interrupt Enable Clear Register for cpu0_ddata_ram2_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_16(&mut self) -> InterruptEnableClear16W<SecEnableClrReg0Spec> {
        InterruptEnableClear16W::new(self, 15)
    }
    #[doc = "Bit 16 - 16:16\\]
Interrupt Enable Clear Register for cpu0_ddata_ram3_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_15(&mut self) -> InterruptEnableClear15W<SecEnableClrReg0Spec> {
        InterruptEnableClear15W::new(self, 16)
    }
    #[doc = "Bit 17 - 17:17\\]
Interrupt Enable Clear Register for cpu0_ddata_ram4_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_14(&mut self) -> InterruptEnableClear14W<SecEnableClrReg0Spec> {
        InterruptEnableClear14W::new(self, 17)
    }
    #[doc = "Bit 18 - 18:18\\]
Interrupt Enable Clear Register for cpu0_ddata_ram5_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_13(&mut self) -> InterruptEnableClear13W<SecEnableClrReg0Spec> {
        InterruptEnableClear13W::new(self, 18)
    }
    #[doc = "Bit 19 - 19:19\\]
Interrupt Enable Clear Register for cpu0_ddata_ram6_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_12(&mut self) -> InterruptEnableClear12W<SecEnableClrReg0Spec> {
        InterruptEnableClear12W::new(self, 19)
    }
    #[doc = "Bit 20 - 20:20\\]
Interrupt Enable Clear Register for cpu0_ddata_ram7_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_11(&mut self) -> InterruptEnableClear11W<SecEnableClrReg0Spec> {
        InterruptEnableClear11W::new(self, 20)
    }
    #[doc = "Bit 21 - 21:21\\]
Interrupt Enable Clear Register for atcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_10(&mut self) -> InterruptEnableClear10W<SecEnableClrReg0Spec> {
        InterruptEnableClear10W::new(self, 21)
    }
    #[doc = "Bit 22 - 22:22\\]
Interrupt Enable Clear Register for atcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_9(&mut self) -> InterruptEnableClear9W<SecEnableClrReg0Spec> {
        InterruptEnableClear9W::new(self, 22)
    }
    #[doc = "Bit 23 - 23:23\\]
Interrupt Enable Clear Register for b0tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_8(&mut self) -> InterruptEnableClear8W<SecEnableClrReg0Spec> {
        InterruptEnableClear8W::new(self, 23)
    }
    #[doc = "Bit 24 - 24:24\\]
Interrupt Enable Clear Register for b0tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_7(&mut self) -> InterruptEnableClear7W<SecEnableClrReg0Spec> {
        InterruptEnableClear7W::new(self, 24)
    }
    #[doc = "Bit 25 - 25:25\\]
Interrupt Enable Clear Register for b1tcm0_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_6(&mut self) -> InterruptEnableClear6W<SecEnableClrReg0Spec> {
        InterruptEnableClear6W::new(self, 25)
    }
    #[doc = "Bit 26 - 26:26\\]
Interrupt Enable Clear Register for b1tcm0_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_5(&mut self) -> InterruptEnableClear5W<SecEnableClrReg0Spec> {
        InterruptEnableClear5W::new(self, 26)
    }
    #[doc = "Bit 27 - 27:27\\]
Interrupt Enable Clear Register for cpu0_ks_vim_ramecc_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_4(&mut self) -> InterruptEnableClear4W<SecEnableClrReg0Spec> {
        InterruptEnableClear4W::new(self, 27)
    }
    #[doc = "Bit 28 - 28:28\\]
Interrupt Enable Clear Register for atcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_3(&mut self) -> InterruptEnableClear3W<SecEnableClrReg0Spec> {
        InterruptEnableClear3W::new(self, 28)
    }
    #[doc = "Bit 29 - 29:29\\]
Interrupt Enable Clear Register for atcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_2(&mut self) -> InterruptEnableClear2W<SecEnableClrReg0Spec> {
        InterruptEnableClear2W::new(self, 29)
    }
    #[doc = "Bit 30 - 30:30\\]
Interrupt Enable Clear Register for b0tcm1_bank0_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear_1(&mut self) -> InterruptEnableClear1W<SecEnableClrReg0Spec> {
        InterruptEnableClear1W::new(self, 30)
    }
    #[doc = "Bit 31 - 31:31\\]
Interrupt Enable Clear Register for b0tcm1_bank1_pend"]
    #[inline(always)]
    #[must_use]
    pub fn interrupt_enable_clear(&mut self) -> InterruptEnableClearW<SecEnableClrReg0Spec> {
        InterruptEnableClearW::new(self, 31)
    }
}
#[doc = "Interrupt Enable Clear Register 0\n\nYou can [`read`](crate::Reg::read) this register and get [`sec_enable_clr_reg0::R`](R). You can [`reset`](crate::Reg::reset), [`write`](crate::Reg::write), [`write_with_zero`](crate::Reg::write_with_zero) this register using [`sec_enable_clr_reg0::W`](W). You can also [`modify`](crate::Reg::modify) this register. See [API](https://docs.rs/svd2rust/#read--modify--write-api)."]
pub struct SecEnableClrReg0Spec;
impl crate::RegisterSpec for SecEnableClrReg0Spec {
    type Ux = u32;
}
#[doc = "`read()` method returns [`sec_enable_clr_reg0::R`](R) reader structure"]
impl crate::Readable for SecEnableClrReg0Spec {}
#[doc = "`write(|w| ..)` method takes [`sec_enable_clr_reg0::W`](W) writer structure"]
impl crate::Writable for SecEnableClrReg0Spec {
    type Safety = crate::Unsafe;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: u32 = 0;
}
#[doc = "`reset()` method sets sec_enable_clr_reg0 to value 0"]
impl crate::Resettable for SecEnableClrReg0Spec {
    const RESET_VALUE: u32 = 0;
}
