

================================================================
== Vitis HLS Report for 'init_block_AB_proc51_Pipeline_init_block_AB'
================================================================
* Date:           Sat Sep 16 08:08:16 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        out_test.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.039 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  10.240 us|  10.240 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- init_block_AB  |     3073|     3073|         3|          1|          1|  3072|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       85|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |       64|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|       63|    -|
|Register             |        -|     -|      401|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       64|     0|      401|      148|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        4|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        1|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-----------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |      Memory     |                                 Module                                | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |p_ZL5buf11_0_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_0_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_10_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_10_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_11_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_11_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_12_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_12_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_13_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_13_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_14_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_14_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_15_U  |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_15_ROM_AUTO_1R  |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_1_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_1_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_2_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_2_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_3_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_3_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_4_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_4_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_5_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_5_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_6_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_6_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_7_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_7_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_8_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_8_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    |p_ZL5buf11_9_U   |init_block_AB_proc51_Pipeline_init_block_AB_p_ZL5buf11_9_ROM_AUTO_1R   |        4|  0|   0|    0|  73728|    8|     1|       589824|
    +-----------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total            |                                                                       |       64|  0|   0|    0|1179648|  128|    16|      9437184|
    +-----------------+-----------------------------------------------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln174_1_fu_825_p2             |         +|   0|  0|  24|          17|          17|
    |add_ln174_fu_799_p2               |         +|   0|  0|  24|          17|          17|
    |add_ln267_fu_769_p2               |         +|   0|  0|  19|          12|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln267_fu_763_p2              |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state3_pp0_stage0_iter2  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  85|          61|          51|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_37    |   9|          2|   12|         24|
    |block_A_loader1_blk_n    |   9|          2|    1|          2|
    |block_B_loader_02_blk_n  |   9|          2|    1|          2|
    |block_B_loader_13_blk_n  |   9|          2|    1|          2|
    |k_fu_110                 |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  63|         14|   29|         58|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+-----+----+-----+-----------+
    |               Name               |  FF | LUT| Bits| Const Bits|
    +----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                         |    1|   0|    1|          0|
    |ap_done_reg                       |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |    1|   0|    1|          0|
    |k_fu_110                          |   12|   0|   12|          0|
    |p_0_reg_1185                      |  128|   0|  128|          0|
    |p_ZL5buf11_0_load_1_reg_1270      |    8|   0|    8|          0|
    |p_ZL5buf11_0_load_reg_1190        |    8|   0|    8|          0|
    |p_ZL5buf11_10_load_1_reg_1320     |    8|   0|    8|          0|
    |p_ZL5buf11_10_load_reg_1240       |    8|   0|    8|          0|
    |p_ZL5buf11_11_load_1_reg_1325     |    8|   0|    8|          0|
    |p_ZL5buf11_11_load_reg_1245       |    8|   0|    8|          0|
    |p_ZL5buf11_12_load_1_reg_1330     |    8|   0|    8|          0|
    |p_ZL5buf11_12_load_reg_1250       |    8|   0|    8|          0|
    |p_ZL5buf11_13_load_1_reg_1335     |    8|   0|    8|          0|
    |p_ZL5buf11_13_load_reg_1255       |    8|   0|    8|          0|
    |p_ZL5buf11_14_load_1_reg_1340     |    8|   0|    8|          0|
    |p_ZL5buf11_14_load_reg_1260       |    8|   0|    8|          0|
    |p_ZL5buf11_15_load_1_reg_1345     |    8|   0|    8|          0|
    |p_ZL5buf11_15_load_reg_1265       |    8|   0|    8|          0|
    |p_ZL5buf11_1_load_1_reg_1275      |    8|   0|    8|          0|
    |p_ZL5buf11_1_load_reg_1195        |    8|   0|    8|          0|
    |p_ZL5buf11_2_load_1_reg_1280      |    8|   0|    8|          0|
    |p_ZL5buf11_2_load_reg_1200        |    8|   0|    8|          0|
    |p_ZL5buf11_3_load_1_reg_1285      |    8|   0|    8|          0|
    |p_ZL5buf11_3_load_reg_1205        |    8|   0|    8|          0|
    |p_ZL5buf11_4_load_1_reg_1290      |    8|   0|    8|          0|
    |p_ZL5buf11_4_load_reg_1210        |    8|   0|    8|          0|
    |p_ZL5buf11_5_load_1_reg_1295      |    8|   0|    8|          0|
    |p_ZL5buf11_5_load_reg_1215        |    8|   0|    8|          0|
    |p_ZL5buf11_6_load_1_reg_1300      |    8|   0|    8|          0|
    |p_ZL5buf11_6_load_reg_1220        |    8|   0|    8|          0|
    |p_ZL5buf11_7_load_1_reg_1305      |    8|   0|    8|          0|
    |p_ZL5buf11_7_load_reg_1225        |    8|   0|    8|          0|
    |p_ZL5buf11_8_load_1_reg_1310      |    8|   0|    8|          0|
    |p_ZL5buf11_8_load_reg_1230        |    8|   0|    8|          0|
    |p_ZL5buf11_9_load_1_reg_1315      |    8|   0|    8|          0|
    |p_ZL5buf11_9_load_reg_1235        |    8|   0|    8|          0|
    +----------------------------------+-----+----+-----+-----------+
    |Total                             |  401|   0|  401|          0|
    +----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  init_block_AB_proc51_Pipeline_init_block_AB|  return value|
|block_A_loader1_din               |  out|  128|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_num_data_valid    |   in|    3|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_fifo_cap          |   in|    3|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_full_n            |   in|    1|     ap_fifo|                              block_A_loader1|       pointer|
|block_A_loader1_write             |  out|    1|     ap_fifo|                              block_A_loader1|       pointer|
|block_B_loader_02_din             |  out|  128|     ap_fifo|                            block_B_loader_02|       pointer|
|block_B_loader_02_num_data_valid  |   in|    3|     ap_fifo|                            block_B_loader_02|       pointer|
|block_B_loader_02_fifo_cap        |   in|    3|     ap_fifo|                            block_B_loader_02|       pointer|
|block_B_loader_02_full_n          |   in|    1|     ap_fifo|                            block_B_loader_02|       pointer|
|block_B_loader_02_write           |  out|    1|     ap_fifo|                            block_B_loader_02|       pointer|
|block_B_loader_13_din             |  out|  128|     ap_fifo|                            block_B_loader_13|       pointer|
|block_B_loader_13_num_data_valid  |   in|    3|     ap_fifo|                            block_B_loader_13|       pointer|
|block_B_loader_13_fifo_cap        |   in|    3|     ap_fifo|                            block_B_loader_13|       pointer|
|block_B_loader_13_full_n          |   in|    1|     ap_fifo|                            block_B_loader_13|       pointer|
|block_B_loader_13_write           |  out|    1|     ap_fifo|                            block_B_loader_13|       pointer|
|sub_ln174                         |   in|   17|     ap_none|                                    sub_ln174|        scalar|
|sub_ln174_1                       |   in|   17|     ap_none|                                  sub_ln174_1|        scalar|
|A_0_address0                      |  out|   12|   ap_memory|                                          A_0|         array|
|A_0_ce0                           |  out|    1|   ap_memory|                                          A_0|         array|
|A_0_q0                            |   in|    8|   ap_memory|                                          A_0|         array|
|A_1_address0                      |  out|   12|   ap_memory|                                          A_1|         array|
|A_1_ce0                           |  out|    1|   ap_memory|                                          A_1|         array|
|A_1_q0                            |   in|    8|   ap_memory|                                          A_1|         array|
|A_2_address0                      |  out|   12|   ap_memory|                                          A_2|         array|
|A_2_ce0                           |  out|    1|   ap_memory|                                          A_2|         array|
|A_2_q0                            |   in|    8|   ap_memory|                                          A_2|         array|
|A_3_address0                      |  out|   12|   ap_memory|                                          A_3|         array|
|A_3_ce0                           |  out|    1|   ap_memory|                                          A_3|         array|
|A_3_q0                            |   in|    8|   ap_memory|                                          A_3|         array|
|A_4_address0                      |  out|   12|   ap_memory|                                          A_4|         array|
|A_4_ce0                           |  out|    1|   ap_memory|                                          A_4|         array|
|A_4_q0                            |   in|    8|   ap_memory|                                          A_4|         array|
|A_5_address0                      |  out|   12|   ap_memory|                                          A_5|         array|
|A_5_ce0                           |  out|    1|   ap_memory|                                          A_5|         array|
|A_5_q0                            |   in|    8|   ap_memory|                                          A_5|         array|
|A_6_address0                      |  out|   12|   ap_memory|                                          A_6|         array|
|A_6_ce0                           |  out|    1|   ap_memory|                                          A_6|         array|
|A_6_q0                            |   in|    8|   ap_memory|                                          A_6|         array|
|A_7_address0                      |  out|   12|   ap_memory|                                          A_7|         array|
|A_7_ce0                           |  out|    1|   ap_memory|                                          A_7|         array|
|A_7_q0                            |   in|    8|   ap_memory|                                          A_7|         array|
|A_8_address0                      |  out|   12|   ap_memory|                                          A_8|         array|
|A_8_ce0                           |  out|    1|   ap_memory|                                          A_8|         array|
|A_8_q0                            |   in|    8|   ap_memory|                                          A_8|         array|
|A_9_address0                      |  out|   12|   ap_memory|                                          A_9|         array|
|A_9_ce0                           |  out|    1|   ap_memory|                                          A_9|         array|
|A_9_q0                            |   in|    8|   ap_memory|                                          A_9|         array|
|A_10_address0                     |  out|   12|   ap_memory|                                         A_10|         array|
|A_10_ce0                          |  out|    1|   ap_memory|                                         A_10|         array|
|A_10_q0                           |   in|    8|   ap_memory|                                         A_10|         array|
|A_11_address0                     |  out|   12|   ap_memory|                                         A_11|         array|
|A_11_ce0                          |  out|    1|   ap_memory|                                         A_11|         array|
|A_11_q0                           |   in|    8|   ap_memory|                                         A_11|         array|
|A_12_address0                     |  out|   12|   ap_memory|                                         A_12|         array|
|A_12_ce0                          |  out|    1|   ap_memory|                                         A_12|         array|
|A_12_q0                           |   in|    8|   ap_memory|                                         A_12|         array|
|A_13_address0                     |  out|   12|   ap_memory|                                         A_13|         array|
|A_13_ce0                          |  out|    1|   ap_memory|                                         A_13|         array|
|A_13_q0                           |   in|    8|   ap_memory|                                         A_13|         array|
|A_14_address0                     |  out|   12|   ap_memory|                                         A_14|         array|
|A_14_ce0                          |  out|    1|   ap_memory|                                         A_14|         array|
|A_14_q0                           |   in|    8|   ap_memory|                                         A_14|         array|
|A_15_address0                     |  out|   12|   ap_memory|                                         A_15|         array|
|A_15_ce0                          |  out|    1|   ap_memory|                                         A_15|         array|
|A_15_q0                           |   in|    8|   ap_memory|                                         A_15|         array|
+----------------------------------+-----+-----+------------+---------------------------------------------+--------------+

