Cadence Genus(TM) Synthesis Solution.
Copyright 2017 Cadence Design Systems, Inc. All rights reserved worldwide.
Cadence and the Cadence logo are registered trademarks and Genus is a trademark
of Cadence Design Systems, Inc. in the United States and other countries.

Version: 17.11-s014_1, built Mon Oct 09 2017
Options: -files ../tcl/syn2.tcl 
Date:    Tue Jan 17 19:29:30 2023
Host:    ce-epo3-cad.ewi.tudelft.nl (x86_64 w/Linux 3.10.0-1160.76.1.el7.x86_64) (1core*8cpus*15physical cpus*Intel(R) Xeon(R) CPU E5-2683 v3 @ 2.00GHz 35840KB) (16247564KB)
OS:      Red Hat Enterprise Linux Server release 7.9 (Maipo)

Checking out license: Genus_Synthesis

Loading tool scripts...
Finished loading tool scripts (9 seconds elapsed).

#@ Processing -files option
@genus 1> source ../tcl/syn2.tcl
#@ Begin verbose source tcl/syn2.tcl
@file(syn2.tcl) 6: set_db lib_search_path /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
  Setting attribute of root '/': 'lib_search_path' = /data/designkit/tsmc-180nm/lib/TSMCHOME/digital/Front_End/timing_power_noise/NLDM/tcb018gbwp7t_270a/
@file(syn2.tcl) 7: set_db init_hdl_search_path ../../../VHDL/
  Setting attribute of root '/': 'init_hdl_search_path' = ../../../VHDL/
@file(syn2.tcl) 8: set_db library {tcb018gbwp7twc.lib}

  Message Summary for Library tcb018gbwp7twc.lib:
  ***********************************************
  Could not find an attribute in the library. [LBR-436]: 633
  Missing a function attribute in the output pin definition. [LBR-518]: 1
  An unsupported construct was detected in this library. [LBR-40]: 1
  ***********************************************
 
Info    : Created nominal operating condition. [LBR-412]
        : Operating condition '_nominal_' was created for the PVT values (1.000000, 1.620000, 125.000000) in library 'tcb018gbwp7twc.lib'.
        : The nominal operating condition represents either the nominal PVT values if specified in the library source, or the default PVT values (1.0, 1.0, 1.0).
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
        : Add the missing output pin(s), then reload the library. Otherwise, the library cell will be marked as unusable and as timing model.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'ANTENNABWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP16BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP32BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP4BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP64BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAP8BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'DCAPBWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP10BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP2BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
Warning : Library cell has no output pins defined. [LBR-9]
        : Library cell 'GDCAP3BWP7T' must have an output pin.
  Setting attribute of root '/': 'library' = tcb018gbwp7twc.lib
@file(syn2.tcl) 9: set_db use_scan_seqs_for_non_dft false
  Setting attribute of root '/': 'use_scan_seqs_for_non_dft' = false
@file(syn2.tcl) 12: read_hdl -vhdl {RAMbestand.vhd}
Warning : Initial values are ignored for synthesis. [VHDL-639]
        : in file '../../../VHDL/RAMbestand.vhd' on line 29.
        : The specified construct has no effect on synthesis. In some cases (such as 'after' clauses in signal assignments) may cause a mismatch between and simulation.
@file(syn2.tcl) 13: read_hdl -vhdl {colour_storage_behavioral_cfg.vhd}
@file(syn2.tcl) 16: elaborate colour_storage_behavioral_cfg
  Library has 344 usable logic and 147 usable sequential lib-cells.
Info    : Elaborating Design. [ELAB-1]
        : Elaborating top-level block 'colour_storage' from file '../../../VHDL/RAMbestand.vhd'.
Info    : Binding to architecture. [ELAB-5]
        : Elaborating architecture 'Behavioral' for entity 'colour_storage'.
Warning : Using default parameter value for module elaboration. [CDFG-818]
        : Elaborating block 'colour_storage' with default parameters value.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ram_y' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ram_x' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'x_test' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'y_test' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'y_grid' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'x_grid' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'draw' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'counter_aan' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ram_position' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ram_colour_in' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Warning : Referenced signal not in sensitivity list.  This may cause simulation mismatches between the original and synthesized designs. [CDFG-360]
        : Signal 'ram' in module 'colour_storage' in file '../../../VHDL/RAMbestand.vhd' on line 63.
Info    : Done Elaborating Design. [ELAB-3]
        : Done elaborating 'colour_storage'.
Checking for analog nets.... 
Check completed for analog nets.
Info: Checking for source rtl...
Info: Check completed for source rtl...
UM:  flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            11             12                                      elaborate
@file(syn2.tcl) 21: dc::create_clock -name clk -period 30 -waveform {0 15} [dc::get_ports clk]
@file(syn2.tcl) 22: dc::set_driving_cell -cell INVD0BWP7T [dc::all_inputs]
@file(syn2.tcl) 23: dc::set_input_delay  .2 -clock clk [dc::all_inputs]
@file(syn2.tcl) 24: dc::set_output_delay .5 -clock clk [dc::all_outputs]
@file(syn2.tcl) 25: dc::set_load 1 [dc::all_outputs]
@file(syn2.tcl) 28: synthesize -to_mapped
Warning : This command will be obsolete in a next major release. [TUI-37]
        : command: 'synthesize'
        : The synthesize command is obsolete. Use the syn_gen, syn_map or syn_opt commands instead.
Info    : Synthesizing. [SYNTH-1]
        : Synthesizing 'colour_storage' to generic gates using 'medium' effort.
Info    : Pre-processed datapath logic. [DPOPT-6]
        : No pre-processing optimizations applied to datapath logic in 'colour_storage'.
Info    : Optimizing datapath logic. [DPOPT-1]
        : Optimizing datapath logic in 'colour_storage'.
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_130'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_130'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_129'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_129'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Implementing datapath configurations. [DPOPT-3]
        : Implementing datapath configurations for 'CDN_DP_region_128'
Info    : Done implementing datapath configurations. [DPOPT-4]
        : Selected 'very_fast' configuration 4 for module 'CDN_DP_region_128'.
          Optimizations applied to 'very_fast' configuration:
            rewriting(0), factoring(0), sharing(0), cmultcse(0), downsizing(0), speculation(0)
Info    : Done optimizing datapath logic. [DPOPT-2]
        : Done optimizing datapath logic in 'colour_storage'.
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 1 sequential instance.
        : Optimizations such as constant propagation or redundancy removal could change the connections so a hierarchical instance does not drive any primary outputs anymore. To see the list of deleted hierarchical instances, set the 'information_level' attribute to 2 or above. If the message is truncated set the message attribute 'truncate' to false to see the complete list. To prevent this optimization, set the 'delete_unloaded_insts' root/subdesign attribute to 'false' or 'preserve' instance attribute to 'true'.
Info    : Done synthesizing. [SYNTH-2]
        : Done synthesizing 'colour_storage' to generic gates.
Info    : Mapping. [SYNTH-4]
        : Mapping 'colour_storage' using 'medium' effort.
Mapper: Libraries have:
	domain _default_: 344 combo usable cells and 147 sequential usable cells
Multi-threaded constant propagation [1|0] ...
Info    : Deleting instances not driving any primary outputs. [GLO-34]
        : Deleting 3 sequential instances.
Multi-threaded Virtual Mapping    (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping target info
==========================
Cost Group 'clk' target slack: -1200 ps
Target path end-point (Pin: ram_reg[99][2]/d)

Multi-threaded Technology Mapping (8 threads per ST process, 8 of 8 CPUs usable)
 
Global mapping status
=====================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_map                24369    -1378 
            Worst cost_group: clk, WNS: -1378.5
            Path: ram_reg[63][1]/D --> ram_reg[99][1]/D

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk             -1200    -1378      -1%    30000 

 
Global incremental target info
==============================
Cost Group 'clk' target slack: -1378 ps
Target path end-point (Pin: ram_reg[99][2]/D (LND1BWP7T/D))

 
Global incremental optimization status
======================================
                                   Group   
                                  Tot Wrst 
                           Total  Weighted 
Operation                   Area   Slacks  
-------------------------------------------------------------------------------
 global_incr               23179    -1377 
            Worst cost_group: clk, WNS: -1377.8
            Path: ram_reg[39][1]/D --> ram_reg[90][1]/D

    Cost Group            Target    Slack    Diff.    Clock
-----------------------------------------------------------
           clk             -1378    -1378      +0%    30000 

Info    : Done mapping. [SYNTH-5]
        : Done mapping 'colour_storage'.
Info    : Incrementally optimizing. [SYNTH-7]
        : Incrementally optimizing 'colour_storage' using 'medium' effort.
 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_iopt                 23179    -1377   -403895         0        0
            Worst cost_group: clk, WNS: -1377.8
            Path: ram_reg[39][1]/D --> ram_reg[90][1]/D
 const_prop                23179    -1377   -403895         0        0
            Worst cost_group: clk, WNS: -1377.8
            Path: ram_reg[39][1]/D --> ram_reg[90][1]/D
 simp_cc_inputs            23177    -1377   -403895         0        0
            Worst cost_group: clk, WNS: -1377.8
            Path: ram_reg[39][1]/D --> ram_reg[90][1]/D
 
Incremental optimization status
===============================
(Super optimization mode: delay numbers not available.)

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                23177      N/A        N/A        0        0
 incr_delay                23230      N/A        N/A        0        0
 incr_delay                23271      N/A        N/A        0        0
 incr_delay                23276      N/A        N/A        0        0
 incr_delay                23302      N/A        N/A        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       142  (       26 /       28 )  0.21
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        45  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
        plc_star        45  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.00
       crit_dnsz       112  (        0 /        0 )  0.12
             dup        45  (        0 /        0 )  0.00
            fopt        45  (        0 /        0 )  0.06
        setup_dn        45  (        0 /        0 )  0.00
         buf2inv        45  (        0 /        0 )  0.00
             exp        22  (        3 /       15 )  0.35
       gate_deco        20  (        0 /        0 )  0.33
       gcomp_tim        19  (        2 /        2 )  0.07
  inv_pair_2_buf        83  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
(Super optimization mode: delay numbers not available.)

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  23302      N/A        N/A        0        0
 incr_tns                  23311      N/A        N/A        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        34  (        0 /        2 )  0.05
       plc_lo_st        34  (        0 /        0 )  0.00
            fopt        34  (        0 /        0 )  0.00
       crit_dnsz        94  (        0 /        1 )  0.11
             dup        34  (        2 /        2 )  0.02
        setup_dn        32  (        0 /        0 )  0.00
         buf2inv        32  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                23311    -1373   -402801         0        0
            Worst cost_group: clk, WNS: -1373.8
            Path: ram_reg[57][0]/D --> ram_reg[74][0]/D
 incr_delay                23368    -1342   -399698         0        0
            Worst cost_group: clk, WNS: -1342.7
            Path: ram_reg[57][2]/D --> ram_reg[25][2]/D
 incr_delay                23388    -1340   -399178         0        0
            Worst cost_group: clk, WNS: -1340.7
            Path: ram_reg[31][2]/D --> ram_reg[25][2]/D
 incr_delay                23410    -1339   -398806         0        0
            Worst cost_group: clk, WNS: -1339.9
            Path: ram_reg[9][1]/D --> ram_reg[47][1]/D
 incr_delay                23443    -1338   -398407         0        0
            Worst cost_group: clk, WNS: -1338.2
            Path: ram_reg[58][1]/D --> ram_reg[83][1]/D
 incr_delay                23458    -1337   -398165         0        0
            Worst cost_group: clk, WNS: -1337.6
            Path: ram_reg[31][0]/D --> ram_reg[90][0]/D
 incr_delay                23491    -1336   -397805         0        0
            Worst cost_group: clk, WNS: -1336.3
            Path: ram_reg[9][0]/D --> ram_reg[90][0]/D
 incr_delay                23500    -1336   -397873         0        0
            Worst cost_group: clk, WNS: -1336.3
            Path: ram_reg[9][2]/D --> ram_reg[89][2]/D
 incr_delay                23508    -1335   -397942         0        0
            Worst cost_group: clk, WNS: -1335.1
            Path: ram_reg[58][1]/D --> ram_reg[83][1]/D
 incr_delay                23513    -1335   -398092         0        0
            Worst cost_group: clk, WNS: -1335.0
            Path: ram_reg[58][0]/D --> ram_reg[88][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz       172  (       21 /       39 )  0.74
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        97  (        0 /        0 )  0.00
       plc_lo_st        97  (        0 /        0 )  0.00
        plc_star        97  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        97  (        0 /        0 )  0.00
            fopt        97  (        0 /        0 )  0.00
       crit_dnsz       331  (        9 /       13 )  0.36
             dup       107  (        4 /        4 )  0.03
            fopt        96  (        0 /        0 )  0.12
        setup_dn        96  (        0 /        0 )  0.00
         buf2inv        96  (        0 /        0 )  0.00
             exp        10  (        8 /       10 )  0.16
       gate_deco        46  (        0 /        0 )  0.72
       gcomp_tim        13  (        2 /        2 )  0.06
  inv_pair_2_buf       147  (        0 /        0 )  0.00

 init_drc                  23513    -1335   -398092         0        0
            Worst cost_group: clk, WNS: -1335.0
            Path: ram_reg[58][0]/D --> ram_reg[88][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
      drc_buf_sp         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_tns                  23513    -1335   -398092         0        0
            Worst cost_group: clk, WNS: -1335.0
            Path: ram_reg[58][0]/D --> ram_reg[88][0]/D
 incr_tns                  23517    -1334   -398002         0        0
            Worst cost_group: clk, WNS: -1334.6
            Path: ram_reg[57][0]/D --> ram_reg[88][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz        59  (        2 /        8 )  0.15
       plc_lo_st        57  (        0 /        0 )  0.00
            fopt        57  (        0 /        0 )  0.00
       crit_dnsz       114  (        4 /       10 )  0.14
             dup        53  (        0 /        0 )  0.00
        setup_dn        53  (        0 /        0 )  0.00
         buf2inv        53  (        0 /        0 )  0.00

 init_area                 23517    -1334   -398002         0        0
            Worst cost_group: clk, WNS: -1334.6
            Path: ram_reg[57][0]/D --> ram_reg[88][0]/D
 undup                     23464    -1334   -398002         0        0
            Worst cost_group: clk, WNS: -1334.6
            Path: ram_reg[57][0]/D --> ram_reg[88][0]/D
 gate_comp                 23028    -1333   -397794         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[88][0]/D
 glob_area                 23021    -1333   -397791         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[88][0]/D
 area_down                 22949    -1333   -397625         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         9  (        5 /        5 )  0.04
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        11  (        0 /        0 )  0.02
       gate_comp       476  (       92 /       94 )  1.06
       gcomp_mog         2  (        0 /        0 )  0.05
       glob_area        12  (        1 /       12 )  0.17
       area_down        49  (       17 /       19 )  0.19
      size_n_buf         3  (        0 /        0 )  0.04
  gate_deco_area         0  (        0 /        0 )  0.00
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
(Super optimization mode: delay numbers not available.)

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                22949      N/A        N/A        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        10  (        0 /        2 )  0.05
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_dnsz        19  (        0 /        0 )  0.02
             dup        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         4  (        0 /        0 )  0.06
       gcomp_tim         4  (        0 /        0 )  0.01
  inv_pair_2_buf        20  (        0 /        0 )  0.00

 
Local TNS optimization status
=============================
(Super optimization mode: delay numbers not available.)

                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_tns                  22949      N/A        N/A        0        0
 incr_tns                  22938      N/A        N/A        0        0

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       crit_upsz         7  (        1 /        2 )  0.01
       plc_lo_st         6  (        0 /        0 )  0.00
            fopt         6  (        0 /        0 )  0.00
       crit_dnsz         9  (        0 /        1 )  0.01
             dup         6  (        0 /        0 )  0.00
        setup_dn         6  (        0 /        0 )  0.00
         buf2inv         6  (        0 /        0 )  0.00

 
Incremental optimization status
===============================
                                   Group   
                                  Tot Wrst     Total - - DRC Totals - -
                           Total  Weighted      Neg      Max       Max 
Operation                   Area   Slacks      Slack    Trans      Cap 
-------------------------------------------------------------------------------
 init_delay                22938    -1333   -397625         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
       crit_upsz        10  (        0 /        2 )  0.05
    plc_bal_star         0  (        0 /        0 )  0.00
     drc_buftimb         0  (        0 /        0 )  0.00
          plc_st        10  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
        plc_star        10  (        0 /        0 )  0.00
     drc_buftims         0  (        0 /        0 )  0.00
       plc_lo_st        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.00
       crit_dnsz        19  (        0 /        0 )  0.02
             dup        10  (        0 /        0 )  0.00
            fopt        10  (        0 /        0 )  0.02
        setup_dn        10  (        0 /        0 )  0.00
         buf2inv        10  (        0 /        0 )  0.00
             exp         0  (        0 /        0 )  0.00
       gate_deco         4  (        0 /        0 )  0.06
       gcomp_tim         4  (        0 /        0 )  0.01
  inv_pair_2_buf        20  (        0 /        0 )  0.00

 init_drc                  22938    -1333   -397625         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
      simple_buf         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00


           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
          plc_st         0  (        0 /        0 )  0.00
        plc_star         0  (        0 /        0 )  0.00
        drc_bufs         0  (        0 /        0 )  0.00
        drc_fopt         0  (        0 /        0 )  0.00
        drc_bufb         0  (        0 /        0 )  0.00
             dup         0  (        0 /        0 )  0.00
       crit_dnsz         0  (        0 /        0 )  0.00
       crit_upsz         0  (        0 /        0 )  0.00

 init_area                 22938    -1333   -397625         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D
 gate_comp                 22929    -1333   -397625         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D
 area_down                 22911    -1333   -397610         0        0
            Worst cost_group: clk, WNS: -1333.9
            Path: ram_reg[57][0]/D --> ram_reg[98][0]/D

           Trick     Calls     Accepts   Attempts    Time(secs) 
-----------------------------------------------------------
           undup         4  (        0 /        0 )  0.02
         rem_buf         0  (        0 /        0 )  0.00
         rem_inv         1  (        0 /        0 )  0.00
        merge_bi         0  (        0 /        0 )  0.00
      rem_inv_qb         0  (        0 /        0 )  0.00
        io_phase        11  (        0 /        0 )  0.02
       gate_comp       296  (        2 /        2 )  0.61
       gcomp_mog         2  (        0 /        0 )  0.05
       glob_area        12  (        0 /       12 )  0.20
       area_down        43  (        3 /        5 )  0.15
      size_n_buf         0  (        0 /        0 )  0.00
  gate_deco_area         0  (        0 /        0 )  0.00

Info    : Done incrementally optimizing. [SYNTH-8]
        : Done incrementally optimizing 'colour_storage'.
     flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
UM:            61             56      -397610.9 ps        -1333.9 ps  synthesize
@file(syn2.tcl) 33: ungroup -all -flat
@file(syn2.tcl) 34: insert_tiehilo_cells
  Setting attribute of design 'colour_storage': 'pias_in_map' = false
@file(syn2.tcl) 35: write_hdl -mapped > ../out/colour_storage.v
@file(syn2.tcl) 36: write_sdf > ../out/colour_storage.sdf
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -setuphold has changed from split to merge_always. Specify '-setuphold split' to preserve the behavior of the previous release.
        : Specify the option explicitly.
Warning : Default value for an option has changed in this release. [WSDF-104]
        : Default value for -recrem has changed from split to merge_always. Specify '-recrem split' to preserve the behavior of the previous release.
@file(syn2.tcl) 37: write_sdc > ../out/colour_storage.sdc
Finished SDC export (command execution time mm:ss (real) = 00:00).
@file(syn2.tcl) 39: report timing
Warning : Possible timing problems have been detected in this design. [TIM-11]
        : The design is 'colour_storage'.
        : Use 'report timing -lint' for more information.
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 17 2023  07:30:40 pm
  Module:                 colour_storage
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-1334 ps) Setup Check with Pin ram_reg[99][2]/EN->D
          Group: clk
     Startpoint: (R) ram_reg[57][2]/EN
          Clock: (R) clk
       Endpoint: (F) ram_reg[99][2]/D
          Clock: (F) clk

                     Capture       Launch     
        Clock Edge:+   15000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   15000            0     
                                              
             Setup:-     178                  
     Required Time:=   14822                  
      Launch Clock:-       0                  
         Data Path:-   16156                  
             Slack:=   -1334                  

#----------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc   Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                               (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------
  ram_reg[57][2]/EN -       -      R     (arrival)            -    -     -     -       0 
  -                 -       -      F     latch_d_arrival      -    -     -     -   14814 
  ram_reg[57][2]/Q  -       -      F     LND1BWP7T            2 10.2   126 15161   15161 
  g55643/ZN         -       A1->ZN R     CKND2D2BWP7T         1  8.0   179    78   15239 
  g55479/ZN         -       A2->ZN F     ND2D1P5BWP7T         1  7.1    82    81   15320 
  g55371/ZN         -       A2->ZN R     NR2XD1BWP7T          1  9.6   129   123   15443 
  g55351/ZN         -       A2->ZN F     AOI21D2BWP7T         1 14.4   158    93   15536 
  g55309/ZN         -       A2->ZN R     NR2XD2BWP7T          1 18.3   128   134   15670 
  g55297/ZN         -       A4->ZN F     ND4D4BWP7T           1 20.3   169   172   15842 
  g55288/ZN         -       A1->ZN R     ND2D5BWP7T           4 88.0   259   151   15994 
  g56600/ZN         -       A1->ZN F     ND2D5BWP7T          25 97.5   178   162   16156 
  ram_reg[99][2]/D  <<<     -      F     LNQD1BWP7T          25    -     -     0   16156 
#----------------------------------------------------------------------------------------

@file(syn2.tcl) 40: report gates
============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.11-s014_1
  Generated on:           Jan 17 2023  07:30:40 pm
  Module:                 colour_storage
  Operating conditions:   WCCOM (balanced_tree)
  Wireload mode:          segmented
  Area mode:              timing library
============================================================

                                     
     Gate       Instances    Area         Library      
-------------------------------------------------------
AN2D1BWP7T             13    142.688    tcb018gbwp7twc 
AN3D4BWP7T              2     65.856    tcb018gbwp7twc 
AN4D0BWP7T              6     92.198    tcb018gbwp7twc 
AO21D0BWP7T             3     39.514    tcb018gbwp7twc 
AO21D1BWP7T             2     30.733    tcb018gbwp7twc 
AO22D0BWP7T             3     52.685    tcb018gbwp7twc 
AOI21D0BWP7T            3     32.928    tcb018gbwp7twc 
AOI21D1BWP7T           23    302.938    tcb018gbwp7twc 
AOI21D2BWP7T           10    197.568    tcb018gbwp7twc 
AOI221D0BWP7T           6    105.370    tcb018gbwp7twc 
AOI22D0BWP7T          156   2054.707    tcb018gbwp7twc 
AOI22D1BWP7T            2     30.733    tcb018gbwp7twc 
AOI31D0BWP7T            6     79.027    tcb018gbwp7twc 
CKND2D2BWP7T            2     30.733    tcb018gbwp7twc 
CKND4BWP7T              1     15.366    tcb018gbwp7twc 
FA1D0BWP7T              9    454.406    tcb018gbwp7twc 
HA1D0BWP7T              5    164.640    tcb018gbwp7twc 
IAO21D2BWP7T            1     19.757    tcb018gbwp7twc 
IND2D0BWP7T             9     98.784    tcb018gbwp7twc 
IND2D1BWP7T             5     54.880    tcb018gbwp7twc 
INR2D0BWP7T             6     65.856    tcb018gbwp7twc 
INR2D1BWP7T             3     32.928    tcb018gbwp7twc 
INR2XD0BWP7T            5     54.880    tcb018gbwp7twc 
INVD0BWP7T             11     72.442    tcb018gbwp7twc 
INVD1BWP7T              7     46.099    tcb018gbwp7twc 
IOA21D0BWP7T            3     39.514    tcb018gbwp7twc 
IOA21D1BWP7T           96   1264.435    tcb018gbwp7twc 
LHQD1BWP7T             17    522.458    tcb018gbwp7twc 
LND1BWP7T              37   1218.336    tcb018gbwp7twc 
LNQD1BWP7T            263   8082.726    tcb018gbwp7twc 
MAOI222D0BWP7T          1     17.562    tcb018gbwp7twc 
MAOI22D0BWP7T           1     15.366    tcb018gbwp7twc 
MOAI22D0BWP7T           3     46.099    tcb018gbwp7twc 
ND2D0BWP7T             18    158.054    tcb018gbwp7twc 
ND2D1BWP7T            256   2247.885    tcb018gbwp7twc 
ND2D1P5BWP7T            2     30.733    tcb018gbwp7twc 
ND2D5BWP7T             10    329.280    tcb018gbwp7twc 
ND2D6BWP7T              5    186.592    tcb018gbwp7twc 
ND3D0BWP7T            105   1152.480    tcb018gbwp7twc 
ND3D2BWP7T              1     19.757    tcb018gbwp7twc 
ND4D0BWP7T             30    395.136    tcb018gbwp7twc 
ND4D4BWP7T              3    151.469    tcb018gbwp7twc 
NR2D0BWP7T            108    948.326    tcb018gbwp7twc 
NR2D1BWP7T             27    237.082    tcb018gbwp7twc 
NR2D2BWP7T              2     30.733    tcb018gbwp7twc 
NR2XD0BWP7T            32    280.986    tcb018gbwp7twc 
NR2XD1BWP7T            33    507.091    tcb018gbwp7twc 
NR2XD2BWP7T            12    316.109    tcb018gbwp7twc 
NR2XD3BWP7T             1     32.928    tcb018gbwp7twc 
OAI22D0BWP7T            3     39.514    tcb018gbwp7twc 
OR2D0BWP7T              7     76.832    tcb018gbwp7twc 
OR2D1BWP7T              8     87.808    tcb018gbwp7twc 
OR2D4BWP7T              3     79.027    tcb018gbwp7twc 
XNR2D1BWP7T             3     59.270    tcb018gbwp7twc 
-------------------------------------------------------
total                1389  22911.302                   


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential           317  9823.520   42.9 
inverter              19   133.907    0.6 
logic               1053 12953.875   56.5 
physical_cells         0     0.000    0.0 
------------------------------------------
total               1389 22911.302  100.0 

@file(syn2.tcl) 42: gui_show
#@ End verbose source tcl/syn2.tcl
WARNING: This version of the tool is 1926 days old.
Normal exit.
