#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jan 20 20:39:01 2021
# Process ID: 7120
# Current directory: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1
# Command line: vivado.exe -log AND_GATE.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source AND_GATE.tcl
# Log file: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1/AND_GATE.vds
# Journal file: C:/Users/wells/FPGA_DIVCLK/1_AND_GATE.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source AND_GATE.tcl -notrace
