--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.340ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLOCK = PERIOD TIMEGRP "CLOCK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.330ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKOUT)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Logical resource: PLL_250_INST/dcm_sp_inst/CLK2X
  Location pin: DCM_X0Y1.CLK2X
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.075ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: PLL_DESER_INST/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: PLL_DESER_INST/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y2.CLKOUT0
  Clock network: CLOCK_DESER_1BIT
--------------------------------------------------------------------------------
Slack: 4.660ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.670ns (Tdcmpw_CLKIN_100_150)
  Physical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Logical resource: PLL_250_INST/dcm_sp_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: PLL_250_INST/dcm_sp_inst_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" 
TS_CLOCK / 2 HIGH         50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 315 paths analyzed, 155 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.486ns.
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/DATAINC_0 (SLICE_X78Y103.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/DATAINC_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.754ns (Levels of Logic = 1)
  Clock Path Skew:      -0.397ns (2.196 - 2.593)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/DATAINC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.AQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X80Y104.A6     net (fanout=40)       2.015   d_digif_serial_rst_OBUF
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.335   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_0
    -------------------------------------------------  ---------------------------
    Total                                      3.754ns (0.929ns logic, 2.825ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.414ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_1 (FF)
  Destination:          DIGIF_INST/DATAINC_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.387ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_1 to DIGIF_INST/DATAINC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.BMUX   Tshcko                0.488   DIGIF_INST/flag_pream
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_1
    SLICE_X80Y104.A3     net (fanout=6)        0.551   DIGIF_INST/SERIALIZE.wrd_cntr<1>
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.335   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_0
    -------------------------------------------------  ---------------------------
    Total                                      2.387ns (1.026ns logic, 1.361ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/DATAINC_0 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/DATAINC_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y104.AQ     Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X80Y104.A2     net (fanout=15)       0.627   DIGIF_INST/flag_data
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.335   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_0
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (0.929ns logic, 1.437ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/DATAINC_3 (SLICE_X78Y103.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.534ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/DATAINC_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.734ns (Levels of Logic = 1)
  Clock Path Skew:      -0.397ns (2.196 - 2.593)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/DATAINC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.AQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X80Y104.A6     net (fanout=40)       2.015   d_digif_serial_rst_OBUF
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.315   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_3
    -------------------------------------------------  ---------------------------
    Total                                      3.734ns (0.909ns logic, 2.825ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.434ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_1 (FF)
  Destination:          DIGIF_INST/DATAINC_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.367ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_1 to DIGIF_INST/DATAINC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.BMUX   Tshcko                0.488   DIGIF_INST/flag_pream
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_1
    SLICE_X80Y104.A3     net (fanout=6)        0.551   DIGIF_INST/SERIALIZE.wrd_cntr<1>
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.315   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_3
    -------------------------------------------------  ---------------------------
    Total                                      2.367ns (1.006ns logic, 1.361ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.455ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/DATAINC_3 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.346ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/DATAINC_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y104.AQ     Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X80Y104.A2     net (fanout=15)       0.627   DIGIF_INST/flag_data
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.315   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_3
    -------------------------------------------------  ---------------------------
    Total                                      2.346ns (0.909ns logic, 1.437ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/DATAINC_2 (SLICE_X78Y103.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.535ns (requirement - (data path - clock path skew + uncertainty))
  Source:               d_digif_serial_rst (FF)
  Destination:          DIGIF_INST/DATAINC_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      3.733ns (Levels of Logic = 1)
  Clock Path Skew:      -0.397ns (2.196 - 2.593)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.335ns

  Clock Uncertainty:          0.335ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.150ns

  Maximum Data Path at Slow Process Corner: d_digif_serial_rst to DIGIF_INST/DATAINC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X97Y89.AQ      Tcko                  0.391   d_digif_serial_rst_OBUF
                                                       d_digif_serial_rst
    SLICE_X80Y104.A6     net (fanout=40)       2.015   d_digif_serial_rst_OBUF
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.314   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_2
    -------------------------------------------------  ---------------------------
    Total                                      3.733ns (0.908ns logic, 2.825ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_1 (FF)
  Destination:          DIGIF_INST/DATAINC_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.366ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_1 to DIGIF_INST/DATAINC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.BMUX   Tshcko                0.488   DIGIF_INST/flag_pream
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_1
    SLICE_X80Y104.A3     net (fanout=6)        0.551   DIGIF_INST/SERIALIZE.wrd_cntr<1>
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.314   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_2
    -------------------------------------------------  ---------------------------
    Total                                      2.366ns (1.005ns logic, 1.361ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DIGIF_INST/flag_data (FF)
  Destination:          DIGIF_INST/DATAINC_2 (FF)
  Requirement:          5.000ns
  Data Path Delay:      2.345ns (Levels of Logic = 1)
  Clock Path Skew:      -0.014ns (0.232 - 0.246)
  Source Clock:         CLOCK_200 rising at 0.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.185ns

  Clock Uncertainty:          0.185ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DIGIF_INST/flag_data to DIGIF_INST/DATAINC_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X81Y104.AQ     Tcko                  0.391   DIGIF_INST/flag_data
                                                       DIGIF_INST/flag_data
    SLICE_X80Y104.A2     net (fanout=15)       0.627   DIGIF_INST/flag_data
    SLICE_X80Y104.A      Tilo                  0.203   DIGIF_INST/_n0114_inv
                                                       DIGIF_INST/_n0114_inv11
    SLICE_X78Y103.CE     net (fanout=3)        0.810   DIGIF_INST/_n0114_inv
    SLICE_X78Y103.CLK    Tceck                 0.314   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_2
    -------------------------------------------------  ---------------------------
    Total                                      2.345ns (0.908ns logic, 1.437ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/SERIALIZE.wrd_cntr_1 (SLICE_X80Y103.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.446ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/SERIALIZE.wrd_cntr_2 (FF)
  Destination:          DIGIF_INST/SERIALIZE.wrd_cntr_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.446ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/SERIALIZE.wrd_cntr_2 to DIGIF_INST/SERIALIZE.wrd_cntr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X80Y103.BQ     Tcko                  0.234   DIGIF_INST/flag_pream
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_2
    SLICE_X80Y103.B5     net (fanout=6)        0.081   DIGIF_INST/SERIALIZE.wrd_cntr<2>
    SLICE_X80Y103.CLK    Tah         (-Th)    -0.131   DIGIF_INST/flag_pream
                                                       DIGIF_INST/Mmux_SERIALIZE.wrd_cntr[2]_GND_38_o_mux_19_OUT21
                                                       DIGIF_INST/SERIALIZE.wrd_cntr_1
    -------------------------------------------------  ---------------------------
    Total                                      0.446ns (0.365ns logic, 0.081ns route)
                                                       (81.8% logic, 18.2% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/DATAINC_11 (SLICE_X78Y105.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.460ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/DATAINC_11 (FF)
  Destination:          DIGIF_INST/DATAINC_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.460ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/DATAINC_11 to DIGIF_INST/DATAINC_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y105.DQ     Tcko                  0.200   DIGIF_INST/DATAINC<11>
                                                       DIGIF_INST/DATAINC_11
    SLICE_X78Y105.D6     net (fanout=2)        0.023   DIGIF_INST/DATAINC<11>
    SLICE_X78Y105.CLK    Tah         (-Th)    -0.237   DIGIF_INST/DATAINC<11>
                                                       DIGIF_INST/DATAINC<11>_rt
                                                       DIGIF_INST/Mcount_DATAINC_xor<11>
                                                       DIGIF_INST/DATAINC_11
    -------------------------------------------------  ---------------------------
    Total                                      0.460ns (0.437ns logic, 0.023ns route)
                                                       (95.0% logic, 5.0% route)

--------------------------------------------------------------------------------

Paths for end point DIGIF_INST/txbuf_l_2 (SLICE_X79Y103.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.475ns (requirement - (clock path skew + uncertainty - data path))
  Source:               DIGIF_INST/DATAINC_2 (FF)
  Destination:          DIGIF_INST/txbuf_l_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.477ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         CLOCK_200 rising at 5.000ns
  Destination Clock:    CLOCK_200 rising at 5.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: DIGIF_INST/DATAINC_2 to DIGIF_INST/txbuf_l_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X78Y103.CQ     Tcko                  0.200   DIGIF_INST/DATAINC<3>
                                                       DIGIF_INST/DATAINC_2
    SLICE_X79Y103.D5     net (fanout=2)        0.062   DIGIF_INST/DATAINC<2>
    SLICE_X79Y103.CLK    Tah         (-Th)    -0.215   DIGIF_INST/txbuf_l<2>
                                                       DIGIF_INST/txbuf_l[4]_txbuf_l[4]_mux_14_OUT<2>
                                                       DIGIF_INST/txbuf_l_2
    -------------------------------------------------  ---------------------------
    Total                                      0.477ns (0.415ns logic, 0.062ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk2x = PERIOD TIMEGRP "PLL_250_INST_clk2x" TS_CLOCK / 2 HIGH
        50%;
--------------------------------------------------------------------------------
Slack: 3.270ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: PLL_250_INST/clkout3_buf/I0
  Logical resource: PLL_250_INST/clkout3_buf/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: PLL_250_INST/clk2x
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/DATAINC<3>/CLK
  Logical resource: DIGIF_INST/DATAINC_0/CK
  Location pin: SLICE_X78Y103.CLK
  Clock network: CLOCK_200
--------------------------------------------------------------------------------
Slack: 4.570ns (period - min period limit)
  Period: 5.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: DIGIF_INST/DATAINC<3>/CLK
  Logical resource: DIGIF_INST/DATAINC_1/CK
  Location pin: SLICE_X78Y103.CLK
  Clock network: CLOCK_200
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" 
TS_CLOCK HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 56438 paths analyzed, 8888 endpoints analyzed, 34 failing endpoints
 34 timing errors detected. (34 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  12.198ns.
--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (SLICE_X70Y52.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.855ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.696 - 0.805)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y122.BQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B6      net (fanout=3)        4.324   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      5.855ns (0.985ns logic, 4.870ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.390ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.317ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.607 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.447   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B1      net (fanout=48)       3.730   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (1.041ns logic, 4.276ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.808ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.607 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CMUX    Tshcko                0.488   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B4      net (fanout=41)       3.180   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.335   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_25
    -------------------------------------------------  ---------------------------
    Total                                      4.808ns (1.082ns logic, 3.726ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11 (SLICE_X71Y57.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.844ns (Levels of Logic = 1)
  Clock Path Skew:      -0.115ns (0.690 - 0.805)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y122.BQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B6      net (fanout=3)        4.324   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X71Y57.CE      net (fanout=11)       0.554   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X71Y57.CLK     Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<11>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    -------------------------------------------------  ---------------------------
    Total                                      5.844ns (0.966ns logic, 4.878ns route)
                                                       (16.5% logic, 83.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.395ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.306ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (0.601 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.447   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B1      net (fanout=48)       3.730   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X71Y57.CE      net (fanout=11)       0.554   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X71Y57.CLK     Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<11>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    -------------------------------------------------  ---------------------------
    Total                                      5.306ns (1.022ns logic, 4.284ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.904ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Clock Path Skew:      -0.164ns (0.601 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CMUX    Tshcko                0.488   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B4      net (fanout=41)       3.180   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X71Y57.CE      net (fanout=11)       0.554   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X71Y57.CLK     Tceck                 0.316   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<11>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_11
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (1.063ns logic, 3.734ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Paths for end point FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31 (SLICE_X70Y52.CE), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     -1.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31 (FF)
  Requirement:          5.000ns
  Data Path Delay:      5.838ns (Levels of Logic = 1)
  Clock Path Skew:      -0.109ns (0.696 - 0.805)
  Source Clock:         CLOCK_100 rising at 0.000ns
  Destination Clock:    CLOCK_100 falling at 5.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y122.BQ     Tcko                  0.391   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
                                                       I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B6      net (fanout=3)        4.324   I_DUAL_FIFO_LINE_COMBINE/I_LVAL_OUT
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.318   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    -------------------------------------------------  ---------------------------
    Total                                      5.838ns (0.968ns logic, 4.870ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.300ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.607 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CQ      Tcko                  0.447   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B1      net (fanout=48)       3.730   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.318   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    -------------------------------------------------  ---------------------------
    Total                                      5.300ns (1.024ns logic, 4.276ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.916ns (requirement - (data path - clock path skew + uncertainty))
  Source:               FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 (FF)
  Destination:          FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.791ns (Levels of Logic = 1)
  Clock Path Skew:      -0.158ns (0.607 - 0.765)
  Source Clock:         CLOCK_100 falling at 5.000ns
  Destination Clock:    CLOCK_100 falling at 15.000ns
  Clock Uncertainty:    0.135ns

  Clock Uncertainty:          0.135ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.200ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4 to FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X84Y84.CMUX    Tshcko                0.488   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd3
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B4      net (fanout=41)       3.180   FX3_SLAVE_INST/IMAGE_OUT_INST/I_PRESENT_STATE_FSM_FFd4
    SLICE_X71Y52.B       Tilo                  0.259   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv1
    SLICE_X70Y52.CE      net (fanout=11)       0.546   FX3_SLAVE_INST/IMAGE_OUT_INST/_n0122_inv
    SLICE_X70Y52.CLK     Tceck                 0.318   FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT<16>
                                                       FX3_SLAVE_INST/IMAGE_OUT_INST/I_TX_FIFO_WRDAT_31
    -------------------------------------------------  ---------------------------
    Total                                      4.791ns (1.065ns logic, 3.726ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y58.RSTB), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.282ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.285ns (Levels of Logic = 0)
  Clock Path Skew:      0.003ns (0.069 - 0.066)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y117.BQ    Tcko                  0.198   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0
    RAMB16_X4Y58.RSTB    net (fanout=6)        0.138   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<0>
    RAMB16_X4Y58.CLKB    Trckc_RST   (-Th)     0.051   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.285ns (0.147ns logic, 0.138ns route)
                                                       (51.6% logic, 48.4% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y58.ADDRB11), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.069 - 0.063)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y118.CMUX  Tshcko                0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_7
    RAMB16_X4Y58.ADDRB11 net (fanout=4)        0.124   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<7>
    RAMB16_X4Y58.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.178ns logic, 0.124ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X4Y58.ADDRB12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.296ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.302ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.069 - 0.063)
  Source Clock:         CLOCK_100 rising at 10.000ns
  Destination Clock:    CLOCK_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X103Y118.DMUX  Tshcko                0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<4>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2_8
    RAMB16_X4Y58.ADDRB12 net (fanout=3)        0.124   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc1.count_d2<8>
    RAMB16_X4Y58.CLKB    Trckc_ADDRB (-Th)     0.066   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[4].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.302ns (0.178ns logic, 0.124ns route)
                                                       (58.9% logic, 41.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_250_INST_clk0 = PERIOD TIMEGRP "PLL_250_INST_clk0" TS_CLOCK HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y44.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y42.CLKA
  Clock network: CLOCK_100
--------------------------------------------------------------------------------
Slack: 6.876ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: BLOCKMEM_INST/U0/xst_blk_mem_generator/gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/s6_noinit.ram/SP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X3Y44.CLKAWRCLK
  Clock network: CLOCK_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP 
"PLL_DESER_INST_clkout1" TS_CLOCK /         0.333333333 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 7475 paths analyzed, 5068 endpoints analyzed, 2 failing endpoints
 2 timing errors detected. (0 setup errors, 2 hold errors, 0 component switching limit errors)
 Minimum period is  28.149ns.
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6 (SLICE_X64Y158.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.617ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.441ns (Levels of Logic = 1)
  Clock Path Skew:      3.490ns (3.183 - -0.307)
  Source Clock:         CLOCK_100 rising at 20.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.AMUX   Tshcko                0.461   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X66Y157.D3     net (fanout=18)       5.179   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.331   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                     12.441ns (0.997ns logic, 11.444ns route)
                                                       (8.0% logic, 92.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.221ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.656ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y157.AQ     Tcko                  0.447   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D5     net (fanout=4)        0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.331   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_6
    -------------------------------------------------  ---------------------------
    Total                                      7.656ns (0.983ns logic, 6.673ns route)
                                                       (12.8% logic, 87.2% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5 (SLICE_X64Y158.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.406ns (Levels of Logic = 1)
  Clock Path Skew:      3.490ns (3.183 - -0.307)
  Source Clock:         CLOCK_100 rising at 20.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.AMUX   Tshcko                0.461   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X66Y157.D3     net (fanout=18)       5.179   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.296   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                     12.406ns (0.962ns logic, 11.444ns route)
                                                       (7.8% logic, 92.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.256ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.621ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y157.AQ     Tcko                  0.447   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D5     net (fanout=4)        0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.296   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_5
    -------------------------------------------------  ---------------------------
    Total                                      7.621ns (0.948ns logic, 6.673ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8 (SLICE_X64Y158.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      12.405ns (Levels of Logic = 1)
  Clock Path Skew:      3.490ns (3.183 - -0.307)
  Source Clock:         CLOCK_100 rising at 20.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7 to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.AMUX   Tshcko                0.461   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_7
    SLICE_X66Y157.D3     net (fanout=18)       5.179   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<7>
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.295   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8
    -------------------------------------------------  ---------------------------
    Total                                     12.405ns (0.961ns logic, 11.444ns route)
                                                       (7.7% logic, 92.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.257ns (requirement - (data path - clock path skew + uncertainty))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8 (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.620ns (Levels of Logic = 1)
  Clock Path Skew:      -0.008ns (0.155 - 0.163)
  Source Clock:         CLOCK_DESER_6BIT rising at 0.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.115ns

  Clock Uncertainty:          0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.218ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y157.AQ     Tcko                  0.447   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D5     net (fanout=4)        0.408   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X66Y157.D      Tilo                  0.205   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    SLICE_X64Y158.CE     net (fanout=9)        6.265   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    SLICE_X64Y158.CLK    Tceck                 0.295   I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<8>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[7].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_8
    -------------------------------------------------  ---------------------------
    Total                                      7.620ns (0.947ns logic, 6.673ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (SLICE_X68Y130.D3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -2.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.795ns (Levels of Logic = 1)
  Clock Path Skew:      3.509ns (3.572 - 0.063)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X68Y130.D3     net (fanout=18)       1.135   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X68Y130.CLK    Tah         (-Th)    -0.226   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1<0>
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_dpot
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.660ns logic, 1.135ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (SLICE_X67Y115.A1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.756ns (Levels of Logic = 1)
  Clock Path Skew:      3.768ns (3.831 - 0.063)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X67Y115.A1     net (fanout=18)       2.120   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X67Y115.CLK    Tah         (-Th)    -0.202   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0_dpot
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc1.count_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.756ns (0.636ns logic, 2.120ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------

Paths for end point I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X3Y56.ENA), 2 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.055ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      4.077ns (Levels of Logic = 1)
  Clock Path Skew:      3.590ns (3.653 - 0.063)
  Source Clock:         CLOCK_100 rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.432ns

  Clock Uncertainty:          0.432ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.418ns
    Phase Error (PE):           0.219ns

  Minimum Data Path at Slow Process Corner: I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15 to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X87Y128.BMUX   Tshcko                0.434   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<9>
                                                       I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO_15
    SLICE_X67Y115.A1     net (fanout=18)       2.120   I_DUAL_FIFO_LINE_COMBINE/I_ENA_WRITE_FIFO<15>
    SLICE_X67Y115.A      Tilo                  0.244   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X3Y56.ENA     net (fanout=9)        1.329   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X3Y56.CLKA    Trckc_ENA   (-Th)     0.050   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      4.077ns (0.628ns logic, 3.449ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i (FF)
  Destination:          I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 1)
  Clock Path Skew:      -0.169ns (0.428 - 0.597)
  Source Clock:         CLOCK_DESER_6BIT rising at 30.000ns
  Destination Clock:    CLOCK_DESER_6BIT rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i to I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y115.AQ     Tcko                  0.234   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X67Y115.A5     net (fanout=4)        0.196   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i
    SLICE_X67Y115.A      Tilo                  0.156   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/ram_wr_en_i1
    RAMB16_X3Y56.ENA     net (fanout=9)        0.805   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_wr_en
    RAMB16_X3Y56.CLKA    Trckc_ENA   (-Th)     0.044   I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       I_DUAL_FIFO_LINE_COMBINE/GROUP2_FIFOS[3].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.346ns logic, 1.001ns route)
                                                       (25.7% logic, 74.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_DESER_INST_clkout1 = PERIOD TIMEGRP "PLL_DESER_INST_clkout1" TS_CLOCK /
        0.333333333 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[0].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X4Y78.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[1].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y78.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Logical resource: I_DUAL_FIFO_LINE_COMBINE/GROUP1_FIFOS[2].I_SEG_FIFO/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKA
  Location pin: RAMB16_X2Y76.CLKA
  Clock network: CLOCK_DESER_6BIT
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLOCK_DESER_1BIT = PERIOD TIMEGRP "CLOCK_DESER_1BIT" 
TS_CLOCK / 2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLOCK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLOCK                       |     10.000ns|      5.340ns|     12.198ns|            0|           36|            0|        64228|
| TS_PLL_250_INST_clk2x         |      5.000ns|      4.486ns|          N/A|            0|            0|          315|            0|
| TS_PLL_250_INST_clk0          |     10.000ns|     12.198ns|          N/A|           34|            0|        56438|            0|
| TS_PLL_DESER_INST_clkout1     |     30.000ns|     28.149ns|          N/A|            2|            0|         7475|            0|
| TS_CLOCK_DESER_1BIT           |      5.000ns|          N/A|          N/A|            0|            0|            0|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    9.943|    5.198|    6.099|    7.439|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 36  Score: 34048  (Setup/Max: 30458, Hold: 3590)

Constraints cover 64228 paths, 0 nets, and 14458 connections

Design statistics:
   Minimum period:  28.149ns{1}   (Maximum frequency:  35.525MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 29 14:45:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 635 MB



