
*** Running vivado
    with args -log Super_Ultra_Processor_dlmb_v10_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Super_Ultra_Processor_dlmb_v10_0.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Fri Oct 31 00:16:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source Super_Ultra_Processor_dlmb_v10_0.tcl -notrace
create_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 504.230 ; gain = 211.383
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP Super_Ultra_Processor_dlmb_v10_0, cache-ID = 1c5932d995794a8d.
INFO: [Common 17-206] Exiting Vivado at Fri Oct 31 00:17:15 2025...
