{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709162147185 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709162147185 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 28 17:15:47 2024 " "Processing started: Wed Feb 28 17:15:47 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709162147185 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709162147185 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD " "Command: quartus_map --read_settings_files=on --write_settings_files=off FFD -c FFD" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709162147185 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1709162147553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ffd.v 1 1 " "Found 1 design units, including 1 entities, in source file ffd.v" { { "Info" "ISGN_ENTITY_NAME" "1 FFD " "Found entity 1: FFD" {  } { { "FFD.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FFD.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709162147600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709162147600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divfreq.v 1 1 " "Found 1 design units, including 1 entities, in source file divfreq.v" { { "Info" "ISGN_ENTITY_NAME" "1 DivFreq " "Found entity 1: DivFreq" {  } { { "DivFreq.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/DivFreq.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709162147605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709162147605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fdd_fpga.v 2 2 " "Found 2 design units, including 2 entities, in source file fdd_fpga.v" { { "Info" "ISGN_ENTITY_NAME" "1 FDD_FPGA " "Found entity 1: FDD_FPGA" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709162147610 ""} { "Info" "ISGN_ENTITY_NAME" "2 FDD_FPGA_tv " "Found entity 2: FDD_FPGA_tv" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709162147610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709162147610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x.v 1 1 " "Found 1 design units, including 1 entities, in source file x.v" { { "Info" "ISGN_ENTITY_NAME" "1 x " "Found entity 1: x" {  } { { "x.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/x.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709162147613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709162147613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FDD_FPGA " "Elaborating entity \"FDD_FPGA\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1709162147640 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "q_o FDD_FPGA.v(6) " "Output port \"q_o\" at FDD_FPGA.v(6) has no driver" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1709162147642 "|FDD_FPGA"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DivFreq DivFreq:DF " "Elaborating entity \"DivFreq\" for hierarchy \"DivFreq:DF\"" {  } { { "FDD_FPGA.v" "DF" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709162147657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FFD FFD:FFD1 " "Elaborating entity \"FFD\" for hierarchy \"FFD:FFD1\"" {  } { { "FDD_FPGA.v" "FFD1" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1709162147660 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "q_o GND " "Pin \"q_o\" is stuck at GND" {  } { { "FDD_FPGA.v" "" { Text "D:/altera/13.0sp1/DSD_4CV5/Proyectos/FFD/FFD_Serialin_Parealelout/FDD_FPGA.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1709162148074 "|FDD_FPGA|q_o"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1709162148074 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1709162148182 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1709162148480 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1709162148480 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12 " "Implemented 12 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1709162148571 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1709162148571 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Implemented 4 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1709162148571 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1709162148571 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709162148648 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 28 17:15:48 2024 " "Processing ended: Wed Feb 28 17:15:48 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709162148648 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709162148648 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709162148648 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709162148648 ""}
