;
; File Name: cyfitterrv.inc
; 
; PSoC Creator  4.4
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; A
A__0__INTTYPE EQU CYREG_PICU0_INTTYPE0
A__0__MASK EQU 0x01
A__0__PC EQU CYREG_PRT0_PC0
A__0__PORT EQU 0
A__0__SHIFT EQU 0
A__AG EQU CYREG_PRT0_AG
A__AMUX EQU CYREG_PRT0_AMUX
A__BIE EQU CYREG_PRT0_BIE
A__BIT_MASK EQU CYREG_PRT0_BIT_MASK
A__BYP EQU CYREG_PRT0_BYP
A__CTL EQU CYREG_PRT0_CTL
A__DM0 EQU CYREG_PRT0_DM0
A__DM1 EQU CYREG_PRT0_DM1
A__DM2 EQU CYREG_PRT0_DM2
A__DR EQU CYREG_PRT0_DR
A__INP_DIS EQU CYREG_PRT0_INP_DIS
A__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
A__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
A__LCD_EN EQU CYREG_PRT0_LCD_EN
A__MASK EQU 0x01
A__PORT EQU 0
A__PRT EQU CYREG_PRT0_PRT
A__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
A__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
A__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
A__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
A__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
A__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
A__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
A__PS EQU CYREG_PRT0_PS
A__SHIFT EQU 0
A__SLW EQU CYREG_PRT0_SLW

; B
B__0__INTTYPE EQU CYREG_PICU0_INTTYPE1
B__0__MASK EQU 0x02
B__0__PC EQU CYREG_PRT0_PC1
B__0__PORT EQU 0
B__0__SHIFT EQU 1
B__AG EQU CYREG_PRT0_AG
B__AMUX EQU CYREG_PRT0_AMUX
B__BIE EQU CYREG_PRT0_BIE
B__BIT_MASK EQU CYREG_PRT0_BIT_MASK
B__BYP EQU CYREG_PRT0_BYP
B__CTL EQU CYREG_PRT0_CTL
B__DM0 EQU CYREG_PRT0_DM0
B__DM1 EQU CYREG_PRT0_DM1
B__DM2 EQU CYREG_PRT0_DM2
B__DR EQU CYREG_PRT0_DR
B__INP_DIS EQU CYREG_PRT0_INP_DIS
B__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
B__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
B__LCD_EN EQU CYREG_PRT0_LCD_EN
B__MASK EQU 0x02
B__PORT EQU 0
B__PRT EQU CYREG_PRT0_PRT
B__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
B__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
B__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
B__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
B__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
B__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
B__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
B__PS EQU CYREG_PRT0_PS
B__SHIFT EQU 1
B__SLW EQU CYREG_PRT0_SLW

; C
C__0__INTTYPE EQU CYREG_PICU0_INTTYPE2
C__0__MASK EQU 0x04
C__0__PC EQU CYREG_PRT0_PC2
C__0__PORT EQU 0
C__0__SHIFT EQU 2
C__AG EQU CYREG_PRT0_AG
C__AMUX EQU CYREG_PRT0_AMUX
C__BIE EQU CYREG_PRT0_BIE
C__BIT_MASK EQU CYREG_PRT0_BIT_MASK
C__BYP EQU CYREG_PRT0_BYP
C__CTL EQU CYREG_PRT0_CTL
C__DM0 EQU CYREG_PRT0_DM0
C__DM1 EQU CYREG_PRT0_DM1
C__DM2 EQU CYREG_PRT0_DM2
C__DR EQU CYREG_PRT0_DR
C__INP_DIS EQU CYREG_PRT0_INP_DIS
C__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
C__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
C__LCD_EN EQU CYREG_PRT0_LCD_EN
C__MASK EQU 0x04
C__PORT EQU 0
C__PRT EQU CYREG_PRT0_PRT
C__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
C__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
C__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
C__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
C__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
C__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
C__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
C__PS EQU CYREG_PRT0_PS
C__SHIFT EQU 2
C__SLW EQU CYREG_PRT0_SLW

; D
D__0__INTTYPE EQU CYREG_PICU0_INTTYPE3
D__0__MASK EQU 0x08
D__0__PC EQU CYREG_PRT0_PC3
D__0__PORT EQU 0
D__0__SHIFT EQU 3
D__AG EQU CYREG_PRT0_AG
D__AMUX EQU CYREG_PRT0_AMUX
D__BIE EQU CYREG_PRT0_BIE
D__BIT_MASK EQU CYREG_PRT0_BIT_MASK
D__BYP EQU CYREG_PRT0_BYP
D__CTL EQU CYREG_PRT0_CTL
D__DM0 EQU CYREG_PRT0_DM0
D__DM1 EQU CYREG_PRT0_DM1
D__DM2 EQU CYREG_PRT0_DM2
D__DR EQU CYREG_PRT0_DR
D__INP_DIS EQU CYREG_PRT0_INP_DIS
D__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
D__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
D__LCD_EN EQU CYREG_PRT0_LCD_EN
D__MASK EQU 0x08
D__PORT EQU 0
D__PRT EQU CYREG_PRT0_PRT
D__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
D__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
D__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
D__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
D__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
D__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
D__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
D__PS EQU CYREG_PRT0_PS
D__SHIFT EQU 3
D__SLW EQU CYREG_PRT0_SLW

; E
E__0__INTTYPE EQU CYREG_PICU0_INTTYPE4
E__0__MASK EQU 0x10
E__0__PC EQU CYREG_PRT0_PC4
E__0__PORT EQU 0
E__0__SHIFT EQU 4
E__AG EQU CYREG_PRT0_AG
E__AMUX EQU CYREG_PRT0_AMUX
E__BIE EQU CYREG_PRT0_BIE
E__BIT_MASK EQU CYREG_PRT0_BIT_MASK
E__BYP EQU CYREG_PRT0_BYP
E__CTL EQU CYREG_PRT0_CTL
E__DM0 EQU CYREG_PRT0_DM0
E__DM1 EQU CYREG_PRT0_DM1
E__DM2 EQU CYREG_PRT0_DM2
E__DR EQU CYREG_PRT0_DR
E__INP_DIS EQU CYREG_PRT0_INP_DIS
E__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
E__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
E__LCD_EN EQU CYREG_PRT0_LCD_EN
E__MASK EQU 0x10
E__PORT EQU 0
E__PRT EQU CYREG_PRT0_PRT
E__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
E__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
E__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
E__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
E__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
E__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
E__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
E__PS EQU CYREG_PRT0_PS
E__SHIFT EQU 4
E__SLW EQU CYREG_PRT0_SLW

; F
F__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
F__0__MASK EQU 0x20
F__0__PC EQU CYREG_PRT0_PC5
F__0__PORT EQU 0
F__0__SHIFT EQU 5
F__AG EQU CYREG_PRT0_AG
F__AMUX EQU CYREG_PRT0_AMUX
F__BIE EQU CYREG_PRT0_BIE
F__BIT_MASK EQU CYREG_PRT0_BIT_MASK
F__BYP EQU CYREG_PRT0_BYP
F__CTL EQU CYREG_PRT0_CTL
F__DM0 EQU CYREG_PRT0_DM0
F__DM1 EQU CYREG_PRT0_DM1
F__DM2 EQU CYREG_PRT0_DM2
F__DR EQU CYREG_PRT0_DR
F__INP_DIS EQU CYREG_PRT0_INP_DIS
F__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
F__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
F__LCD_EN EQU CYREG_PRT0_LCD_EN
F__MASK EQU 0x20
F__PORT EQU 0
F__PRT EQU CYREG_PRT0_PRT
F__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
F__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
F__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
F__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
F__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
F__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
F__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
F__PS EQU CYREG_PRT0_PS
F__SHIFT EQU 5
F__SLW EQU CYREG_PRT0_SLW

; G
G__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
G__0__MASK EQU 0x40
G__0__PC EQU CYREG_PRT0_PC6
G__0__PORT EQU 0
G__0__SHIFT EQU 6
G__AG EQU CYREG_PRT0_AG
G__AMUX EQU CYREG_PRT0_AMUX
G__BIE EQU CYREG_PRT0_BIE
G__BIT_MASK EQU CYREG_PRT0_BIT_MASK
G__BYP EQU CYREG_PRT0_BYP
G__CTL EQU CYREG_PRT0_CTL
G__DM0 EQU CYREG_PRT0_DM0
G__DM1 EQU CYREG_PRT0_DM1
G__DM2 EQU CYREG_PRT0_DM2
G__DR EQU CYREG_PRT0_DR
G__INP_DIS EQU CYREG_PRT0_INP_DIS
G__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
G__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
G__LCD_EN EQU CYREG_PRT0_LCD_EN
G__MASK EQU 0x40
G__PORT EQU 0
G__PRT EQU CYREG_PRT0_PRT
G__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
G__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
G__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
G__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
G__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
G__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
G__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
G__PS EQU CYREG_PRT0_PS
G__SHIFT EQU 6
G__SLW EQU CYREG_PRT0_SLW

; X
X__0__INTTYPE EQU CYREG_PICU2_INTTYPE0
X__0__MASK EQU 0x01
X__0__PC EQU CYREG_PRT2_PC0
X__0__PORT EQU 2
X__0__SHIFT EQU 0
X__AG EQU CYREG_PRT2_AG
X__AMUX EQU CYREG_PRT2_AMUX
X__BIE EQU CYREG_PRT2_BIE
X__BIT_MASK EQU CYREG_PRT2_BIT_MASK
X__BYP EQU CYREG_PRT2_BYP
X__CTL EQU CYREG_PRT2_CTL
X__DM0 EQU CYREG_PRT2_DM0
X__DM1 EQU CYREG_PRT2_DM1
X__DM2 EQU CYREG_PRT2_DM2
X__DR EQU CYREG_PRT2_DR
X__INP_DIS EQU CYREG_PRT2_INP_DIS
X__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU2_BASE
X__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
X__LCD_EN EQU CYREG_PRT2_LCD_EN
X__MASK EQU 0x01
X__PORT EQU 2
X__PRT EQU CYREG_PRT2_PRT
X__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
X__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
X__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
X__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
X__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
X__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
X__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
X__PS EQU CYREG_PRT2_PS
X__SHIFT EQU 0
X__SLW EQU CYREG_PRT2_SLW

; RGB
RGB__0__INTTYPE EQU CYREG_PICU15_INTTYPE2
RGB__0__MASK EQU 0x04
RGB__0__PC EQU CYREG_IO_PC_PRT15_PC2
RGB__0__PORT EQU 15
RGB__0__SHIFT EQU 2
RGB__AG EQU CYREG_PRT15_AG
RGB__AMUX EQU CYREG_PRT15_AMUX
RGB__BIE EQU CYREG_PRT15_BIE
RGB__BIT_MASK EQU CYREG_PRT15_BIT_MASK
RGB__BYP EQU CYREG_PRT15_BYP
RGB__CTL EQU CYREG_PRT15_CTL
RGB__DM0 EQU CYREG_PRT15_DM0
RGB__DM1 EQU CYREG_PRT15_DM1
RGB__DM2 EQU CYREG_PRT15_DM2
RGB__DR EQU CYREG_PRT15_DR
RGB__INP_DIS EQU CYREG_PRT15_INP_DIS
RGB__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
RGB__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
RGB__LCD_EN EQU CYREG_PRT15_LCD_EN
RGB__MASK EQU 0x04
RGB__PORT EQU 15
RGB__PRT EQU CYREG_PRT15_PRT
RGB__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
RGB__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
RGB__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
RGB__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
RGB__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
RGB__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
RGB__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
RGB__PS EQU CYREG_PRT15_PS
RGB__SHIFT EQU 2
RGB__SLW EQU CYREG_PRT15_SLW

; Led_0
Led_0__0__INTTYPE EQU CYREG_PICU12_INTTYPE7
Led_0__0__MASK EQU 0x80
Led_0__0__PC EQU CYREG_PRT12_PC7
Led_0__0__PORT EQU 12
Led_0__0__SHIFT EQU 7
Led_0__AG EQU CYREG_PRT12_AG
Led_0__BIE EQU CYREG_PRT12_BIE
Led_0__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_0__BYP EQU CYREG_PRT12_BYP
Led_0__DM0 EQU CYREG_PRT12_DM0
Led_0__DM1 EQU CYREG_PRT12_DM1
Led_0__DM2 EQU CYREG_PRT12_DM2
Led_0__DR EQU CYREG_PRT12_DR
Led_0__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_0__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_0__MASK EQU 0x80
Led_0__PORT EQU 12
Led_0__PRT EQU CYREG_PRT12_PRT
Led_0__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_0__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_0__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_0__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_0__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_0__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_0__PS EQU CYREG_PRT12_PS
Led_0__SHIFT EQU 7
Led_0__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_0__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_0__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_0__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_0__SLW EQU CYREG_PRT12_SLW

; Led_1
Led_1__0__INTTYPE EQU CYREG_PICU12_INTTYPE6
Led_1__0__MASK EQU 0x40
Led_1__0__PC EQU CYREG_PRT12_PC6
Led_1__0__PORT EQU 12
Led_1__0__SHIFT EQU 6
Led_1__AG EQU CYREG_PRT12_AG
Led_1__BIE EQU CYREG_PRT12_BIE
Led_1__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_1__BYP EQU CYREG_PRT12_BYP
Led_1__DM0 EQU CYREG_PRT12_DM0
Led_1__DM1 EQU CYREG_PRT12_DM1
Led_1__DM2 EQU CYREG_PRT12_DM2
Led_1__DR EQU CYREG_PRT12_DR
Led_1__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_1__MASK EQU 0x40
Led_1__PORT EQU 12
Led_1__PRT EQU CYREG_PRT12_PRT
Led_1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_1__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_1__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_1__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_1__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_1__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_1__PS EQU CYREG_PRT12_PS
Led_1__SHIFT EQU 6
Led_1__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_1__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_1__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_1__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_1__SLW EQU CYREG_PRT12_SLW

; Led_2
Led_2__0__INTTYPE EQU CYREG_PICU12_INTTYPE5
Led_2__0__MASK EQU 0x20
Led_2__0__PC EQU CYREG_PRT12_PC5
Led_2__0__PORT EQU 12
Led_2__0__SHIFT EQU 5
Led_2__AG EQU CYREG_PRT12_AG
Led_2__BIE EQU CYREG_PRT12_BIE
Led_2__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_2__BYP EQU CYREG_PRT12_BYP
Led_2__DM0 EQU CYREG_PRT12_DM0
Led_2__DM1 EQU CYREG_PRT12_DM1
Led_2__DM2 EQU CYREG_PRT12_DM2
Led_2__DR EQU CYREG_PRT12_DR
Led_2__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_2__MASK EQU 0x20
Led_2__PORT EQU 12
Led_2__PRT EQU CYREG_PRT12_PRT
Led_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_2__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_2__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_2__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_2__PS EQU CYREG_PRT12_PS
Led_2__SHIFT EQU 5
Led_2__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_2__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_2__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_2__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_2__SLW EQU CYREG_PRT12_SLW

; Led_3
Led_3__0__INTTYPE EQU CYREG_PICU12_INTTYPE4
Led_3__0__MASK EQU 0x10
Led_3__0__PC EQU CYREG_PRT12_PC4
Led_3__0__PORT EQU 12
Led_3__0__SHIFT EQU 4
Led_3__AG EQU CYREG_PRT12_AG
Led_3__BIE EQU CYREG_PRT12_BIE
Led_3__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_3__BYP EQU CYREG_PRT12_BYP
Led_3__DM0 EQU CYREG_PRT12_DM0
Led_3__DM1 EQU CYREG_PRT12_DM1
Led_3__DM2 EQU CYREG_PRT12_DM2
Led_3__DR EQU CYREG_PRT12_DR
Led_3__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_3__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_3__MASK EQU 0x10
Led_3__PORT EQU 12
Led_3__PRT EQU CYREG_PRT12_PRT
Led_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_3__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_3__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_3__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_3__PS EQU CYREG_PRT12_PS
Led_3__SHIFT EQU 4
Led_3__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_3__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_3__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_3__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_3__SLW EQU CYREG_PRT12_SLW

; Led_4
Led_4__0__INTTYPE EQU CYREG_PICU12_INTTYPE3
Led_4__0__MASK EQU 0x08
Led_4__0__PC EQU CYREG_PRT12_PC3
Led_4__0__PORT EQU 12
Led_4__0__SHIFT EQU 3
Led_4__AG EQU CYREG_PRT12_AG
Led_4__BIE EQU CYREG_PRT12_BIE
Led_4__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_4__BYP EQU CYREG_PRT12_BYP
Led_4__DM0 EQU CYREG_PRT12_DM0
Led_4__DM1 EQU CYREG_PRT12_DM1
Led_4__DM2 EQU CYREG_PRT12_DM2
Led_4__DR EQU CYREG_PRT12_DR
Led_4__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_4__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_4__MASK EQU 0x08
Led_4__PORT EQU 12
Led_4__PRT EQU CYREG_PRT12_PRT
Led_4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_4__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_4__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_4__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_4__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_4__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_4__PS EQU CYREG_PRT12_PS
Led_4__SHIFT EQU 3
Led_4__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_4__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_4__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_4__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_4__SLW EQU CYREG_PRT12_SLW

; Led_5
Led_5__0__INTTYPE EQU CYREG_PICU12_INTTYPE2
Led_5__0__MASK EQU 0x04
Led_5__0__PC EQU CYREG_PRT12_PC2
Led_5__0__PORT EQU 12
Led_5__0__SHIFT EQU 2
Led_5__AG EQU CYREG_PRT12_AG
Led_5__BIE EQU CYREG_PRT12_BIE
Led_5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_5__BYP EQU CYREG_PRT12_BYP
Led_5__DM0 EQU CYREG_PRT12_DM0
Led_5__DM1 EQU CYREG_PRT12_DM1
Led_5__DM2 EQU CYREG_PRT12_DM2
Led_5__DR EQU CYREG_PRT12_DR
Led_5__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_5__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_5__MASK EQU 0x04
Led_5__PORT EQU 12
Led_5__PRT EQU CYREG_PRT12_PRT
Led_5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_5__PS EQU CYREG_PRT12_PS
Led_5__SHIFT EQU 2
Led_5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_5__SLW EQU CYREG_PRT12_SLW

; Led_6
Led_6__0__INTTYPE EQU CYREG_PICU12_INTTYPE1
Led_6__0__MASK EQU 0x02
Led_6__0__PC EQU CYREG_PRT12_PC1
Led_6__0__PORT EQU 12
Led_6__0__SHIFT EQU 1
Led_6__AG EQU CYREG_PRT12_AG
Led_6__BIE EQU CYREG_PRT12_BIE
Led_6__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_6__BYP EQU CYREG_PRT12_BYP
Led_6__DM0 EQU CYREG_PRT12_DM0
Led_6__DM1 EQU CYREG_PRT12_DM1
Led_6__DM2 EQU CYREG_PRT12_DM2
Led_6__DR EQU CYREG_PRT12_DR
Led_6__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_6__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_6__MASK EQU 0x02
Led_6__PORT EQU 12
Led_6__PRT EQU CYREG_PRT12_PRT
Led_6__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_6__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_6__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_6__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_6__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_6__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_6__PS EQU CYREG_PRT12_PS
Led_6__SHIFT EQU 1
Led_6__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_6__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_6__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_6__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_6__SLW EQU CYREG_PRT12_SLW

; Led_7
Led_7__0__INTTYPE EQU CYREG_PICU12_INTTYPE0
Led_7__0__MASK EQU 0x01
Led_7__0__PC EQU CYREG_PRT12_PC0
Led_7__0__PORT EQU 12
Led_7__0__SHIFT EQU 0
Led_7__AG EQU CYREG_PRT12_AG
Led_7__BIE EQU CYREG_PRT12_BIE
Led_7__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Led_7__BYP EQU CYREG_PRT12_BYP
Led_7__DM0 EQU CYREG_PRT12_DM0
Led_7__DM1 EQU CYREG_PRT12_DM1
Led_7__DM2 EQU CYREG_PRT12_DM2
Led_7__DR EQU CYREG_PRT12_DR
Led_7__INP_DIS EQU CYREG_PRT12_INP_DIS
Led_7__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU12_BASE
Led_7__MASK EQU 0x01
Led_7__PORT EQU 12
Led_7__PRT EQU CYREG_PRT12_PRT
Led_7__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Led_7__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Led_7__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Led_7__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Led_7__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Led_7__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Led_7__PS EQU CYREG_PRT12_PS
Led_7__SHIFT EQU 0
Led_7__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Led_7__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Led_7__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Led_7__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Led_7__SLW EQU CYREG_PRT12_SLW

; Boton2
Boton2__0__INTTYPE EQU CYREG_PICU15_INTTYPE4
Boton2__0__MASK EQU 0x10
Boton2__0__PC EQU CYREG_IO_PC_PRT15_PC4
Boton2__0__PORT EQU 15
Boton2__0__SHIFT EQU 4
Boton2__AG EQU CYREG_PRT15_AG
Boton2__AMUX EQU CYREG_PRT15_AMUX
Boton2__BIE EQU CYREG_PRT15_BIE
Boton2__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Boton2__BYP EQU CYREG_PRT15_BYP
Boton2__CTL EQU CYREG_PRT15_CTL
Boton2__DM0 EQU CYREG_PRT15_DM0
Boton2__DM1 EQU CYREG_PRT15_DM1
Boton2__DM2 EQU CYREG_PRT15_DM2
Boton2__DR EQU CYREG_PRT15_DR
Boton2__INP_DIS EQU CYREG_PRT15_INP_DIS
Boton2__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU15_BASE
Boton2__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Boton2__LCD_EN EQU CYREG_PRT15_LCD_EN
Boton2__MASK EQU 0x10
Boton2__PORT EQU 15
Boton2__PRT EQU CYREG_PRT15_PRT
Boton2__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Boton2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Boton2__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Boton2__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Boton2__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Boton2__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Boton2__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Boton2__PS EQU CYREG_PRT15_PS
Boton2__SHIFT EQU 4
Boton2__SLW EQU CYREG_PRT15_SLW

; Buzzer
Buzzer__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Buzzer__0__MASK EQU 0x80
Buzzer__0__PC EQU CYREG_PRT0_PC7
Buzzer__0__PORT EQU 0
Buzzer__0__SHIFT EQU 7
Buzzer__AG EQU CYREG_PRT0_AG
Buzzer__AMUX EQU CYREG_PRT0_AMUX
Buzzer__BIE EQU CYREG_PRT0_BIE
Buzzer__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Buzzer__BYP EQU CYREG_PRT0_BYP
Buzzer__CTL EQU CYREG_PRT0_CTL
Buzzer__DM0 EQU CYREG_PRT0_DM0
Buzzer__DM1 EQU CYREG_PRT0_DM1
Buzzer__DM2 EQU CYREG_PRT0_DM2
Buzzer__DR EQU CYREG_PRT0_DR
Buzzer__INP_DIS EQU CYREG_PRT0_INP_DIS
Buzzer__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Buzzer__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Buzzer__LCD_EN EQU CYREG_PRT0_LCD_EN
Buzzer__MASK EQU 0x80
Buzzer__PORT EQU 0
Buzzer__PRT EQU CYREG_PRT0_PRT
Buzzer__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Buzzer__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Buzzer__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Buzzer__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Buzzer__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Buzzer__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Buzzer__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Buzzer__PS EQU CYREG_PRT0_PS
Buzzer__SHIFT EQU 7
Buzzer__SLW EQU CYREG_PRT0_SLW

; boton1
boton1__0__INTTYPE EQU CYREG_PICU3_INTTYPE7
boton1__0__MASK EQU 0x80
boton1__0__PC EQU CYREG_PRT3_PC7
boton1__0__PORT EQU 3
boton1__0__SHIFT EQU 7
boton1__AG EQU CYREG_PRT3_AG
boton1__AMUX EQU CYREG_PRT3_AMUX
boton1__BIE EQU CYREG_PRT3_BIE
boton1__BIT_MASK EQU CYREG_PRT3_BIT_MASK
boton1__BYP EQU CYREG_PRT3_BYP
boton1__CTL EQU CYREG_PRT3_CTL
boton1__DM0 EQU CYREG_PRT3_DM0
boton1__DM1 EQU CYREG_PRT3_DM1
boton1__DM2 EQU CYREG_PRT3_DM2
boton1__DR EQU CYREG_PRT3_DR
boton1__INP_DIS EQU CYREG_PRT3_INP_DIS
boton1__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU3_BASE
boton1__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
boton1__LCD_EN EQU CYREG_PRT3_LCD_EN
boton1__MASK EQU 0x80
boton1__PORT EQU 3
boton1__PRT EQU CYREG_PRT3_PRT
boton1__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
boton1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
boton1__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
boton1__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
boton1__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
boton1__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
boton1__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
boton1__PS EQU CYREG_PRT3_PS
boton1__SHIFT EQU 7
boton1__SLW EQU CYREG_PRT3_SLW

; Clock_2
Clock_2__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Clock_2__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Clock_2__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Clock_2__CFG2_SRC_SEL_MASK EQU 0x07
Clock_2__INDEX EQU 0x00
Clock_2__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Clock_2__PM_ACT_MSK EQU 0x01
Clock_2__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Clock_2__PM_STBY_MSK EQU 0x01

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 26
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 26
CYDEV_CHIP_MEMBER_4AA EQU 25
CYDEV_CHIP_MEMBER_4AB EQU 30
CYDEV_CHIP_MEMBER_4AC EQU 14
CYDEV_CHIP_MEMBER_4AD EQU 15
CYDEV_CHIP_MEMBER_4AE EQU 16
CYDEV_CHIP_MEMBER_4D EQU 20
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 27
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 24
CYDEV_CHIP_MEMBER_4I EQU 32
CYDEV_CHIP_MEMBER_4J EQU 21
CYDEV_CHIP_MEMBER_4K EQU 22
CYDEV_CHIP_MEMBER_4L EQU 31
CYDEV_CHIP_MEMBER_4M EQU 29
CYDEV_CHIP_MEMBER_4N EQU 11
CYDEV_CHIP_MEMBER_4O EQU 8
CYDEV_CHIP_MEMBER_4P EQU 28
CYDEV_CHIP_MEMBER_4Q EQU 17
CYDEV_CHIP_MEMBER_4R EQU 9
CYDEV_CHIP_MEMBER_4S EQU 12
CYDEV_CHIP_MEMBER_4T EQU 10
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 23
CYDEV_CHIP_MEMBER_4W EQU 13
CYDEV_CHIP_MEMBER_4X EQU 7
CYDEV_CHIP_MEMBER_4Y EQU 18
CYDEV_CHIP_MEMBER_4Z EQU 19
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 33
CYDEV_CHIP_MEMBER_FM3 EQU 37
CYDEV_CHIP_MEMBER_FM4 EQU 38
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 34
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 35
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 36
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4AA_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AB_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AC_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AD_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4AE_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4W_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4X_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Y_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Z_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000000
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
