<?xml version="1.0" encoding="UTF-8"?>
<!-- Copyright (C) 2016-2024 by Arm Limited. All rights reserved. -->

<configurations revision="3">
  <configuration counter="ARM_ARM11_ccnt" event="0xff" />
  <configuration counter="ARM_ARM11_cnt0" event="0x7" />
  <configuration counter="ARM_ARM11_cnt1" event="0xb" />
  <configuration counter="ARM_ARM11MPCore_ccnt" event="0xff" />
  <configuration counter="ARM_ARM11MPCore_cnt0" event="0x08" />
  <configuration counter="ARM_ARM11MPCore_cnt1" event="0x0b" />
  <configuration counter="Scorpion_ccnt" event="0xff" />
  <configuration counter="Scorpion_cnt0" event="0x08" />
  <configuration counter="Scorpion_cnt1" event="0x10" />
  <configuration counter="ScorpionMP_ccnt" event="0xff" />
  <configuration counter="ScorpionMP_cnt0" event="0x08" />
  <configuration counter="ScorpionMP_cnt1" event="0x10" />
  <configuration counter="Krait_ccnt" event="0xff" />
  <configuration counter="Krait_cnt0" event="0x08" />
  <configuration counter="Krait_cnt1" event="0x10" />
  <configuration counter="ARMv8_Cavium_Thunder_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cavium_Thunder_cnt0" event="0x8" />
  <configuration counter="ARMv8_Cavium_Thunder_cnt1" event="0x10" />
  <configuration counter="ARMv8_Cavium_Thunder_cnt2" event="0x12" />
  <configuration counter="ARMv8_Cavium_Thunder_cnt3" event="0x03" />
  <configuration counter="ARMv8_Cavium_Thunder_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_Silver_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_Silver_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_Silver_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_Silver_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_Silver_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_Silver_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_Gold_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_Gold_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_Gold_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_Gold_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_Gold_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_Gold_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_2x0_Silver_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_3x0_Silver_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_4x0_Silver_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_2x0_Gold_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_3x0_Gold_cnt4" event="0x04" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_ccnt" event="0x11" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_cnt0" event="0x8" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_cnt1" event="0x10" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_cnt2" event="0x12" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_cnt3" event="0x03" />
  <configuration counter="ARMv8_Kryo_4x0_Gold_cnt4" event="0x04" />
  <configuration counter="ARMv7_Cortex_A15_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A15_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A15_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A15_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A15_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A15_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv7_Cortex_A15_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv7_Cortex_A17_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A17_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A17_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A17_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A17_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A17_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv7_Cortex_A17_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv7_Cortex_A5_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A5_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A5_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A5_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A5_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A5_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv7_Cortex_A7_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A7_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A7_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A7_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A7_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A7_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv7_Cortex_A8_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A8_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A8_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A8_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A8_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A8_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv7_Cortex_A9_ccnt" event="0xff" />
  <configuration counter="ARMv7_Cortex_A9_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv7_Cortex_A9_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv7_Cortex_A9_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv7_Cortex_A9_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv7_Cortex_A9_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Ampere_eMAG_ccnt" event="0x11" />
  <configuration counter="ARMv8_Ampere_eMAG_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Ampere_eMAG_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Ampere_eMAG_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Ampere_eMAG_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Ampere_eMAG_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Ampere_eMAG_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A32_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A32_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A32_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A32_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A32_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A32_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A34_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A34_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A34_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A34_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A34_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A34_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A35_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A35_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A35_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A35_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A35_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A35_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A35_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A510_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A510_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A510_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A510_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A510_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A510_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A510_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A510_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A510_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A510_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_A510_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_A510_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_A53_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A53_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A53_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A53_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A53_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A53_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A55_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A55_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A55_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A55_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A55_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A55_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A55_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A55_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A55_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A57_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A57_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A57_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A57_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A57_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A57_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A57_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A65AE_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A65AE_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A65AE_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A710_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A710_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A710_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A710_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A710_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A710_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A710_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A710_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A710_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A710_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_A710_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_A710_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_A72_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A72_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A72_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A72_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A72_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A72_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A72_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A73_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A73_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A73_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A73_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A73_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A73_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A73_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A75_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A75_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A75_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A75_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A75_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A75_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A75_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A75_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A75_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A76_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A76_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A76_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A76_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A76_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A76_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A76_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A76_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A76_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A77_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A77_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A77_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A77_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A77_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A77_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A77_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A77_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A77_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A78AE_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A78AE_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_A78AE_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_A78C_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A78C_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A78C_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A78C_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78C_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A78C_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A78C_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A78C_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A78C_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A78C_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78C_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_A78C_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_A78_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_A78_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_A78_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_A78_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_A78_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_A78_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_A78_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_A78_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_A78_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_A78_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_A78_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_X1_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_X1_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_X1_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_X1_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_X1_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_X1_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_X1_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_X1_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_X1_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_X1_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_X1_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_X1_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_X1C_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_X1C_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_X1C_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_X1C_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_X1C_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_X1C_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_X1C_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_X1C_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_X1C_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_X1C_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_X1C_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_X1C_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Cortex_X2_ccnt" event="0x11" />
  <configuration counter="ARMv8_Cortex_X2_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Cortex_X2_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Cortex_X2_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Cortex_X2_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Cortex_X2_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Cortex_X2_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Cortex_X2_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Cortex_X2_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Cortex_X2_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Cortex_X2_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Cortex_X2_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Exynos_M1_ccnt" event="0x11" />
  <configuration counter="ARMv8_Exynos_M1_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Exynos_M1_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Exynos_M1_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Exynos_M1_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Exynos_M1_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Exynos_M1_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Exynos_M3_ccnt" event="0x11" />
  <configuration counter="ARMv8_Exynos_M3_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Exynos_M3_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Exynos_M3_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Exynos_M3_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Exynos_M3_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Exynos_M3_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Exynos_M3_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Exynos_M3_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Neoverse_E1_ccnt" event="0x11" />
  <configuration counter="ARMv8_Neoverse_E1_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Neoverse_E1_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Neoverse_E1_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Neoverse_E1_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Neoverse_E1_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Neoverse_E1_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Neoverse_E1_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Neoverse_E1_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Neoverse_N1_ccnt" event="0x11" />
  <configuration counter="ARMv8_Neoverse_N1_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Neoverse_N1_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Neoverse_N1_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Neoverse_N1_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Neoverse_N1_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Neoverse_N1_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Neoverse_N1_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Neoverse_N1_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Neoverse_N2_ccnt" event="0x11" />
  <configuration counter="ARMv8_Neoverse_N2_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Neoverse_N2_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Neoverse_N2_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Neoverse_N2_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Neoverse_N2_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Neoverse_N2_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Neoverse_N2_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Neoverse_N2_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Neoverse_N2_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Neoverse_N2_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Neoverse_N2_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv8_Neoverse_V1_ccnt" event="0x11" />
  <configuration counter="ARMv8_Neoverse_V1_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv8_Neoverse_V1_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv8_Neoverse_V1_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv8_Neoverse_V1_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv8_Neoverse_V1_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv8_Neoverse_V1_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv8_Neoverse_V1_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv8_Neoverse_V1_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv8_Neoverse_V1_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv8_Neoverse_V1_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv8_Neoverse_V1_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A520_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A520_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A520_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A520_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A520_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A520_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A520_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A520_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A520_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A520_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A520_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_A520_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A520AE_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A520AE_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_A520AE_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A715_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A715_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A715_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A715_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A715_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A715_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A715_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A715_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A715_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A715_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A715_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_A715_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A720_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A720_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A720_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A720_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A720_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A720_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A720_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A720_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A720_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A720_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A720_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_A720_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A720AE_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A720AE_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_A720AE_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A725_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_A725_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_A725_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_A725_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_A725_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_A725_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_A725_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_A725_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_A725_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_A725_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_A725_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_A725_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_X3_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_X3_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_X3_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_X3_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_X3_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_X3_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_X3_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_X3_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_X3_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_X3_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_X3_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_X3_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_X4_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_X4_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_X4_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_X4_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_X4_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_X4_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_X4_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_X4_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_X4_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_X4_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_X4_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Cortex_X4_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_X925_ccnt" event="0x11" />
  <configuration counter="ARMv9_Cortex_X925_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Cortex_X925_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Cortex_X925_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Cortex_X925_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Cortex_X925_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Cortex_X925_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Cortex_X925_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Cortex_X925_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Cortex_X925_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Cortex_X925_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Cortex_X925_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Neoverse_N3_ccnt" event="0x11" />
  <configuration counter="ARMv9_Neoverse_N3_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Neoverse_N3_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Neoverse_N3_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Neoverse_N3_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Neoverse_N3_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Neoverse_N3_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Neoverse_N3_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Neoverse_N3_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Neoverse_N3_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Neoverse_N3_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Neoverse_N3_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Neoverse_V2_ccnt" event="0x11" />
  <configuration counter="ARMv9_Neoverse_V2_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Neoverse_V2_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Neoverse_V2_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V2_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Neoverse_V2_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Neoverse_V2_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Neoverse_V2_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Neoverse_V2_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Neoverse_V2_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V2_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Neoverse_V2_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Neoverse_V3_ccnt" event="0x11" />
  <configuration counter="ARMv9_Neoverse_V3_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Neoverse_V3_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Neoverse_V3_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V3_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Neoverse_V3_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Neoverse_V3_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Neoverse_V3_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Neoverse_V3_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Neoverse_V3_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V3_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Neoverse_V3_cnt10" event="0x3c" /><!-- STALL -->
  <configuration counter="ARMv9_Neoverse_V3AE_ccnt" event="0x11" />
  <configuration counter="ARMv9_Neoverse_V3AE_cnt0" event="0x03" /><!-- L1D_CACHE_REFILL -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt1" event="0x04" /><!-- L1D_CACHE -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt2" event="0x08" /><!-- INST_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt3" event="0x10" /><!-- BR_MIS_PRED -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt4" event="0x12" /><!-- BR_PRED -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt5" event="0x1b" /><!-- INST_SPEC -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt6" event="0x23" /><!-- STALL_FRONTEND -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt7" event="0x24" /><!-- STALL_BACKEND -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt8" event="0x3a" /><!-- OP_RETIRED -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt9" event="0x3b" /><!-- OP_SPEC -->
  <configuration counter="ARMv9_Neoverse_V3AE_cnt10" event="0x3c" /><!-- STALL -->
</configurations>
