# AXI4 master bus interface unit testbench using FIFOs for in and out

+define+TRACE_FILE="tb_vxe_axi4mas_biu_fifo.vcd"
+timescale+1us/100ns
${VXENGINE_HOME}/hw/fifo/src/vxe_fifo.v
src/vxe_axi4mas_biu.v
tb/tb_vxe_axi4mas_biu_fifo.v
