#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jul 19 17:31:58 2021
# Process ID: 16444
# Current directory: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25308 C:\Users\yongj\Desktop\softmc_ddr4\hw\boards\ML605\project_1\project_1.xpr
# Log file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/vivado.log
# Journal file: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/AppData/Roaming/Xilinx/Vivado/2019.2/xhub/board_store'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2020.2/data/ip'.
WARNING: [IP_Flow 19-2162] IP 'pcie_endpoint' is locked:
* IP definition 'v6_pcie (2.5)' for IP 'pcie_endpoint' was not found in the IP Catalog. * Current project part 'xcvu095-ffvb2104-2-e' and the part 'xc6vlx240tff1156-1' used to customize the IP 'pcie_endpoint' do not match.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 1111.957 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci] -no_script -reset -force -quiet
remove_files  -fileset pcie3_ultrascale_0 C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie3_ultrascale_0.xcix' from fileset 'pcie3_ultrascale_0' to fileset 'sources_1'.
INFO: [Project 1-386] Moving file 'C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/pcie3_ultrascale_0/pcie3_ultrascale_0.xci' from fileset 'pcie3_ultrascale_0' to fileset 'sources_1'.
not writing pins
create_ip -name xdma -vendor xilinx.com -library ip -version 4.1 -module_name xdma_0
INFO: [filemgmt 56-101] Creating core container 'c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0.xcix' for IP 'xdma_0'
set_property -dict [list CONFIG.pl_link_cap_max_link_width {X8} CONFIG.axi_data_width {128_bit} CONFIG.axisten_freq {125} CONFIG.pf0_device_id {8018} CONFIG.xdma_axilite_slave {false} CONFIG.xdma_axi_intf_mm {AXI_Stream} CONFIG.PF0_DEVICE_ID_mqdma {9018} CONFIG.PF2_DEVICE_ID_mqdma {9018} CONFIG.PF3_DEVICE_ID_mqdma {9018}] [get_ips xdma_0]
INFO: [Device 21-403] Loading part xcvu095-ffvb2104-2-e
xit::create_sub_core: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2020.395 ; gain = 680.926
generate_target {instantiation_template} [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'xdma_0'...
generate_target all [get_files  c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'xdma_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'xdma_0'...
generate_target: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 2093.977 ; gain = 25.703
catch { config_ip_cache -export [get_ips -all xdma_0] }
export_ip_user_files -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci]
launch_runs xdma_0_synth_1 -jobs 6
[Mon Jul 19 17:36:44 2021] Launched xdma_0_synth_1...
Run output will be captured here: C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.runs/xdma_0_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.srcs/sources_1/ip/xdma_0/xdma_0.xci] -directory C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files -ipstatic_source_dir C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/modelsim} {questa=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/questa} {riviera=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/riviera} {activehdl=C:/Users/yongj/Desktop/softmc_ddr4/hw/boards/ML605/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
