Analysis & Synthesis report for TA1
Fri May 29 11:22:07 2020
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Logic Cells Representing Combinational Loops
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Parameter Settings for User Entity Instance: main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component
 12. Parameter Settings for User Entity Instance: main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component
 13. Parameter Settings for User Entity Instance: main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component
 14. Parameter Settings for User Entity Instance: main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component
 15. Parameter Settings for User Entity Instance: normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component
 16. Parameter Settings for User Entity Instance: normalize:inst1|lpm_mux0:inst24|LPM_MUX:lpm_mux_component
 17. Parameter Settings for User Entity Instance: lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component
 18. Parameter Settings for User Entity Instance: lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component
 19. lpm_shiftreg Parameter Settings by Entity Instance
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                 ;
+-------------------------------+----------------------------------------------+
; Analysis & Synthesis Status   ; Successful - Fri May 29 11:22:07 2020        ;
; Quartus II Version            ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                 ; TA1                                          ;
; Top-level Entity Name         ; normMain                                     ;
; Family                        ; Stratix II                                   ;
; Logic utilization             ; N/A                                          ;
;     Combinational ALUTs       ; 64                                           ;
;     Dedicated logic registers ; 24                                           ;
; Total registers               ; 24                                           ;
; Total pins                    ; 45                                           ;
; Total virtual pins            ; 0                                            ;
; Total block memory bits       ; 0                                            ;
; DSP block 9-bit elements      ; 0                                            ;
; Total PLLs                    ; 0                                            ;
; Total DLLs                    ; 0                                            ;
+-------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; normMain           ; TA1                ;
; Family name                                                                ; Stratix II         ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+
; reg.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/reg.bdf                                                ;
; nop.bdf                          ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/nop.bdf                                                ;
; swap.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/swap.bdf                                               ;
; invert.bdf                       ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/invert.bdf                                             ;
; invert2.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/invert2.bdf                                            ;
; normalize.bdf                    ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/normalize.bdf                                          ;
; lpm_shiftreg3.vhd                ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_shiftreg3.vhd                                      ;
; lpm_shiftreg4.vhd                ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_shiftreg4.vhd                                      ;
; extender6to10.bdf                ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/extender6to10.bdf                                      ;
; main.bdf                         ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/main.bdf                                               ;
; lpm_add_sub2.vhd                 ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_add_sub2.vhd                                       ;
; lpm_add_sub3.vhd                 ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_add_sub3.vhd                                       ;
; muxCor1.bdf                      ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/muxCor1.bdf                                            ;
; normMain.bdf                     ; yes             ; User Block Diagram/Schematic File  ; C:/TAproj/normMain.bdf                                           ;
; lpm_mux0.vhd                     ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_mux0.vhd                                           ;
; lpm_add_sub4.vhd                 ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_add_sub4.vhd                                       ;
; lpm_add_sub5.vhd                 ; yes             ; User Wizard-Generated File         ; C:/TAproj/lpm_add_sub5.vhd                                       ;
; lpm_shiftreg.tdf                 ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_shiftreg.tdf ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_add_sub.tdf  ;
; db/add_sub_h1i.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/TAproj/db/add_sub_h1i.tdf                                     ;
; db/add_sub_i5i.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/TAproj/db/add_sub_i5i.tdf                                     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; c:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf      ;
; db/mux_a4e.tdf                   ; yes             ; Auto-Generated Megafunction        ; C:/TAproj/db/mux_a4e.tdf                                         ;
; db/add_sub_60i.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/TAproj/db/add_sub_60i.tdf                                     ;
; db/add_sub_74i.tdf               ; yes             ; Auto-Generated Megafunction        ; C:/TAproj/db/add_sub_74i.tdf                                     ;
+----------------------------------+-----------------+------------------------------------+------------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 64    ;
; Dedicated logic registers                     ; 24    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 7     ;
;                                               ;       ;
; Total combinational functions                 ; 64    ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 0     ;
;     -- 6 input functions                      ; 7     ;
;     -- 5 input functions                      ; 1     ;
;     -- 4 input functions                      ; 15    ;
;     -- <=3 input functions                    ; 41    ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 32    ;
;     -- extended LUT mode                      ; 0     ;
;     -- arithmetic mode                        ; 32    ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 71    ;
;                                               ;       ;
; Total registers                               ; 24    ;
;     -- Dedicated logic registers              ; 24    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 36    ;
;                                               ;       ;
; I/O pins                                      ; 45    ;
; Maximum fan-out node                          ; Load  ;
; Maximum fan-out                               ; 26    ;
; Total fan-out                                 ; 288   ;
; Average fan-out                               ; 2.17  ;
+-----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                               ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                 ; Library Name ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
; |normMain                                      ; 64 (0)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 45   ; 0            ; |normMain                                                                                           ; work         ;
;    |lpm_add_sub4:inst2|                        ; 12 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|lpm_add_sub4:inst2                                                                        ; work         ;
;       |lpm_add_sub:lpm_add_sub_component|      ; 12 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component                                      ; work         ;
;          |add_sub_74i:auto_generated|          ; 12 (12)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated           ; work         ;
;    |main:inst|                                 ; 46 (2)            ; 24 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst                                                                                 ;              ;
;       |lpm_add_sub2:inst5|                     ; 20 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_add_sub2:inst5                                                              ; work         ;
;          |lpm_add_sub:lpm_add_sub_component|   ; 20 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component                            ; work         ;
;             |add_sub_i5i:auto_generated|       ; 20 (20)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated ; work         ;
;       |lpm_shiftreg3:inst|                     ; 10 (0)            ; 10 (0)       ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_shiftreg3:inst                                                              ; work         ;
;          |lpm_shiftreg:lpm_shiftreg_component| ; 10 (10)           ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component                          ; work         ;
;       |lpm_shiftreg4:inst1|                    ; 4 (0)             ; 4 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_shiftreg4:inst1                                                             ; work         ;
;          |lpm_shiftreg:lpm_shiftreg_component| ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component                         ; work         ;
;       |muxCor1:inst20|                         ; 10 (10)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|muxCor1:inst20                                                                  ; work         ;
;       |reg:inst6|                              ; 0 (0)             ; 10 (10)      ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|main:inst|reg:inst6                                                                       ; work         ;
;    |normalize:inst1|                           ; 6 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|normalize:inst1                                                                           ; work         ;
;       |lpm_mux0:inst23|                        ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|normalize:inst1|lpm_mux0:inst23                                                           ; work         ;
;          |lpm_mux:lpm_mux_component|           ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|normalize:inst1|lpm_mux0:inst23|lpm_mux:lpm_mux_component                                 ; work         ;
;             |mux_a4e:auto_generated|           ; 4 (4)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |normMain|normalize:inst1|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_a4e:auto_generated          ; work         ;
+------------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------+
; Logic Cells Representing Combinational Loops                                                                    ;
+------------------------------------------------------------------------------------------------------------+----+
; Logic Cell Name                                                                                            ;    ;
+------------------------------------------------------------------------------------------------------------+----+
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[5]~11           ;    ;
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[4]~10           ;    ;
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[3]~9            ;    ;
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[2]~8            ;    ;
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[1]~7            ;    ;
; lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated|result_int[0]~6            ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[9]~19 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[8]~18 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[7]~17 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[6]~16 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[5]~15 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[4]~14 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[3]~13 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[2]~12 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[1]~11 ;    ;
; main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated|result_int[0]~10 ;    ;
; Number of logic cells representing combinational loops                                                     ; 16 ;
+------------------------------------------------------------------------------------------------------------+----+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 14    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 ALUTs      ; 16 ALUTs             ; 0 ALUTs                ; Yes        ; |normMain|main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+--------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                     ;
+------------------------+------------+--------------------------------------------------------------------------+
; LPM_WIDTH              ; 4          ; Signed Integer                                                           ;
; LPM_DIRECTION          ; LEFT       ; Untyped                                                                  ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                  ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                  ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                  ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                               ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                             ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                             ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                           ;
+------------------------+------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component ;
+------------------------+------------+-------------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                                    ;
+------------------------+------------+-------------------------------------------------------------------------+
; LPM_WIDTH              ; 10         ; Signed Integer                                                          ;
; LPM_DIRECTION          ; RIGHT      ; Untyped                                                                 ;
; LPM_AVALUE             ; UNUSED     ; Untyped                                                                 ;
; LPM_SVALUE             ; UNUSED     ; Untyped                                                                 ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                                 ;
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                              ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                            ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                            ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                          ;
+------------------------+------------+-------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_h1i ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+----------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                 ;
+------------------------+-------------+----------------------------------------------------------------------+
; LPM_WIDTH              ; 10          ; Signed Integer                                                       ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                              ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                              ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                              ;
; LPM_PIPELINE           ; 0           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                              ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                              ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                              ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                   ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                              ;
; USE_WYS                ; OFF         ; Untyped                                                              ;
; STYLE                  ; FAST        ; Untyped                                                              ;
; CBXI_PARAMETER         ; add_sub_i5i ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                       ;
+------------------------+-------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component ;
+------------------------+------------+------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                             ;
+------------------------+------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 6          ; Signed Integer                                                   ;
; LPM_SIZE               ; 4          ; Signed Integer                                                   ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                                   ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                   ;
; CBXI_PARAMETER         ; mux_a4e    ; Untyped                                                          ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                          ;
+------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: normalize:inst1|lpm_mux0:inst24|LPM_MUX:lpm_mux_component ;
+------------------------+------------+------------------------------------------------------------------+
; Parameter Name         ; Value      ; Type                                                             ;
+------------------------+------------+------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON         ; AUTO_CARRY                                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF        ; IGNORE_CARRY                                                     ;
; AUTO_CASCADE_CHAINS    ; ON         ; AUTO_CASCADE                                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF        ; IGNORE_CASCADE                                                   ;
; LPM_WIDTH              ; 6          ; Signed Integer                                                   ;
; LPM_SIZE               ; 4          ; Signed Integer                                                   ;
; LPM_WIDTHS             ; 2          ; Signed Integer                                                   ;
; LPM_PIPELINE           ; 0          ; Signed Integer                                                   ;
; CBXI_PARAMETER         ; mux_a4e    ; Untyped                                                          ;
; DEVICE_FAMILY          ; Stratix II ; Untyped                                                          ;
+------------------------+------------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                    ;
; STYLE                  ; FAST        ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_60i ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component ;
+------------------------+-------------+------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                       ;
+------------------------+-------------+------------------------------------------------------------+
; LPM_WIDTH              ; 6           ; Signed Integer                                             ;
; LPM_REPRESENTATION     ; UNSIGNED    ; Untyped                                                    ;
; LPM_DIRECTION          ; ADD         ; Untyped                                                    ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                    ;
; LPM_PIPELINE           ; 0           ; Untyped                                                    ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                    ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                    ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                    ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                    ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                    ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                         ;
; DEVICE_FAMILY          ; Stratix II  ; Untyped                                                    ;
; USE_WYS                ; OFF         ; Untyped                                                    ;
; STYLE                  ; FAST        ; Untyped                                                    ;
; CBXI_PARAMETER         ; add_sub_74i ; Untyped                                                    ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                 ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                               ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                               ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                             ;
+------------------------+-------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; lpm_shiftreg Parameter Settings by Entity Instance                                             ;
+----------------------------+-------------------------------------------------------------------+
; Name                       ; Value                                                             ;
+----------------------------+-------------------------------------------------------------------+
; Number of entity instances ; 2                                                                 ;
; Entity Instance            ; main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component ;
;     -- LPM_WIDTH           ; 4                                                                 ;
;     -- LPM_DIRECTION       ; LEFT                                                              ;
; Entity Instance            ; main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component  ;
;     -- LPM_WIDTH           ; 10                                                                ;
;     -- LPM_DIRECTION       ; RIGHT                                                             ;
+----------------------------+-------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Fri May 29 11:22:01 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TA1 -c TA1
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info: Found design unit 1: lpm_add_sub0-SYN
    Info: Found entity 1: lpm_add_sub0
Info: Found 2 design units, including 1 entities, in source file lpm_latch0.vhd
    Info: Found design unit 1: lpm_latch0-SYN
    Info: Found entity 1: lpm_latch0
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg0.vhd
    Info: Found design unit 1: lpm_shiftreg0-SYN
    Info: Found entity 1: lpm_shiftreg0
Info: Found 2 design units, including 1 entities, in source file lpm_counter0.vhd
    Info: Found design unit 1: lpm_counter0-SYN
    Info: Found entity 1: lpm_counter0
Info: Found 2 design units, including 1 entities, in source file lpm_constant0.vhd
    Info: Found design unit 1: lpm_constant0-SYN
    Info: Found entity 1: lpm_constant0
Info: Found 1 design units, including 1 entities, in source file tstmain.bdf
    Info: Found entity 1: TSTmain
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg1.vhd
    Info: Found design unit 1: lpm_shiftreg1-SYN
    Info: Found entity 1: lpm_shiftreg1
Info: Found 1 design units, including 1 entities, in source file tstvict.bdf
    Info: Found entity 1: TSTvict
Info: Found 2 design units, including 1 entities, in source file lpm_latch1.vhd
    Info: Found design unit 1: lpm_latch1-SYN
    Info: Found entity 1: lpm_latch1
Info: Found 1 design units, including 1 entities, in source file reg.bdf
    Info: Found entity 1: reg
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg2.vhd
    Info: Found design unit 1: lpm_shiftreg2-SYN
    Info: Found entity 1: lpm_shiftreg2
Info: Found 1 design units, including 1 entities, in source file shift1.bdf
    Info: Found entity 1: shift1
Info: Found 1 design units, including 1 entities, in source file nop.bdf
    Info: Found entity 1: nop
Info: Found 1 design units, including 1 entities, in source file flgand6.bdf
    Info: Found entity 1: flgAnd6
Info: Found 1 design units, including 1 entities, in source file swap.bdf
    Info: Found entity 1: swap
Info: Found 1 design units, including 1 entities, in source file invert.bdf
    Info: Found entity 1: invert
Info: Found 1 design units, including 1 entities, in source file invert2.bdf
    Info: Found entity 1: invert2
Info: Found 1 design units, including 1 entities, in source file flgand6x2.bdf
    Info: Found entity 1: flgAnd6x2
Info: Found 1 design units, including 1 entities, in source file or6x6.bdf
    Info: Found entity 1: or6x6
Info: Found 1 design units, including 1 entities, in source file orgiper.bdf
    Info: Found entity 1: orGiper
Info: Found 1 design units, including 1 entities, in source file normalize.bdf
    Info: Found entity 1: normalize
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg3.vhd
    Info: Found design unit 1: lpm_shiftreg3-SYN
    Info: Found entity 1: lpm_shiftreg3
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg4.vhd
    Info: Found design unit 1: lpm_shiftreg4-SYN
    Info: Found entity 1: lpm_shiftreg4
Info: Found 1 design units, including 1 entities, in source file extender6to10.bdf
    Info: Found entity 1: extender6to10
Info: Found 1 design units, including 1 entities, in source file main.bdf
    Info: Found entity 1: main
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub1.vhd
    Info: Found design unit 1: lpm_add_sub1-SYN
    Info: Found entity 1: lpm_add_sub1
Info: Found 1 design units, including 1 entities, in source file tstadd.bdf
    Info: Found entity 1: tstAdd
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub2.vhd
    Info: Found design unit 1: lpm_add_sub2-SYN
    Info: Found entity 1: lpm_add_sub2
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub3.vhd
    Info: Found design unit 1: lpm_add_sub3-SYN
    Info: Found entity 1: lpm_add_sub3
Info: Found 1 design units, including 1 entities, in source file muxcor1.bdf
    Info: Found entity 1: muxCor1
Info: Found 1 design units, including 1 entities, in source file normmain.bdf
    Info: Found entity 1: normMain
Info: Found 2 design units, including 1 entities, in source file lpm_mux0.vhd
    Info: Found design unit 1: lpm_mux0-SYN
    Info: Found entity 1: lpm_mux0
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub4.vhd
    Info: Found design unit 1: lpm_add_sub4-SYN
    Info: Found entity 1: lpm_add_sub4
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub5.vhd
    Info: Found design unit 1: lpm_add_sub5-SYN
    Info: Found entity 1: lpm_add_sub5
Info: Found 1 design units, including 1 entities, in source file generator.bdf
    Info: Found entity 1: generator
Info: Found 1 design units, including 1 entities, in source file y1.bdf
    Info: Found entity 1: Y1
Info: Found 1 design units, including 1 entities, in source file y2.bdf
    Info: Found entity 1: Y2
Info: Found 1 design units, including 1 entities, in source file y3.bdf
    Info: Found entity 1: Y3
Info: Found 1 design units, including 1 entities, in source file y4.bdf
    Info: Found entity 1: Y4
Info: Found 1 design units, including 1 entities, in source file q0.bdf
    Info: Found entity 1: Q0
Info: Found 1 design units, including 1 entities, in source file q1.bdf
    Info: Found entity 1: Q1
Info: Found 1 design units, including 1 entities, in source file decoder.bdf
    Info: Found entity 1: decoder
Info: Found 2 design units, including 1 entities, in source file lpm_counter1.vhd
    Info: Found design unit 1: lpm_counter1-SYN
    Info: Found entity 1: lpm_counter1
Info: Found 1 design units, including 1 entities, in source file full.bdf
    Info: Found entity 1: full
Info: Found 2 design units, including 1 entities, in source file lpm_mux1.vhd
    Info: Found design unit 1: lpm_mux1-SYN
    Info: Found entity 1: lpm_mux1
Info: Found 2 design units, including 1 entities, in source file lpm_inv0.vhd
    Info: Found design unit 1: lpm_inv0-SYN
    Info: Found entity 1: lpm_inv0
Info: Found 1 design units, including 1 entities, in source file f5tob6.bdf
    Info: Found entity 1: F5toB6
Info: Found 1 design units, including 1 entities, in source file b6tof5.bdf
    Info: Found entity 1: B6toF5
Info: Found 2 design units, including 1 entities, in source file lpm_inv1.vhd
    Info: Found design unit 1: lpm_inv1-SYN
    Info: Found entity 1: lpm_inv1
Info: Found 2 design units, including 1 entities, in source file lpm_mux2.vhd
    Info: Found design unit 1: lpm_mux2-SYN
    Info: Found entity 1: lpm_mux2
Info: Found 1 design units, including 1 entities, in source file b10tof9.bdf
    Info: Found entity 1: B10toF9
Info: Found 1 design units, including 1 entities, in source file q2.bdf
    Info: Found entity 1: Q2
Info: Found 1 design units, including 1 entities, in source file y5.bdf
    Info: Found entity 1: Y5
Info: Found 1 design units, including 1 entities, in source file y6.bdf
    Info: Found entity 1: Y6
Info: Found 2 design units, including 1 entities, in source file lpm_shiftreg5.vhd
    Info: Found design unit 1: lpm_shiftreg5-SYN
    Info: Found entity 1: lpm_shiftreg5
Info: Found 1 design units, including 1 entities, in source file normmantiss.bdf
    Info: Found entity 1: normMantiss
Info: Found 2 design units, including 1 entities, in source file lpm_dff0.vhd
    Info: Found design unit 1: lpm_dff0-SYN
    Info: Found entity 1: lpm_dff0
Info: Found 2 design units, including 1 entities, in source file lpm_mux3.vhd
    Info: Found design unit 1: lpm_mux3-SYN
    Info: Found entity 1: lpm_mux3
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub6.vhd
    Info: Found design unit 1: lpm_add_sub6-SYN
    Info: Found entity 1: lpm_add_sub6
Info: Found 2 design units, including 1 entities, in source file lpm_add_sub7.vhd
    Info: Found design unit 1: lpm_add_sub7-SYN
    Info: Found entity 1: lpm_add_sub7
Info: Found 2 design units, including 1 entities, in source file lpm_counter2.vhd
    Info: Found design unit 1: lpm_counter2-SYN
    Info: Found entity 1: lpm_counter2
Info: Elaborating entity "normMain" for the top level hierarchy
Info: Elaborating entity "main" for hierarchy "main:inst"
Info: Elaborating entity "extender6to10" for hierarchy "main:inst|extender6to10:inst19"
Info: Elaborating entity "lpm_shiftreg4" for hierarchy "main:inst|lpm_shiftreg4:inst1"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "main:inst|lpm_shiftreg4:inst1|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "LEFT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "4"
Info: Elaborating entity "lpm_shiftreg3" for hierarchy "main:inst|lpm_shiftreg3:inst"
Info: Elaborating entity "lpm_shiftreg" for hierarchy "main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Elaborated megafunction instantiation "main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component"
Info: Instantiated megafunction "main:inst|lpm_shiftreg3:inst|lpm_shiftreg:lpm_shiftreg_component" with the following parameter:
    Info: Parameter "lpm_direction" = "RIGHT"
    Info: Parameter "lpm_type" = "LPM_SHIFTREG"
    Info: Parameter "lpm_width" = "10"
Info: Elaborating entity "reg" for hierarchy "main:inst|reg:inst6"
Info: Elaborating entity "muxCor1" for hierarchy "main:inst|muxCor1:inst20"
Info: Elaborating entity "lpm_add_sub3" for hierarchy "main:inst|lpm_add_sub3:inst7"
Info: Elaborating entity "lpm_add_sub" for hierarchy "main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_h1i.tdf
    Info: Found entity 1: add_sub_h1i
Info: Elaborating entity "add_sub_h1i" for hierarchy "main:inst|lpm_add_sub3:inst7|lpm_add_sub:lpm_add_sub_component|add_sub_h1i:auto_generated"
Info: Elaborating entity "lpm_add_sub2" for hierarchy "main:inst|lpm_add_sub2:inst5"
Info: Elaborating entity "lpm_add_sub" for hierarchy "main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "10"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_i5i.tdf
    Info: Found entity 1: add_sub_i5i
Info: Elaborating entity "add_sub_i5i" for hierarchy "main:inst|lpm_add_sub2:inst5|lpm_add_sub:lpm_add_sub_component|add_sub_i5i:auto_generated"
Info: Elaborating entity "normalize" for hierarchy "normalize:inst1"
Info: Elaborating entity "lpm_mux0" for hierarchy "normalize:inst1|lpm_mux0:inst23"
Info: Elaborating entity "LPM_MUX" for hierarchy "normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component"
Info: Elaborated megafunction instantiation "normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component"
Info: Instantiated megafunction "normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component" with the following parameter:
    Info: Parameter "LPM_WIDTH" = "6"
    Info: Parameter "LPM_SIZE" = "4"
    Info: Parameter "LPM_WIDTHS" = "2"
    Info: Parameter "LPM_PIPELINE" = "0"
    Info: Parameter "LPM_TYPE" = "LPM_MUX"
    Info: Parameter "LPM_HINT" = "UNUSED"
Info: Found 1 design units, including 1 entities, in source file db/mux_a4e.tdf
    Info: Found entity 1: mux_a4e
Info: Elaborating entity "mux_a4e" for hierarchy "normalize:inst1|lpm_mux0:inst23|LPM_MUX:lpm_mux_component|mux_a4e:auto_generated"
Info: Elaborating entity "nop" for hierarchy "normalize:inst1|nop:inst9"
Info: Elaborating entity "swap" for hierarchy "normalize:inst1|swap:inst11"
Info: Elaborating entity "invert2" for hierarchy "normalize:inst1|invert2:inst12"
Info: Elaborating entity "invert" for hierarchy "normalize:inst1|invert2:inst12|invert:inst"
Info: Elaborating entity "lpm_add_sub5" for hierarchy "lpm_add_sub5:inst3"
Info: Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "6"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_60i.tdf
    Info: Found entity 1: add_sub_60i
Info: Elaborating entity "add_sub_60i" for hierarchy "lpm_add_sub5:inst3|lpm_add_sub:lpm_add_sub_component|add_sub_60i:auto_generated"
Info: Elaborating entity "lpm_add_sub4" for hierarchy "lpm_add_sub4:inst2"
Info: Elaborating entity "lpm_add_sub" for hierarchy "lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Elaborated megafunction instantiation "lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component"
Info: Instantiated megafunction "lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component" with the following parameter:
    Info: Parameter "lpm_direction" = "ADD"
    Info: Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info: Parameter "lpm_representation" = "UNSIGNED"
    Info: Parameter "lpm_type" = "LPM_ADD_SUB"
    Info: Parameter "lpm_width" = "6"
Info: Found 1 design units, including 1 entities, in source file db/add_sub_74i.tdf
    Info: Found entity 1: add_sub_74i
Info: Elaborating entity "add_sub_74i" for hierarchy "lpm_add_sub4:inst2|lpm_add_sub:lpm_add_sub_component|add_sub_74i:auto_generated"
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer normalize:inst1|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l1_w5_n0_mux_dataout~synth
Warning: Clock multiplexers are found and protected
    Warning: Found clock multiplexer normalize:inst1|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w5_n0_mux_dataout~synth
    Warning: Found clock multiplexer normalize:inst1|lpm_mux0:inst23|lpm_mux:lpm_mux_component|mux_a4e:auto_generated|l2_w4_n0_mux_dataout~synth
Warning: Ignored assignments for entity "TA1" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity TA1 -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity TA1 -section_id "Root Region" was ignored
Warning: Ignored assignments for entity "TSTmain" -- entity does not exist in design
    Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity TSTmain -section_id "Root Region" was ignored
    Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity TSTmain -section_id "Root Region" was ignored
Info: Implemented 109 device resources after synthesis - the final resource count might be different
    Info: Implemented 28 input pins
    Info: Implemented 17 output pins
    Info: Implemented 64 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Fri May 29 11:22:07 2020
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:08


