<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p62" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_62{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_62{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_62{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_62{left:69px;bottom:923px;letter-spacing:-0.15px;}
#t5_62{left:69px;bottom:903px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t6_62{left:84px;bottom:886px;letter-spacing:-0.11px;}
#t7_62{left:69px;bottom:866px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t8_62{left:69px;bottom:798px;letter-spacing:0.14px;}
#t9_62{left:150px;bottom:798px;letter-spacing:0.2px;word-spacing:-0.02px;}
#ta_62{left:149px;bottom:772px;letter-spacing:0.22px;word-spacing:-0.03px;}
#tb_62{left:69px;bottom:747px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_62{left:69px;bottom:730px;letter-spacing:-0.2px;word-spacing:-0.41px;}
#td_62{left:69px;bottom:567px;letter-spacing:0.14px;}
#te_62{left:150px;bottom:567px;letter-spacing:0.2px;word-spacing:-0.02px;}
#tf_62{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tg_62{left:69px;bottom:525px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_62{left:69px;bottom:509px;letter-spacing:-0.13px;}
#ti_62{left:101px;bottom:515px;}
#tj_62{left:116px;bottom:509px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tk_62{left:75px;bottom:1063px;letter-spacing:-0.12px;}
#tl_62{left:75px;bottom:1046px;letter-spacing:-0.12px;}
#tm_62{left:75px;bottom:1030px;letter-spacing:-0.13px;word-spacing:0.01px;}
#tn_62{left:75px;bottom:1013px;letter-spacing:-0.11px;}
#to_62{left:75px;bottom:996px;letter-spacing:-0.12px;word-spacing:-0.73px;}
#tp_62{left:75px;bottom:979px;letter-spacing:-0.14px;}
#tq_62{left:211px;bottom:1063px;letter-spacing:-0.17px;}
#tr_62{left:283px;bottom:1063px;letter-spacing:-0.1px;word-spacing:-0.01px;}
#ts_62{left:284px;bottom:1046px;letter-spacing:-0.12px;}
#tt_62{left:284px;bottom:1030px;letter-spacing:-0.11px;}
#tu_62{left:284px;bottom:1013px;letter-spacing:-0.12px;}
#tv_62{left:284px;bottom:996px;letter-spacing:-0.13px;}
#tw_62{left:424px;bottom:1063px;letter-spacing:-0.14px;}
#tx_62{left:502px;bottom:1063px;letter-spacing:-0.14px;word-spacing:0.01px;}
#ty_62{left:502px;bottom:1046px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tz_62{left:502px;bottom:1030px;letter-spacing:-0.14px;word-spacing:-0.01px;}
#t10_62{left:502px;bottom:1013px;letter-spacing:-0.15px;}
#t11_62{left:588px;bottom:1063px;letter-spacing:-0.13px;}
#t12_62{left:682px;bottom:1063px;letter-spacing:-0.14px;}
#t13_62{left:758px;bottom:1063px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_62{left:758px;bottom:1046px;letter-spacing:-0.11px;}
#t15_62{left:758px;bottom:1030px;letter-spacing:-0.11px;}
#t16_62{left:758px;bottom:1013px;letter-spacing:-0.13px;}
#t17_62{left:758px;bottom:996px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t18_62{left:263px;bottom:686px;letter-spacing:0.11px;word-spacing:0.03px;}
#t19_62{left:339px;bottom:686px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1a_62{left:75px;bottom:663px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1b_62{left:626px;bottom:663px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1c_62{left:75px;bottom:639px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1d_62{left:626px;bottom:639px;letter-spacing:-0.14px;}
#t1e_62{left:292px;bottom:464px;letter-spacing:0.12px;word-spacing:0.02px;}
#t1f_62{left:369px;bottom:464px;letter-spacing:0.12px;word-spacing:0.01px;}
#t1g_62{left:75px;bottom:441px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t1h_62{left:626px;bottom:441px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1i_62{left:75px;bottom:417px;letter-spacing:-0.12px;}
#t1j_62{left:626px;bottom:417px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1k_62{left:75px;bottom:393px;letter-spacing:-0.13px;}
#t1l_62{left:626px;bottom:393px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1m_62{left:75px;bottom:368px;letter-spacing:-0.12px;}
#t1n_62{left:626px;bottom:368px;letter-spacing:-0.14px;}
#t1o_62{left:194px;bottom:1086px;letter-spacing:0.11px;word-spacing:0.03px;}
#t1p_62{left:270px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.01px;}

.s1_62{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_62{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_62{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s4_62{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s5_62{font-size:21px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s6_62{font-size:14px;font-family:Verdana_13-;color:#000;}
.s7_62{font-size:11px;font-family:Verdana_13-;color:#000;}
.s8_62{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s9_62{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts62" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg62Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg62" style="-webkit-user-select: none;"><object width="935" height="1210" data="62/62.svg" type="image/svg+xml" id="pdf62" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_62" class="t s1_62">2-28 </span><span id="t2_62" class="t s1_62">Vol. 1 </span>
<span id="t3_62" class="t s2_62">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_62" class="t s3_62">NOTE: </span>
<span id="t5_62" class="t s4_62">1. The register size and external data bus size are given in bits. Note also that each 32-bit general-purpose (GP) registers can be </span>
<span id="t6_62" class="t s4_62">addressed as an 8- or a 16-bit data registers in all of the processors. </span>
<span id="t7_62" class="t s4_62">2. Internal data paths are 2 to 4 times wider than the external data bus for each processor. </span>
<span id="t8_62" class="t s5_62">2.4 </span><span id="t9_62" class="t s5_62">PLANNED REMOVAL OF INTEL® INSTRUCTION SET ARCHITECTURE AND </span>
<span id="ta_62" class="t s5_62">FEATURES FROM UPCOMING PRODUCTS </span>
<span id="tb_62" class="t s6_62">This section lists Intel Instruction Set Architecture (ISA) and features that Intel plans to remove from select prod- </span>
<span id="tc_62" class="t s6_62">ucts starting from a specific year. </span>
<span id="td_62" class="t s5_62">2.5 </span><span id="te_62" class="t s5_62">INTEL® INSTRUCTION SET ARCHITECTURE AND FEATURES REMOVED </span>
<span id="tf_62" class="t s6_62">This section lists Intel ISA and features that Intel has already removed for select upcoming products. All sections </span>
<span id="tg_62" class="t s6_62">relevant to the removed features will be identified as such and may be moved to an archived section in future </span>
<span id="th_62" class="t s6_62">Intel </span>
<span id="ti_62" class="t s7_62">® </span>
<span id="tj_62" class="t s6_62">64 and IA-32 Architectures Software Developer's Manual releases. </span>
<span id="tk_62" class="t s4_62">Intel Pentium 4 </span>
<span id="tl_62" class="t s4_62">Processor </span>
<span id="tm_62" class="t s4_62">Supporting Hyper- </span>
<span id="tn_62" class="t s4_62">Threading </span>
<span id="to_62" class="t s4_62">Technology at 90 nm </span>
<span id="tp_62" class="t s4_62">process </span>
<span id="tq_62" class="t s4_62">2004 </span><span id="tr_62" class="t s4_62">3.40 GHz, Intel </span>
<span id="ts_62" class="t s4_62">NetBurst </span>
<span id="tt_62" class="t s4_62">Microarchitecture, </span>
<span id="tu_62" class="t s4_62">HyperThreading </span>
<span id="tv_62" class="t s4_62">Technology </span>
<span id="tw_62" class="t s4_62">125 M </span><span id="tx_62" class="t s4_62">32 GP </span>
<span id="ty_62" class="t s4_62">80 FPU </span>
<span id="tz_62" class="t s4_62">64 MMX </span>
<span id="t10_62" class="t s4_62">128 XMM </span>
<span id="t11_62" class="t s4_62">64 </span><span id="t12_62" class="t s4_62">64 GB </span><span id="t13_62" class="t s4_62">12K μop </span>
<span id="t14_62" class="t s4_62">Execution </span>
<span id="t15_62" class="t s4_62">Trace Cache; </span>
<span id="t16_62" class="t s4_62">L1: 16KB </span>
<span id="t17_62" class="t s4_62">L2: 1 MB </span>
<span id="t18_62" class="t s8_62">Table 2-4. </span><span id="t19_62" class="t s8_62">Planned Intel® ISA and Features Removal List </span>
<span id="t1a_62" class="t s9_62">Intel ISA/Feature </span><span id="t1b_62" class="t s9_62">Year of Removal </span>
<span id="t1c_62" class="t s4_62">xAPIC mode </span><span id="t1d_62" class="t s4_62">2025 onwards </span>
<span id="t1e_62" class="t s8_62">Table 2-5. </span><span id="t1f_62" class="t s8_62">Intel® ISA and Features Removal List </span>
<span id="t1g_62" class="t s9_62">Intel ISA/Feature </span><span id="t1h_62" class="t s9_62">Year of Removal </span>
<span id="t1i_62" class="t s4_62">Intel® Memory Protection Extensions (Intel® MPX) </span><span id="t1j_62" class="t s4_62">2019 onwards </span>
<span id="t1k_62" class="t s4_62">MSR_TEST_CTRL, bit 31 (MSR address 33H) </span><span id="t1l_62" class="t s4_62">2019 onwards </span>
<span id="t1m_62" class="t s4_62">Hardware Lock Elision (HLE) </span><span id="t1n_62" class="t s4_62">2019 onwards </span>
<span id="t1o_62" class="t s8_62">Table 2-3. </span><span id="t1p_62" class="t s8_62">Key Features of Previous Generations of IA-32 Processors (Contd.) </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
