-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom is 
    generic(
             DWIDTH     : integer := 4093; 
             AWIDTH     : integer := 1; 
             MEM_SIZE    : integer := 2
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "1011111010001000111010001011000010110111110111111011111110110111010001111100100011110000000100010010011111100001010001111111000101101111110000001011000000000110011101111110000000011001011011110011011011000000101100001000111111011110111011101100100001000111000111111111011111011110110110010101100110001111100101110101111101011111010100000001111110100001011000010000111111011111011000000101000111001110001011100111100100000010010101111100110110110000000100000010011110001111100010001110000101100000100001111001011010101111001100001011100011010110011011100111100001001001100000011001111110000111101110000000011110011000100011110110011111100010000010010111000001101101111000001000100011001000100011111101011000110101111110010100100101100111111011111010011111101000010100101101100111001111101011101110100000001000001111101100000000100111111111111101100101100000111101111101111100100110111010000101100011000000110110000101111110000111110001111110100000010000101000000001100001000111011101111000100110101001110111111011100000111001110001110110100011011000010001111111011110110000100000000000100001000000111011111010111101110001001000001000100001000111100101110011100001101111101000001101111100100111010000011110000011110111100101110111111100001000100101101110111010101001101001110001011001000000111001111111011111000000011000010110011100011111001111110000000011001000011001110011100000101001011001101001111010010000100000011110100101110000000100000101100110010110001101011011111010000001000011111011011111011111110100000101100010110111110111111100011010000000000010001000111110111101100111111011000111111101001101011110100001100010011001111010011101101000000101111111011110110110100001111111100101101111101001101011100010001000011101110001100010000111010010000001000100100000100101111011011101101111100110001101000000001000000110100000000111010111111101110011011010111001011000000100111101111110100010000001100010101000011010000111000000000111011111111110011010101111011010000101000001111111100011110011000100111000010110000101100001000110010110001000010111001111001110000100100000010001001000000110011101010111101010001101000011100001001101111111111001011111010000000111000001001000110011111000011111001111101111111100011111010000101000000001111110010000111001011101111100101111100110000000100110011000010010001000000001001001010100001110000100100111110000000010011100000000001010001000111110111000101101111110011101001110100100000010011011010110110110001110000110010000111011111011111100000111000111111101000000100001100010010101011101101110010100001100000000100111011100000010100000111000010000001011011100010000000100001111100010101000010111101000011101001110101100010001000101010000011011111011111110001000100000001010100011110111111001111011011101011111011000010010111111110110101110101001101011111101110111111101000110010010001011101011011010101000011000100111100100001111000101111000000010010111101101100110100001101000010100010111100000111111111000000100100100000111011010010110111110011000110110001101111100110110100101111100000100110000000101100100000111111111000100000000111101010000101100000110011111101111101011101010011110000000010100000101000000100000010110010101000100100000010001110011011011010111110000001011000011000010000111111111001000101000001101101111111001010111010110001010000000001001101011110011011111111111010000000000000000111000111100001110100001011110111111110111111111000001011011110011010110010000110100100011011111010101110110010000100011010001100011111111111010100110101100010011111111011000101000000110100001011111111110011000100101001000111111110011000010111000111001110100100000010111000000001011011001001110110110001001100111111001010011111001000001001111011010001100100010010110110101101111100000000001000101110110111101000111011000000000011100100111100110001101100100010001011001111110000000101111111010001000000101010001010000000111111010111000010101100010000000111000001111111011111101011111011011110010111110010001001010001011100001101000010011110000111100001001100000010110011100000110110010000101000010100111110101110010111100110111101000010010100001111", 
    1 => "0100011111001000011001101000100000011111001110000010011011101111100010000100011101010000001110000101011000010111001001100001111110101101101011111010111100100000110011110011011111011111111101111111100010100000001010000110111110011111001110001000100001111000100001110110000000010111111111110111111100101000100011111101000000001111101010000001111100111111010001111100100110010111011011111110100001010000101110010111011101101001101011111101011100000000100101101000111011100110110100000111111011100000000011110110011111011000100010000100011111110000000110000110100000011000011111110001011101111000001000000110000011011000011101111000000110110111101000000010011101011111111100001001000000000111110001111101100001111000001011110101000001011000000011110011100000100111000000010101111010001110111001101110000010010111110000001000111101000111111001110001100000101110111001111010011111100000111010010000011100101111101000000010111010000000011010001001011011000111000100001010111110001000001101111100000001010111000001111000000000100001011001111111011100100110001110001011011000100000000101100101111110000111010001111010000000101000000000000110000000101111011010001110000101000110110010010011000001011010000011111001000011101111111100010101111111000001100111111011000000011000000101110001000100100000010111111101011101111111111001111111000011101111110111110101111111100000001011111011011111000000010100010011000011101111101010000001011110001111100111111010000001110000010010010110100000001001111011101101100110011000101000010110011110000111111011110110000000110000010000000010111110110000000000001010100000011111111110011001000000000001011001110101100000001001000010001100111100110111111010000111000011111111110101111100100001101000011110000001000100000000010010001100111101100110111010001011111000110111110101111110100010101111000010000100011011101000001100001010100001011001011111110100000001101000110110100111011001010001101010001101100100110111011000001110100011001000110111110000000001010111110000000100000010100000101010001100011011100111100110100100111110111001000001111111011101100111110001110101100001111111010100000101011110101111101001110011100000101001000011101001000001011111110101111010000010110000000001111110111010011000001101111010011111110111110000000101100101011111101000000100011111011101110110001010111111110111101001110100011110000111001111110111011000010001011001110100011100010000011010000010111111100111111010001110100000011000101100000000100001010000011011101100100011001110100111110100011011011000010101100100011110000110000110000101011011101000111011111000011110001111001111111101011111000000011011101000011111100110100100001010100000100111111110000110011101011111100101111110011100110000001111110110111100000111111000000100100001110000100100011000111100011111110010001101011110111000000000001001011110000000011001111111100011110000100100010000011100100110110110001101000101111110101100001011000000110000100111110010000000111001000011110011111100111110011110001010111100110111101101110110011111001001000000001111000010111110001111111001000001110110101100000100000000111000000001111110100000011000010010000000000001011000011010001011100000001111100100000000111100100111101100001100100100100001000011101001111110101111101111110111111111010110000100011010111110101000001110001011011110011001001011111100000101010000101101111001100001010111111010000000000001011000100110011100011111001000011000000010100011110111101000010110011100110111101000010100100000111111001111110000000101010000010001111101111110001000101101110000011011100110101010001000111110101000000111101001011011010111110110001100000110010000111010001011000000001000111010000011011111101111010001100000000010101111000111111000111100100000110010010001000001110000010011111000000111001111011100010000011111010001001101111000111110100111111001101011111111111110100100001111111011011110111011101100100001110111010000001010000101000111101100100110100001011001111011110011111111011111101111110001000001001111110100001100111110110111111001110111111110000000001001111100000010011111110111111110000001010111110111111100111110110" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V is
    generic (
        DataWidth : INTEGER := 4093;
        AddressRange : INTEGER := 2;
        AddressWidth : INTEGER := 1);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V is
    component dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom_U :  component dense_wrapper_ap_fixed_24_16_0_0_0_ap_fixed_24_16_0_0_0_config15_s_w15_V_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


