
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//fsck.cramfs_gcc_-O1:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017d0 <.init>:
  4017d0:	stp	x29, x30, [sp, #-16]!
  4017d4:	mov	x29, sp
  4017d8:	bl	401cf0 <ferror@plt+0x60>
  4017dc:	ldp	x29, x30, [sp], #16
  4017e0:	ret

Disassembly of section .plt:

00000000004017f0 <memcpy@plt-0x20>:
  4017f0:	stp	x16, x30, [sp, #-16]!
  4017f4:	adrp	x16, 417000 <ferror@plt+0x15370>
  4017f8:	ldr	x17, [x16, #4088]
  4017fc:	add	x16, x16, #0xff8
  401800:	br	x17
  401804:	nop
  401808:	nop
  40180c:	nop

0000000000401810 <memcpy@plt>:
  401810:	adrp	x16, 418000 <ferror@plt+0x16370>
  401814:	ldr	x17, [x16]
  401818:	add	x16, x16, #0x0
  40181c:	br	x17

0000000000401820 <memmove@plt>:
  401820:	adrp	x16, 418000 <ferror@plt+0x16370>
  401824:	ldr	x17, [x16, #8]
  401828:	add	x16, x16, #0x8
  40182c:	br	x17

0000000000401830 <_exit@plt>:
  401830:	adrp	x16, 418000 <ferror@plt+0x16370>
  401834:	ldr	x17, [x16, #16]
  401838:	add	x16, x16, #0x10
  40183c:	br	x17

0000000000401840 <strtoul@plt>:
  401840:	adrp	x16, 418000 <ferror@plt+0x16370>
  401844:	ldr	x17, [x16, #24]
  401848:	add	x16, x16, #0x18
  40184c:	br	x17

0000000000401850 <strlen@plt>:
  401850:	adrp	x16, 418000 <ferror@plt+0x16370>
  401854:	ldr	x17, [x16, #32]
  401858:	add	x16, x16, #0x20
  40185c:	br	x17

0000000000401860 <fputs@plt>:
  401860:	adrp	x16, 418000 <ferror@plt+0x16370>
  401864:	ldr	x17, [x16, #40]
  401868:	add	x16, x16, #0x28
  40186c:	br	x17

0000000000401870 <exit@plt>:
  401870:	adrp	x16, 418000 <ferror@plt+0x16370>
  401874:	ldr	x17, [x16, #48]
  401878:	add	x16, x16, #0x30
  40187c:	br	x17

0000000000401880 <dup@plt>:
  401880:	adrp	x16, 418000 <ferror@plt+0x16370>
  401884:	ldr	x17, [x16, #56]
  401888:	add	x16, x16, #0x38
  40188c:	br	x17

0000000000401890 <strtod@plt>:
  401890:	adrp	x16, 418000 <ferror@plt+0x16370>
  401894:	ldr	x17, [x16, #64]
  401898:	add	x16, x16, #0x40
  40189c:	br	x17

00000000004018a0 <geteuid@plt>:
  4018a0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018a4:	ldr	x17, [x16, #72]
  4018a8:	add	x16, x16, #0x48
  4018ac:	br	x17

00000000004018b0 <inflate@plt>:
  4018b0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018b4:	ldr	x17, [x16, #80]
  4018b8:	add	x16, x16, #0x50
  4018bc:	br	x17

00000000004018c0 <__xmknod@plt>:
  4018c0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018c4:	ldr	x17, [x16, #88]
  4018c8:	add	x16, x16, #0x58
  4018cc:	br	x17

00000000004018d0 <__cxa_atexit@plt>:
  4018d0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018d4:	ldr	x17, [x16, #96]
  4018d8:	add	x16, x16, #0x60
  4018dc:	br	x17

00000000004018e0 <fputc@plt>:
  4018e0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018e4:	ldr	x17, [x16, #104]
  4018e8:	add	x16, x16, #0x68
  4018ec:	br	x17

00000000004018f0 <crc32@plt>:
  4018f0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4018f4:	ldr	x17, [x16, #112]
  4018f8:	add	x16, x16, #0x70
  4018fc:	br	x17

0000000000401900 <lseek@plt>:
  401900:	adrp	x16, 418000 <ferror@plt+0x16370>
  401904:	ldr	x17, [x16, #120]
  401908:	add	x16, x16, #0x78
  40190c:	br	x17

0000000000401910 <snprintf@plt>:
  401910:	adrp	x16, 418000 <ferror@plt+0x16370>
  401914:	ldr	x17, [x16, #128]
  401918:	add	x16, x16, #0x80
  40191c:	br	x17

0000000000401920 <localeconv@plt>:
  401920:	adrp	x16, 418000 <ferror@plt+0x16370>
  401924:	ldr	x17, [x16, #136]
  401928:	add	x16, x16, #0x88
  40192c:	br	x17

0000000000401930 <fileno@plt>:
  401930:	adrp	x16, 418000 <ferror@plt+0x16370>
  401934:	ldr	x17, [x16, #144]
  401938:	add	x16, x16, #0x90
  40193c:	br	x17

0000000000401940 <fsync@plt>:
  401940:	adrp	x16, 418000 <ferror@plt+0x16370>
  401944:	ldr	x17, [x16, #152]
  401948:	add	x16, x16, #0x98
  40194c:	br	x17

0000000000401950 <malloc@plt>:
  401950:	adrp	x16, 418000 <ferror@plt+0x16370>
  401954:	ldr	x17, [x16, #160]
  401958:	add	x16, x16, #0xa0
  40195c:	br	x17

0000000000401960 <zError@plt>:
  401960:	adrp	x16, 418000 <ferror@plt+0x16370>
  401964:	ldr	x17, [x16, #168]
  401968:	add	x16, x16, #0xa8
  40196c:	br	x17

0000000000401970 <chmod@plt>:
  401970:	adrp	x16, 418000 <ferror@plt+0x16370>
  401974:	ldr	x17, [x16, #176]
  401978:	add	x16, x16, #0xb0
  40197c:	br	x17

0000000000401980 <open@plt>:
  401980:	adrp	x16, 418000 <ferror@plt+0x16370>
  401984:	ldr	x17, [x16, #184]
  401988:	add	x16, x16, #0xb8
  40198c:	br	x17

0000000000401990 <__strtol_internal@plt>:
  401990:	adrp	x16, 418000 <ferror@plt+0x16370>
  401994:	ldr	x17, [x16, #192]
  401998:	add	x16, x16, #0xc0
  40199c:	br	x17

00000000004019a0 <strncmp@plt>:
  4019a0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019a4:	ldr	x17, [x16, #200]
  4019a8:	add	x16, x16, #0xc8
  4019ac:	br	x17

00000000004019b0 <bindtextdomain@plt>:
  4019b0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019b4:	ldr	x17, [x16, #208]
  4019b8:	add	x16, x16, #0xd0
  4019bc:	br	x17

00000000004019c0 <__libc_start_main@plt>:
  4019c0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019c4:	ldr	x17, [x16, #216]
  4019c8:	add	x16, x16, #0xd8
  4019cc:	br	x17

00000000004019d0 <fgetc@plt>:
  4019d0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019d4:	ldr	x17, [x16, #224]
  4019d8:	add	x16, x16, #0xe0
  4019dc:	br	x17

00000000004019e0 <memset@plt>:
  4019e0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019e4:	ldr	x17, [x16, #232]
  4019e8:	add	x16, x16, #0xe8
  4019ec:	br	x17

00000000004019f0 <__strtoul_internal@plt>:
  4019f0:	adrp	x16, 418000 <ferror@plt+0x16370>
  4019f4:	ldr	x17, [x16, #240]
  4019f8:	add	x16, x16, #0xf0
  4019fc:	br	x17

0000000000401a00 <getpagesize@plt>:
  401a00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a04:	ldr	x17, [x16, #248]
  401a08:	add	x16, x16, #0xf8
  401a0c:	br	x17

0000000000401a10 <strdup@plt>:
  401a10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a14:	ldr	x17, [x16, #256]
  401a18:	add	x16, x16, #0x100
  401a1c:	br	x17

0000000000401a20 <close@plt>:
  401a20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a24:	ldr	x17, [x16, #264]
  401a28:	add	x16, x16, #0x108
  401a2c:	br	x17

0000000000401a30 <__gmon_start__@plt>:
  401a30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a34:	ldr	x17, [x16, #272]
  401a38:	add	x16, x16, #0x110
  401a3c:	br	x17

0000000000401a40 <write@plt>:
  401a40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a44:	ldr	x17, [x16, #280]
  401a48:	add	x16, x16, #0x118
  401a4c:	br	x17

0000000000401a50 <abort@plt>:
  401a50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a54:	ldr	x17, [x16, #288]
  401a58:	add	x16, x16, #0x120
  401a5c:	br	x17

0000000000401a60 <inflateEnd@plt>:
  401a60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a64:	ldr	x17, [x16, #296]
  401a68:	add	x16, x16, #0x128
  401a6c:	br	x17

0000000000401a70 <textdomain@plt>:
  401a70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a74:	ldr	x17, [x16, #304]
  401a78:	add	x16, x16, #0x130
  401a7c:	br	x17

0000000000401a80 <getopt_long@plt>:
  401a80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a84:	ldr	x17, [x16, #312]
  401a88:	add	x16, x16, #0x138
  401a8c:	br	x17

0000000000401a90 <strcmp@plt>:
  401a90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401a94:	ldr	x17, [x16, #320]
  401a98:	add	x16, x16, #0x140
  401a9c:	br	x17

0000000000401aa0 <warn@plt>:
  401aa0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401aa4:	ldr	x17, [x16, #328]
  401aa8:	add	x16, x16, #0x148
  401aac:	br	x17

0000000000401ab0 <__ctype_b_loc@plt>:
  401ab0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ab4:	ldr	x17, [x16, #336]
  401ab8:	add	x16, x16, #0x150
  401abc:	br	x17

0000000000401ac0 <mmap@plt>:
  401ac0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ac4:	ldr	x17, [x16, #344]
  401ac8:	add	x16, x16, #0x158
  401acc:	br	x17

0000000000401ad0 <lchown@plt>:
  401ad0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ad4:	ldr	x17, [x16, #352]
  401ad8:	add	x16, x16, #0x160
  401adc:	br	x17

0000000000401ae0 <strtol@plt>:
  401ae0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ae4:	ldr	x17, [x16, #360]
  401ae8:	add	x16, x16, #0x168
  401aec:	br	x17

0000000000401af0 <free@plt>:
  401af0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401af4:	ldr	x17, [x16, #368]
  401af8:	add	x16, x16, #0x170
  401afc:	br	x17

0000000000401b00 <symlink@plt>:
  401b00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b04:	ldr	x17, [x16, #376]
  401b08:	add	x16, x16, #0x178
  401b0c:	br	x17

0000000000401b10 <vasprintf@plt>:
  401b10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b14:	ldr	x17, [x16, #384]
  401b18:	add	x16, x16, #0x180
  401b1c:	br	x17

0000000000401b20 <strndup@plt>:
  401b20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b24:	ldr	x17, [x16, #392]
  401b28:	add	x16, x16, #0x188
  401b2c:	br	x17

0000000000401b30 <strspn@plt>:
  401b30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b34:	ldr	x17, [x16, #400]
  401b38:	add	x16, x16, #0x190
  401b3c:	br	x17

0000000000401b40 <strchr@plt>:
  401b40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b44:	ldr	x17, [x16, #408]
  401b48:	add	x16, x16, #0x198
  401b4c:	br	x17

0000000000401b50 <inflateInit_@plt>:
  401b50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b54:	ldr	x17, [x16, #416]
  401b58:	add	x16, x16, #0x1a0
  401b5c:	br	x17

0000000000401b60 <munmap@plt>:
  401b60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b64:	ldr	x17, [x16, #424]
  401b68:	add	x16, x16, #0x1a8
  401b6c:	br	x17

0000000000401b70 <fflush@plt>:
  401b70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b74:	ldr	x17, [x16, #432]
  401b78:	add	x16, x16, #0x1b0
  401b7c:	br	x17

0000000000401b80 <warnx@plt>:
  401b80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b84:	ldr	x17, [x16, #440]
  401b88:	add	x16, x16, #0x1b8
  401b8c:	br	x17

0000000000401b90 <read@plt>:
  401b90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401b94:	ldr	x17, [x16, #448]
  401b98:	add	x16, x16, #0x1c0
  401b9c:	br	x17

0000000000401ba0 <utimes@plt>:
  401ba0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401ba4:	ldr	x17, [x16, #456]
  401ba8:	add	x16, x16, #0x1c8
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bb4:	ldr	x17, [x16, #464]
  401bb8:	add	x16, x16, #0x1d0
  401bbc:	br	x17

0000000000401bc0 <dcgettext@plt>:
  401bc0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bc4:	ldr	x17, [x16, #472]
  401bc8:	add	x16, x16, #0x1d8
  401bcc:	br	x17

0000000000401bd0 <inflateReset@plt>:
  401bd0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bd4:	ldr	x17, [x16, #480]
  401bd8:	add	x16, x16, #0x1e0
  401bdc:	br	x17

0000000000401be0 <errx@plt>:
  401be0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401be4:	ldr	x17, [x16, #488]
  401be8:	add	x16, x16, #0x1e8
  401bec:	br	x17

0000000000401bf0 <umask@plt>:
  401bf0:	adrp	x16, 418000 <ferror@plt+0x16370>
  401bf4:	ldr	x17, [x16, #496]
  401bf8:	add	x16, x16, #0x1f0
  401bfc:	br	x17

0000000000401c00 <strcspn@plt>:
  401c00:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c04:	ldr	x17, [x16, #504]
  401c08:	add	x16, x16, #0x1f8
  401c0c:	br	x17

0000000000401c10 <printf@plt>:
  401c10:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c14:	ldr	x17, [x16, #512]
  401c18:	add	x16, x16, #0x200
  401c1c:	br	x17

0000000000401c20 <__errno_location@plt>:
  401c20:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c24:	ldr	x17, [x16, #520]
  401c28:	add	x16, x16, #0x208
  401c2c:	br	x17

0000000000401c30 <__xstat@plt>:
  401c30:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c34:	ldr	x17, [x16, #528]
  401c38:	add	x16, x16, #0x210
  401c3c:	br	x17

0000000000401c40 <mkdir@plt>:
  401c40:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c44:	ldr	x17, [x16, #536]
  401c48:	add	x16, x16, #0x218
  401c4c:	br	x17

0000000000401c50 <fprintf@plt>:
  401c50:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c54:	ldr	x17, [x16, #544]
  401c58:	add	x16, x16, #0x220
  401c5c:	br	x17

0000000000401c60 <err@plt>:
  401c60:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c64:	ldr	x17, [x16, #552]
  401c68:	add	x16, x16, #0x228
  401c6c:	br	x17

0000000000401c70 <ioctl@plt>:
  401c70:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c74:	ldr	x17, [x16, #560]
  401c78:	add	x16, x16, #0x230
  401c7c:	br	x17

0000000000401c80 <setlocale@plt>:
  401c80:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c84:	ldr	x17, [x16, #568]
  401c88:	add	x16, x16, #0x238
  401c8c:	br	x17

0000000000401c90 <ferror@plt>:
  401c90:	adrp	x16, 418000 <ferror@plt+0x16370>
  401c94:	ldr	x17, [x16, #576]
  401c98:	add	x16, x16, #0x240
  401c9c:	br	x17

Disassembly of section .text:

0000000000401ca0 <.text>:
  401ca0:	mov	x29, #0x0                   	// #0
  401ca4:	mov	x30, #0x0                   	// #0
  401ca8:	mov	x5, x0
  401cac:	ldr	x1, [sp]
  401cb0:	add	x2, sp, #0x8
  401cb4:	mov	x6, sp
  401cb8:	movz	x0, #0x0, lsl #48
  401cbc:	movk	x0, #0x0, lsl #32
  401cc0:	movk	x0, #0x40, lsl #16
  401cc4:	movk	x0, #0x2e10
  401cc8:	movz	x3, #0x0, lsl #48
  401ccc:	movk	x3, #0x0, lsl #32
  401cd0:	movk	x3, #0x40, lsl #16
  401cd4:	movk	x3, #0x5ed0
  401cd8:	movz	x4, #0x0, lsl #48
  401cdc:	movk	x4, #0x0, lsl #32
  401ce0:	movk	x4, #0x40, lsl #16
  401ce4:	movk	x4, #0x5f50
  401ce8:	bl	4019c0 <__libc_start_main@plt>
  401cec:	bl	401a50 <abort@plt>
  401cf0:	adrp	x0, 417000 <ferror@plt+0x15370>
  401cf4:	ldr	x0, [x0, #4064]
  401cf8:	cbz	x0, 401d00 <ferror@plt+0x70>
  401cfc:	b	401a30 <__gmon_start__@plt>
  401d00:	ret
  401d04:	adrp	x0, 418000 <ferror@plt+0x16370>
  401d08:	add	x0, x0, #0x280
  401d0c:	adrp	x1, 418000 <ferror@plt+0x16370>
  401d10:	add	x1, x1, #0x280
  401d14:	cmp	x0, x1
  401d18:	b.eq	401d4c <ferror@plt+0xbc>  // b.none
  401d1c:	stp	x29, x30, [sp, #-32]!
  401d20:	mov	x29, sp
  401d24:	adrp	x0, 405000 <ferror@plt+0x3370>
  401d28:	ldr	x0, [x0, #3968]
  401d2c:	str	x0, [sp, #24]
  401d30:	mov	x1, x0
  401d34:	cbz	x1, 401d44 <ferror@plt+0xb4>
  401d38:	adrp	x0, 418000 <ferror@plt+0x16370>
  401d3c:	add	x0, x0, #0x280
  401d40:	blr	x1
  401d44:	ldp	x29, x30, [sp], #32
  401d48:	ret
  401d4c:	ret
  401d50:	adrp	x0, 418000 <ferror@plt+0x16370>
  401d54:	add	x0, x0, #0x280
  401d58:	adrp	x1, 418000 <ferror@plt+0x16370>
  401d5c:	add	x1, x1, #0x280
  401d60:	sub	x0, x0, x1
  401d64:	lsr	x1, x0, #63
  401d68:	add	x0, x1, x0, asr #3
  401d6c:	cmp	xzr, x0, asr #1
  401d70:	b.eq	401da8 <ferror@plt+0x118>  // b.none
  401d74:	stp	x29, x30, [sp, #-32]!
  401d78:	mov	x29, sp
  401d7c:	asr	x1, x0, #1
  401d80:	adrp	x0, 405000 <ferror@plt+0x3370>
  401d84:	ldr	x0, [x0, #3976]
  401d88:	str	x0, [sp, #24]
  401d8c:	mov	x2, x0
  401d90:	cbz	x2, 401da0 <ferror@plt+0x110>
  401d94:	adrp	x0, 418000 <ferror@plt+0x16370>
  401d98:	add	x0, x0, #0x280
  401d9c:	blr	x2
  401da0:	ldp	x29, x30, [sp], #32
  401da4:	ret
  401da8:	ret
  401dac:	adrp	x0, 418000 <ferror@plt+0x16370>
  401db0:	ldrb	w0, [x0, #680]
  401db4:	cbnz	w0, 401dd8 <ferror@plt+0x148>
  401db8:	stp	x29, x30, [sp, #-16]!
  401dbc:	mov	x29, sp
  401dc0:	bl	401d04 <ferror@plt+0x74>
  401dc4:	adrp	x0, 418000 <ferror@plt+0x16370>
  401dc8:	mov	w1, #0x1                   	// #1
  401dcc:	strb	w1, [x0, #680]
  401dd0:	ldp	x29, x30, [sp], #16
  401dd4:	ret
  401dd8:	ret
  401ddc:	stp	x29, x30, [sp, #-16]!
  401de0:	mov	x29, sp
  401de4:	bl	401d50 <ferror@plt+0xc0>
  401de8:	ldp	x29, x30, [sp], #16
  401dec:	ret
  401df0:	stp	x29, x30, [sp, #-32]!
  401df4:	mov	x29, sp
  401df8:	str	x19, [sp, #16]
  401dfc:	mov	x19, x0
  401e00:	lsr	x1, x0, #13
  401e04:	ubfx	x0, x0, #13, #32
  401e08:	adrp	x2, 418000 <ferror@plt+0x16370>
  401e0c:	ldr	x2, [x2, #600]
  401e10:	cmp	x2, x0
  401e14:	b.ne	401e34 <ferror@plt+0x1a4>  // b.any
  401e18:	and	x19, x19, #0x1fff
  401e1c:	adrp	x0, 418000 <ferror@plt+0x16370>
  401e20:	add	x0, x0, #0x3b8
  401e24:	add	x0, x0, x19
  401e28:	ldr	x19, [sp, #16]
  401e2c:	ldp	x29, x30, [sp], #32
  401e30:	ret
  401e34:	adrp	x2, 418000 <ferror@plt+0x16370>
  401e38:	str	x0, [x2, #600]
  401e3c:	mov	w2, #0x0                   	// #0
  401e40:	lsl	w1, w1, #13
  401e44:	adrp	x0, 418000 <ferror@plt+0x16370>
  401e48:	ldr	w0, [x0, #688]
  401e4c:	bl	401900 <lseek@plt>
  401e50:	cmn	x0, #0x1
  401e54:	b.eq	401e90 <ferror@plt+0x200>  // b.none
  401e58:	mov	x2, #0x4000                	// #16384
  401e5c:	adrp	x1, 418000 <ferror@plt+0x16370>
  401e60:	add	x1, x1, #0x3b8
  401e64:	adrp	x0, 418000 <ferror@plt+0x16370>
  401e68:	ldr	w0, [x0, #688]
  401e6c:	bl	401b90 <read@plt>
  401e70:	tbz	x0, #63, 401e18 <ferror@plt+0x188>
  401e74:	mov	w2, #0x5                   	// #5
  401e78:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e7c:	add	x1, x1, #0xfa0
  401e80:	mov	x0, #0x0                   	// #0
  401e84:	bl	401bc0 <dcgettext@plt>
  401e88:	bl	401aa0 <warn@plt>
  401e8c:	b	401e18 <ferror@plt+0x188>
  401e90:	mov	w2, #0x5                   	// #5
  401e94:	adrp	x1, 405000 <ferror@plt+0x3370>
  401e98:	add	x1, x1, #0xf90
  401e9c:	mov	x0, #0x0                   	// #0
  401ea0:	bl	401bc0 <dcgettext@plt>
  401ea4:	bl	401aa0 <warn@plt>
  401ea8:	b	401e58 <ferror@plt+0x1c8>
  401eac:	stp	x29, x30, [sp, #-32]!
  401eb0:	mov	x29, sp
  401eb4:	str	x19, [sp, #16]
  401eb8:	mov	w19, w0
  401ebc:	mov	w0, #0x3d45                	// #15685
  401ec0:	movk	w0, #0x28cd, lsl #16
  401ec4:	cmp	w19, w0
  401ec8:	b.eq	401f00 <ferror@plt+0x270>  // b.none
  401ecc:	mov	w1, #0x3d45                	// #15685
  401ed0:	movk	w1, #0x28cd, lsl #16
  401ed4:	mov	w0, #0x1                   	// #1
  401ed8:	bl	403bc0 <ferror@plt+0x1f30>
  401edc:	cmp	w0, w19
  401ee0:	b.ne	401f10 <ferror@plt+0x280>  // b.any
  401ee4:	adrp	x0, 418000 <ferror@plt+0x16370>
  401ee8:	mov	w1, #0x1                   	// #1
  401eec:	str	w1, [x0, #692]
  401ef0:	mov	w0, #0x0                   	// #0
  401ef4:	ldr	x19, [sp, #16]
  401ef8:	ldp	x29, x30, [sp], #32
  401efc:	ret
  401f00:	adrp	x0, 418000 <ferror@plt+0x16370>
  401f04:	str	wzr, [x0, #692]
  401f08:	mov	w0, #0x0                   	// #0
  401f0c:	b	401ef4 <ferror@plt+0x264>
  401f10:	mov	w0, #0xffffffff            	// #-1
  401f14:	b	401ef4 <ferror@plt+0x264>
  401f18:	stp	x29, x30, [sp, #-32]!
  401f1c:	mov	x29, sp
  401f20:	str	x19, [sp, #16]
  401f24:	mov	x19, x0
  401f28:	bl	401950 <malloc@plt>
  401f2c:	cmp	x0, #0x0
  401f30:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  401f34:	b.ne	401f44 <ferror@plt+0x2b4>  // b.any
  401f38:	ldr	x19, [sp, #16]
  401f3c:	ldp	x29, x30, [sp], #32
  401f40:	ret
  401f44:	mov	x2, x19
  401f48:	adrp	x1, 405000 <ferror@plt+0x3370>
  401f4c:	add	x1, x1, #0xfb8
  401f50:	mov	w0, #0x8                   	// #8
  401f54:	bl	401c60 <err@plt>
  401f58:	stp	x29, x30, [sp, #-64]!
  401f5c:	mov	x29, sp
  401f60:	stp	x19, x20, [sp, #16]
  401f64:	str	x21, [sp, #32]
  401f68:	sxtb	w21, w0
  401f6c:	mov	x19, x1
  401f70:	mov	x20, x2
  401f74:	ldrh	w0, [x1]
  401f78:	mov	w1, #0xb000                	// #45056
  401f7c:	and	w0, w0, w1
  401f80:	cmp	w0, #0x2, lsl #12
  401f84:	b.ne	402000 <ferror@plt+0x370>  // b.any
  401f88:	ldr	w3, [x19, #4]
  401f8c:	and	w4, w3, #0xff
  401f90:	ubfx	x0, x3, #12, #12
  401f94:	and	w0, w0, #0xffffff00
  401f98:	orr	w4, w0, w4
  401f9c:	ubfx	x3, x3, #8, #12
  401fa0:	adrp	x2, 405000 <ferror@plt+0x3370>
  401fa4:	add	x2, x2, #0xfe0
  401fa8:	mov	x1, #0xa                   	// #10
  401fac:	add	x0, sp, #0x30
  401fb0:	bl	401910 <snprintf@plt>
  401fb4:	ldrh	w2, [x19]
  401fb8:	ldrsb	w0, [x20]
  401fbc:	cmp	w21, #0x64
  401fc0:	adrp	x6, 405000 <ferror@plt+0x3370>
  401fc4:	add	x6, x6, #0xfd8
  401fc8:	ccmp	w0, #0x0, #0x0, eq  // eq = none
  401fcc:	csel	x6, x6, x20, eq  // eq = none
  401fd0:	ldrb	w5, [x19, #7]
  401fd4:	ldrh	w4, [x19, #2]
  401fd8:	add	x3, sp, #0x30
  401fdc:	and	w2, w2, #0xfff
  401fe0:	mov	w1, w21
  401fe4:	adrp	x0, 405000 <ferror@plt+0x3370>
  401fe8:	add	x0, x0, #0xff0
  401fec:	bl	401c10 <printf@plt>
  401ff0:	ldp	x19, x20, [sp, #16]
  401ff4:	ldr	x21, [sp, #32]
  401ff8:	ldp	x29, x30, [sp], #64
  401ffc:	ret
  402000:	ldr	w3, [x19, #4]
  402004:	and	w3, w3, #0xffffff
  402008:	adrp	x2, 405000 <ferror@plt+0x3370>
  40200c:	add	x2, x2, #0xfe8
  402010:	mov	x1, #0xa                   	// #10
  402014:	add	x0, sp, #0x30
  402018:	bl	401910 <snprintf@plt>
  40201c:	b	401fb4 <ferror@plt+0x324>
  402020:	stp	x29, x30, [sp, #-64]!
  402024:	mov	x29, sp
  402028:	stp	x19, x20, [sp, #16]
  40202c:	mov	x20, x0
  402030:	mov	x19, x1
  402034:	str	xzr, [sp, #32]
  402038:	str	xzr, [sp, #40]
  40203c:	str	xzr, [sp, #48]
  402040:	str	xzr, [sp, #56]
  402044:	adrp	x0, 418000 <ferror@plt+0x16370>
  402048:	ldr	w0, [x0, #696]
  40204c:	cbz	w0, 40207c <ferror@plt+0x3ec>
  402050:	ldrh	w0, [x19]
  402054:	and	w0, w0, #0xf000
  402058:	cmp	w0, #0xa, lsl #12
  40205c:	b.eq	402070 <ferror@plt+0x3e0>  // b.none
  402060:	add	x1, sp, #0x20
  402064:	mov	x0, x20
  402068:	bl	401ba0 <utimes@plt>
  40206c:	tbnz	w0, #31, 4020fc <ferror@plt+0x46c>
  402070:	ldp	x19, x20, [sp, #16]
  402074:	ldp	x29, x30, [sp], #64
  402078:	ret
  40207c:	ldrb	w2, [x1, #7]
  402080:	ldrh	w1, [x1, #2]
  402084:	mov	x0, x20
  402088:	bl	401ad0 <lchown@plt>
  40208c:	tbnz	w0, #31, 4020d8 <ferror@plt+0x448>
  402090:	ldrh	w1, [x19]
  402094:	and	w0, w1, #0xf000
  402098:	cmp	w0, #0xa, lsl #12
  40209c:	b.eq	402070 <ferror@plt+0x3e0>  // b.none
  4020a0:	tst	w1, #0xc00
  4020a4:	b.eq	402060 <ferror@plt+0x3d0>  // b.none
  4020a8:	mov	x0, x20
  4020ac:	bl	401970 <chmod@plt>
  4020b0:	tbz	w0, #31, 402050 <ferror@plt+0x3c0>
  4020b4:	mov	w2, #0x5                   	// #5
  4020b8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4020bc:	add	x1, x1, #0x20
  4020c0:	mov	x0, #0x0                   	// #0
  4020c4:	bl	401bc0 <dcgettext@plt>
  4020c8:	mov	x2, x20
  4020cc:	mov	x1, x0
  4020d0:	mov	w0, #0x8                   	// #8
  4020d4:	bl	401c60 <err@plt>
  4020d8:	mov	w2, #0x5                   	// #5
  4020dc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4020e0:	add	x1, x1, #0x8
  4020e4:	mov	x0, #0x0                   	// #0
  4020e8:	bl	401bc0 <dcgettext@plt>
  4020ec:	mov	x2, x20
  4020f0:	mov	x1, x0
  4020f4:	mov	w0, #0x8                   	// #8
  4020f8:	bl	401c60 <err@plt>
  4020fc:	mov	w2, #0x5                   	// #5
  402100:	adrp	x1, 406000 <ferror@plt+0x4370>
  402104:	add	x1, x1, #0x38
  402108:	mov	x0, #0x0                   	// #0
  40210c:	bl	401bc0 <dcgettext@plt>
  402110:	mov	x2, x20
  402114:	mov	x1, x0
  402118:	mov	w0, #0x8                   	// #8
  40211c:	bl	401c60 <err@plt>
  402120:	stp	x29, x30, [sp, #-32]!
  402124:	mov	x29, sp
  402128:	stp	x19, x20, [sp, #16]
  40212c:	mov	x2, x0
  402130:	mov	x20, x1
  402134:	adrp	x19, 418000 <ferror@plt+0x16370>
  402138:	add	x19, x19, #0x2b0
  40213c:	add	x0, x19, #0x10
  402140:	str	x2, [x19, #16]
  402144:	str	w1, [x0, #8]
  402148:	ldr	x1, [x19, #128]
  40214c:	str	x1, [x0, #24]
  402150:	ldr	x1, [x19, #136]
  402154:	lsl	w1, w1, #1
  402158:	str	w1, [x0, #32]
  40215c:	bl	401bd0 <inflateReset@plt>
  402160:	ldr	x0, [x19, #136]
  402164:	cmp	x20, x0, lsl #1
  402168:	b.hi	4021a0 <ferror@plt+0x510>  // b.pmore
  40216c:	mov	w1, #0x4                   	// #4
  402170:	adrp	x0, 418000 <ferror@plt+0x16370>
  402174:	add	x0, x0, #0x2b0
  402178:	add	x0, x0, #0x10
  40217c:	bl	4018b0 <inflate@plt>
  402180:	mov	w19, w0
  402184:	cmp	w0, #0x1
  402188:	b.ne	4021c0 <ferror@plt+0x530>  // b.any
  40218c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402190:	ldr	w0, [x0, #744]
  402194:	ldp	x19, x20, [sp, #16]
  402198:	ldp	x29, x30, [sp], #32
  40219c:	ret
  4021a0:	mov	w2, #0x5                   	// #5
  4021a4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4021a8:	add	x1, x1, #0x50
  4021ac:	mov	x0, #0x0                   	// #0
  4021b0:	bl	401bc0 <dcgettext@plt>
  4021b4:	mov	x1, x0
  4021b8:	mov	w0, #0x4                   	// #4
  4021bc:	bl	401be0 <errx@plt>
  4021c0:	mov	w2, #0x5                   	// #5
  4021c4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4021c8:	add	x1, x1, #0x68
  4021cc:	mov	x0, #0x0                   	// #0
  4021d0:	bl	401bc0 <dcgettext@plt>
  4021d4:	mov	x20, x0
  4021d8:	mov	w0, w19
  4021dc:	bl	401960 <zError@plt>
  4021e0:	mov	x2, x0
  4021e4:	mov	x1, x20
  4021e8:	mov	w0, #0x4                   	// #4
  4021ec:	bl	401be0 <errx@plt>
  4021f0:	stp	x29, x30, [sp, #-256]!
  4021f4:	mov	x29, sp
  4021f8:	str	x2, [sp, #208]
  4021fc:	str	x3, [sp, #216]
  402200:	str	x4, [sp, #224]
  402204:	str	x5, [sp, #232]
  402208:	str	x6, [sp, #240]
  40220c:	str	x7, [sp, #248]
  402210:	str	q0, [sp, #80]
  402214:	str	q1, [sp, #96]
  402218:	str	q2, [sp, #112]
  40221c:	str	q3, [sp, #128]
  402220:	str	q4, [sp, #144]
  402224:	str	q5, [sp, #160]
  402228:	str	q6, [sp, #176]
  40222c:	str	q7, [sp, #192]
  402230:	add	x2, sp, #0x100
  402234:	str	x2, [sp, #48]
  402238:	str	x2, [sp, #56]
  40223c:	add	x2, sp, #0xd0
  402240:	str	x2, [sp, #64]
  402244:	mov	w2, #0xffffffd0            	// #-48
  402248:	str	w2, [sp, #72]
  40224c:	mov	w2, #0xffffff80            	// #-128
  402250:	str	w2, [sp, #76]
  402254:	ldp	x2, x3, [sp, #48]
  402258:	stp	x2, x3, [sp, #16]
  40225c:	ldp	x2, x3, [sp, #64]
  402260:	stp	x2, x3, [sp, #32]
  402264:	add	x2, sp, #0x10
  402268:	bl	401b10 <vasprintf@plt>
  40226c:	tbnz	w0, #31, 402278 <ferror@plt+0x5e8>
  402270:	ldp	x29, x30, [sp], #256
  402274:	ret
  402278:	adrp	x1, 406000 <ferror@plt+0x4370>
  40227c:	add	x1, x1, #0x80
  402280:	mov	w0, #0x8                   	// #8
  402284:	bl	401c60 <err@plt>
  402288:	stp	x29, x30, [sp, #-32]!
  40228c:	mov	x29, sp
  402290:	stp	x19, x20, [sp, #16]
  402294:	mov	x20, x0
  402298:	mov	x0, #0xc                   	// #12
  40229c:	bl	401950 <malloc@plt>
  4022a0:	cbz	x0, 4022cc <ferror@plt+0x63c>
  4022a4:	mov	x19, x0
  4022a8:	mov	x2, x0
  4022ac:	mov	x1, x20
  4022b0:	adrp	x0, 418000 <ferror@plt+0x16370>
  4022b4:	ldr	w0, [x0, #692]
  4022b8:	bl	403c38 <ferror@plt+0x1fa8>
  4022bc:	mov	x0, x19
  4022c0:	ldp	x19, x20, [sp, #16]
  4022c4:	ldp	x29, x30, [sp], #32
  4022c8:	ret
  4022cc:	mov	x2, #0xc                   	// #12
  4022d0:	adrp	x1, 405000 <ferror@plt+0x3370>
  4022d4:	add	x1, x1, #0xfb8
  4022d8:	mov	w0, #0x8                   	// #8
  4022dc:	bl	401c60 <err@plt>
  4022e0:	stp	x29, x30, [sp, #-32]!
  4022e4:	mov	x29, sp
  4022e8:	stp	x19, x20, [sp, #16]
  4022ec:	adrp	x0, 418000 <ferror@plt+0x16370>
  4022f0:	ldr	x20, [x0, #664]
  4022f4:	bl	401c20 <__errno_location@plt>
  4022f8:	mov	x19, x0
  4022fc:	str	wzr, [x0]
  402300:	mov	x0, x20
  402304:	bl	401c90 <ferror@plt>
  402308:	cbz	w0, 402350 <ferror@plt+0x6c0>
  40230c:	ldr	w0, [x19]
  402310:	cmp	w0, #0x9
  402314:	b.eq	402320 <ferror@plt+0x690>  // b.none
  402318:	cmp	w0, #0x20
  40231c:	b.ne	40237c <ferror@plt+0x6ec>  // b.any
  402320:	adrp	x0, 418000 <ferror@plt+0x16370>
  402324:	ldr	x20, [x0, #640]
  402328:	str	wzr, [x19]
  40232c:	mov	x0, x20
  402330:	bl	401c90 <ferror@plt>
  402334:	cbz	w0, 4023bc <ferror@plt+0x72c>
  402338:	ldr	w0, [x19]
  40233c:	cmp	w0, #0x9
  402340:	b.ne	4023e8 <ferror@plt+0x758>  // b.any
  402344:	ldp	x19, x20, [sp, #16]
  402348:	ldp	x29, x30, [sp], #32
  40234c:	ret
  402350:	mov	x0, x20
  402354:	bl	401b70 <fflush@plt>
  402358:	cbnz	w0, 40230c <ferror@plt+0x67c>
  40235c:	mov	x0, x20
  402360:	bl	401930 <fileno@plt>
  402364:	tbnz	w0, #31, 40230c <ferror@plt+0x67c>
  402368:	bl	401880 <dup@plt>
  40236c:	tbnz	w0, #31, 40230c <ferror@plt+0x67c>
  402370:	bl	401a20 <close@plt>
  402374:	cbz	w0, 402320 <ferror@plt+0x690>
  402378:	b	40230c <ferror@plt+0x67c>
  40237c:	cbz	w0, 4023a0 <ferror@plt+0x710>
  402380:	mov	w2, #0x5                   	// #5
  402384:	adrp	x1, 406000 <ferror@plt+0x4370>
  402388:	add	x1, x1, #0x98
  40238c:	mov	x0, #0x0                   	// #0
  402390:	bl	401bc0 <dcgettext@plt>
  402394:	bl	401aa0 <warn@plt>
  402398:	mov	w0, #0x1                   	// #1
  40239c:	bl	401830 <_exit@plt>
  4023a0:	mov	w2, #0x5                   	// #5
  4023a4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4023a8:	add	x1, x1, #0x98
  4023ac:	mov	x0, #0x0                   	// #0
  4023b0:	bl	401bc0 <dcgettext@plt>
  4023b4:	bl	401b80 <warnx@plt>
  4023b8:	b	402398 <ferror@plt+0x708>
  4023bc:	mov	x0, x20
  4023c0:	bl	401b70 <fflush@plt>
  4023c4:	cbnz	w0, 402338 <ferror@plt+0x6a8>
  4023c8:	mov	x0, x20
  4023cc:	bl	401930 <fileno@plt>
  4023d0:	tbnz	w0, #31, 402338 <ferror@plt+0x6a8>
  4023d4:	bl	401880 <dup@plt>
  4023d8:	tbnz	w0, #31, 402338 <ferror@plt+0x6a8>
  4023dc:	bl	401a20 <close@plt>
  4023e0:	cbz	w0, 402344 <ferror@plt+0x6b4>
  4023e4:	b	402338 <ferror@plt+0x6a8>
  4023e8:	mov	w0, #0x1                   	// #1
  4023ec:	bl	401830 <_exit@plt>
  4023f0:	stp	x29, x30, [sp, #-128]!
  4023f4:	mov	x29, sp
  4023f8:	stp	x21, x22, [sp, #32]
  4023fc:	stp	x23, x24, [sp, #48]
  402400:	mov	x24, x0
  402404:	mov	x21, x1
  402408:	ldrh	w0, [x1]
  40240c:	and	w0, w0, #0xf000
  402410:	cmp	w0, #0x4, lsl #12
  402414:	b.eq	402470 <ferror@plt+0x7e0>  // b.none
  402418:	cmp	w0, #0x8, lsl #12
  40241c:	b.eq	4026fc <ferror@plt+0xa6c>  // b.none
  402420:	cmp	w0, #0xa, lsl #12
  402424:	b.eq	402a28 <ferror@plt+0xd98>  // b.none
  402428:	ldr	w1, [x1, #8]
  40242c:	tst	w1, #0xffffffc0
  402430:	b.ne	402c28 <ferror@plt+0xf98>  // b.any
  402434:	stp	x19, x20, [sp, #16]
  402438:	cmp	w0, #0x2, lsl #12
  40243c:	b.eq	402c58 <ferror@plt+0xfc8>  // b.none
  402440:	cmp	w0, #0x6, lsl #12
  402444:	b.eq	402c94 <ferror@plt+0x1004>  // b.none
  402448:	cmp	w0, #0x1, lsl #12
  40244c:	b.eq	402ca4 <ferror@plt+0x1014>  // b.none
  402450:	cmp	w0, #0xc, lsl #12
  402454:	b.ne	402d14 <ferror@plt+0x1084>  // b.any
  402458:	ldr	w0, [x21, #4]
  40245c:	tst	x0, #0xffffff
  402460:	b.ne	402ce8 <ferror@plt+0x1058>  // b.any
  402464:	mov	w0, #0x73                  	// #115
  402468:	mov	x19, #0x0                   	// #0
  40246c:	b	402c64 <ferror@plt+0xfd4>
  402470:	stp	x19, x20, [sp, #16]
  402474:	stp	x25, x26, [sp, #64]
  402478:	mov	x0, x24
  40247c:	bl	401850 <strlen@plt>
  402480:	mov	x26, x0
  402484:	ldr	w23, [x21, #4]
  402488:	ubfx	x23, x23, #0, #24
  40248c:	ldr	w25, [x21, #8]
  402490:	lsr	w25, w25, #6
  402494:	ubfiz	x25, x25, #2, #26
  402498:	add	w19, w0, #0x100
  40249c:	sxtw	x19, w19
  4024a0:	mov	x0, x19
  4024a4:	bl	401950 <malloc@plt>
  4024a8:	mov	x22, x0
  4024ac:	cmp	x0, #0x0
  4024b0:	ccmp	x19, #0x0, #0x4, eq  // eq = none
  4024b4:	b.ne	402544 <ferror@plt+0x8b4>  // b.any
  4024b8:	cmp	x25, #0x0
  4024bc:	ccmp	w23, #0x0, #0x4, eq  // eq = none
  4024c0:	b.ne	40255c <ferror@plt+0x8cc>  // b.any
  4024c4:	cbz	x25, 4024e0 <ferror@plt+0x850>
  4024c8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4024cc:	ldr	x0, [x0, #608]
  4024d0:	cmp	x25, x0
  4024d4:	b.cs	4024e0 <ferror@plt+0x850>  // b.hs, b.nlast
  4024d8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4024dc:	str	x25, [x0, #608]
  4024e0:	sxtw	x19, w26
  4024e4:	mov	x2, x19
  4024e8:	mov	x1, x24
  4024ec:	mov	x0, x22
  4024f0:	bl	401810 <memcpy@plt>
  4024f4:	mov	w0, #0x2f                  	// #47
  4024f8:	strb	w0, [x22, x19]
  4024fc:	add	w26, w26, #0x1
  402500:	adrp	x0, 418000 <ferror@plt+0x16370>
  402504:	ldr	w0, [x0, #832]
  402508:	cbnz	w0, 402584 <ferror@plt+0x8f4>
  40250c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402510:	ldr	x0, [x0, #616]
  402514:	ldrsb	w0, [x0]
  402518:	cbnz	w0, 402598 <ferror@plt+0x908>
  40251c:	cmp	w23, #0x0
  402520:	b.le	4026e8 <ferror@plt+0xa58>
  402524:	stp	x27, x28, [sp, #80]
  402528:	add	x0, x22, w26, sxtw
  40252c:	str	x0, [sp, #104]
  402530:	adrp	x28, 418000 <ferror@plt+0x16370>
  402534:	add	x28, x28, #0x258
  402538:	adrp	x27, 418000 <ferror@plt+0x16370>
  40253c:	add	x27, x27, #0x2b0
  402540:	b	402650 <ferror@plt+0x9c0>
  402544:	stp	x27, x28, [sp, #80]
  402548:	mov	x2, x19
  40254c:	adrp	x1, 405000 <ferror@plt+0x3370>
  402550:	add	x1, x1, #0xfb8
  402554:	mov	w0, #0x8                   	// #8
  402558:	bl	401c60 <err@plt>
  40255c:	stp	x27, x28, [sp, #80]
  402560:	mov	w2, #0x5                   	// #5
  402564:	adrp	x1, 406000 <ferror@plt+0x4370>
  402568:	add	x1, x1, #0xa8
  40256c:	mov	x0, #0x0                   	// #0
  402570:	bl	401bc0 <dcgettext@plt>
  402574:	mov	x2, x24
  402578:	mov	x1, x0
  40257c:	mov	w0, #0x4                   	// #4
  402580:	bl	401be0 <errx@plt>
  402584:	mov	x2, x24
  402588:	mov	x1, x21
  40258c:	mov	w0, #0x64                  	// #100
  402590:	bl	401f58 <ferror@plt+0x2c8>
  402594:	b	40250c <ferror@plt+0x87c>
  402598:	ldrh	w1, [x21]
  40259c:	mov	x0, x24
  4025a0:	bl	401c40 <mkdir@plt>
  4025a4:	tbnz	w0, #31, 4025b8 <ferror@plt+0x928>
  4025a8:	mov	x1, x21
  4025ac:	mov	x0, x24
  4025b0:	bl	402020 <ferror@plt+0x390>
  4025b4:	b	40251c <ferror@plt+0x88c>
  4025b8:	stp	x27, x28, [sp, #80]
  4025bc:	mov	w2, #0x5                   	// #5
  4025c0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4025c4:	add	x1, x1, #0xe0
  4025c8:	mov	x0, #0x0                   	// #0
  4025cc:	bl	401bc0 <dcgettext@plt>
  4025d0:	mov	x2, x24
  4025d4:	mov	x1, x0
  4025d8:	mov	w0, #0x8                   	// #8
  4025dc:	bl	401c60 <err@plt>
  4025e0:	mov	w2, #0x5                   	// #5
  4025e4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4025e8:	add	x1, x1, #0xf8
  4025ec:	mov	x0, #0x0                   	// #0
  4025f0:	bl	401bc0 <dcgettext@plt>
  4025f4:	mov	x1, x0
  4025f8:	mov	w0, #0x4                   	// #4
  4025fc:	bl	401be0 <errx@plt>
  402600:	mov	w2, #0x5                   	// #5
  402604:	adrp	x1, 406000 <ferror@plt+0x4370>
  402608:	add	x1, x1, #0x110
  40260c:	mov	x0, #0x0                   	// #0
  402610:	bl	401bc0 <dcgettext@plt>
  402614:	mov	x1, x0
  402618:	mov	w0, #0x4                   	// #4
  40261c:	bl	401be0 <errx@plt>
  402620:	mov	w2, #0x5                   	// #5
  402624:	adrp	x1, 406000 <ferror@plt+0x4370>
  402628:	add	x1, x1, #0x128
  40262c:	mov	x0, #0x0                   	// #0
  402630:	bl	401bc0 <dcgettext@plt>
  402634:	mov	x1, x0
  402638:	mov	w0, #0x4                   	// #4
  40263c:	bl	401be0 <errx@plt>
  402640:	mov	x0, x21
  402644:	bl	401af0 <free@plt>
  402648:	cmp	w23, #0x0
  40264c:	b.le	4026e4 <ferror@plt+0xa54>
  402650:	mov	w0, w25
  402654:	bl	401df0 <ferror@plt+0x160>
  402658:	bl	402288 <ferror@plt+0x5f8>
  40265c:	mov	x21, x0
  402660:	ldrb	w20, [x0, #8]
  402664:	ubfiz	w20, w20, #2, #6
  402668:	add	w0, w20, #0xc
  40266c:	sub	w23, w23, w0
  402670:	add	x25, x25, #0xc
  402674:	mov	x0, x25
  402678:	bl	401df0 <ferror@plt+0x160>
  40267c:	sxtw	x19, w20
  402680:	mov	x2, x19
  402684:	mov	x1, x0
  402688:	ldr	x0, [sp, #104]
  40268c:	bl	401810 <memcpy@plt>
  402690:	add	w0, w26, w20
  402694:	sxtw	x24, w0
  402698:	strb	wzr, [x22, w0, sxtw]
  40269c:	cbz	w20, 4025e0 <ferror@plt+0x950>
  4026a0:	mov	x0, x22
  4026a4:	bl	401850 <strlen@plt>
  4026a8:	sub	x24, x24, x0
  4026ac:	cmp	x24, #0x3
  4026b0:	b.hi	402600 <ferror@plt+0x970>  // b.pmore
  4026b4:	mov	x1, x21
  4026b8:	mov	x0, x22
  4026bc:	bl	4023f0 <ferror@plt+0x760>
  4026c0:	add	x25, x25, x19
  4026c4:	ldr	x0, [x28, #8]
  4026c8:	cmp	x25, x0
  4026cc:	b.ls	402620 <ferror@plt+0x990>  // b.plast
  4026d0:	ldr	x0, [x27, #152]
  4026d4:	cmp	x25, x0
  4026d8:	b.ls	402640 <ferror@plt+0x9b0>  // b.plast
  4026dc:	str	x25, [x27, #152]
  4026e0:	b	402640 <ferror@plt+0x9b0>
  4026e4:	ldp	x27, x28, [sp, #80]
  4026e8:	mov	x0, x22
  4026ec:	bl	401af0 <free@plt>
  4026f0:	ldp	x19, x20, [sp, #16]
  4026f4:	ldp	x25, x26, [sp, #64]
  4026f8:	b	402c84 <ferror@plt+0xff4>
  4026fc:	stp	x25, x26, [sp, #64]
  402700:	ldr	w26, [x1, #8]
  402704:	lsr	w26, w26, #6
  402708:	ubfiz	x26, x26, #2, #26
  40270c:	cbnz	x26, 402db0 <ferror@plt+0x1120>
  402710:	ldr	w0, [x1, #4]
  402714:	tst	x0, #0xffffff
  402718:	b.ne	402754 <ferror@plt+0xac4>  // b.any
  40271c:	stp	x27, x28, [sp, #80]
  402720:	adrp	x0, 418000 <ferror@plt+0x16370>
  402724:	ldr	w0, [x0, #832]
  402728:	cbnz	w0, 40277c <ferror@plt+0xaec>
  40272c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402730:	ldr	x0, [x0, #616]
  402734:	ldrsb	w0, [x0]
  402738:	cbnz	w0, 402790 <ferror@plt+0xb00>
  40273c:	ldr	w0, [x21, #4]
  402740:	tst	x0, #0xffffff
  402744:	b.ne	4027e4 <ferror@plt+0xb54>  // b.any
  402748:	ldp	x25, x26, [sp, #64]
  40274c:	ldp	x27, x28, [sp, #80]
  402750:	b	402c84 <ferror@plt+0xff4>
  402754:	stp	x19, x20, [sp, #16]
  402758:	stp	x27, x28, [sp, #80]
  40275c:	mov	w2, #0x5                   	// #5
  402760:	adrp	x1, 406000 <ferror@plt+0x4370>
  402764:	add	x1, x1, #0x140
  402768:	mov	x0, #0x0                   	// #0
  40276c:	bl	401bc0 <dcgettext@plt>
  402770:	mov	x1, x0
  402774:	mov	w0, #0x4                   	// #4
  402778:	bl	401be0 <errx@plt>
  40277c:	mov	x2, x24
  402780:	mov	x1, x21
  402784:	mov	w0, #0x66                  	// #102
  402788:	bl	401f58 <ferror@plt+0x2c8>
  40278c:	b	40272c <ferror@plt+0xa9c>
  402790:	ldrh	w2, [x21]
  402794:	mov	w1, #0x241                 	// #577
  402798:	mov	x0, x24
  40279c:	bl	401980 <open@plt>
  4027a0:	mov	w27, w0
  4027a4:	tbnz	w0, #31, 4027bc <ferror@plt+0xb2c>
  4027a8:	ldr	w0, [x21, #4]
  4027ac:	tst	x0, #0xffffff
  4027b0:	b.eq	4029b8 <ferror@plt+0xd28>  // b.none
  4027b4:	stp	x19, x20, [sp, #16]
  4027b8:	b	4027ec <ferror@plt+0xb5c>
  4027bc:	stp	x19, x20, [sp, #16]
  4027c0:	mov	w2, #0x5                   	// #5
  4027c4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4027c8:	add	x1, x1, #0x1a0
  4027cc:	mov	x0, #0x0                   	// #0
  4027d0:	bl	401bc0 <dcgettext@plt>
  4027d4:	mov	x2, x24
  4027d8:	mov	x1, x0
  4027dc:	mov	w0, #0x8                   	// #8
  4027e0:	bl	401c60 <err@plt>
  4027e4:	stp	x19, x20, [sp, #16]
  4027e8:	mov	w27, #0x0                   	// #0
  4027ec:	ldr	w22, [x21, #4]
  4027f0:	and	x22, x22, #0xffffff
  4027f4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4027f8:	ldr	x0, [x0, #824]
  4027fc:	sub	x23, x0, #0x1
  402800:	add	x23, x23, x22
  402804:	udiv	x23, x23, x0
  402808:	add	x23, x26, x23, lsl #2
  40280c:	adrp	x20, 418000 <ferror@plt+0x16370>
  402810:	add	x20, x20, #0x2b0
  402814:	adrp	x28, 406000 <ferror@plt+0x4370>
  402818:	add	x28, x28, #0x1c8
  40281c:	adrp	x0, 406000 <ferror@plt+0x4370>
  402820:	add	x0, x0, #0x1b0
  402824:	str	x0, [sp, #104]
  402828:	b	4028b8 <ferror@plt+0xc28>
  40282c:	ldr	w0, [x20, #144]
  402830:	cmp	w0, #0x1
  402834:	b.gt	402858 <ferror@plt+0xbc8>
  402838:	ldr	x0, [x20, #136]
  40283c:	cmp	x0, x22
  402840:	csel	x19, x19, x22, ls  // ls = plast
  402844:	mov	x2, x19
  402848:	mov	w1, #0x0                   	// #0
  40284c:	ldr	x0, [x20, #128]
  402850:	bl	4019e0 <memset@plt>
  402854:	b	40288c <ferror@plt+0xbfc>
  402858:	mov	w2, #0x5                   	// #5
  40285c:	ldr	x1, [sp, #104]
  402860:	mov	x0, #0x0                   	// #0
  402864:	bl	401bc0 <dcgettext@plt>
  402868:	ldr	x2, [x20, #136]
  40286c:	mov	x1, x25
  402870:	bl	401c10 <printf@plt>
  402874:	b	402838 <ferror@plt+0xba8>
  402878:	mov	x0, x25
  40287c:	bl	401df0 <ferror@plt+0x160>
  402880:	sub	x1, x23, x25
  402884:	bl	402120 <ferror@plt+0x490>
  402888:	sxtw	x19, w0
  40288c:	ldr	x0, [x20, #136]
  402890:	cmp	x22, x0
  402894:	b.cc	40294c <ferror@plt+0xcbc>  // b.lo, b.ul, b.last
  402898:	cmp	x0, x19
  40289c:	b.ne	402928 <ferror@plt+0xc98>  // b.any
  4028a0:	sub	x22, x22, x19
  4028a4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4028a8:	ldr	x0, [x0, #616]
  4028ac:	ldrsb	w0, [x0]
  4028b0:	cbnz	w0, 40297c <ferror@plt+0xcec>
  4028b4:	cbz	x22, 4029b4 <ferror@plt+0xd24>
  4028b8:	ldr	x19, [x20, #136]
  4028bc:	ldr	w25, [x20, #4]
  4028c0:	mov	x0, x26
  4028c4:	bl	401df0 <ferror@plt+0x160>
  4028c8:	ldr	w1, [x0]
  4028cc:	mov	w0, w25
  4028d0:	bl	403bc0 <ferror@plt+0x1f30>
  4028d4:	mov	x25, x23
  4028d8:	mov	w23, w0
  4028dc:	ldr	x1, [x20, #160]
  4028e0:	cmp	x1, w0, uxtw
  4028e4:	b.cs	4028ec <ferror@plt+0xc5c>  // b.hs, b.nlast
  4028e8:	str	x23, [x20, #160]
  4028ec:	add	x26, x26, #0x4
  4028f0:	cmp	x23, x25
  4028f4:	b.eq	40282c <ferror@plt+0xb9c>  // b.none
  4028f8:	ldr	w0, [x20, #144]
  4028fc:	cmp	w0, #0x1
  402900:	b.le	402878 <ferror@plt+0xbe8>
  402904:	mov	w2, #0x5                   	// #5
  402908:	mov	x1, x28
  40290c:	mov	x0, #0x0                   	// #0
  402910:	bl	401bc0 <dcgettext@plt>
  402914:	sub	x3, x23, x25
  402918:	mov	x2, x23
  40291c:	mov	x1, x25
  402920:	bl	401c10 <printf@plt>
  402924:	b	402878 <ferror@plt+0xbe8>
  402928:	mov	w2, #0x5                   	// #5
  40292c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402930:	add	x1, x1, #0x1f8
  402934:	mov	x0, #0x0                   	// #0
  402938:	bl	401bc0 <dcgettext@plt>
  40293c:	mov	x2, x19
  402940:	mov	x1, x0
  402944:	mov	w0, #0x4                   	// #4
  402948:	bl	401be0 <errx@plt>
  40294c:	cmp	x22, x19
  402950:	b.eq	4028a0 <ferror@plt+0xc10>  // b.none
  402954:	mov	w2, #0x5                   	// #5
  402958:	adrp	x1, 406000 <ferror@plt+0x4370>
  40295c:	add	x1, x1, #0x210
  402960:	mov	x0, #0x0                   	// #0
  402964:	bl	401bc0 <dcgettext@plt>
  402968:	mov	x3, x22
  40296c:	mov	x2, x19
  402970:	mov	x1, x0
  402974:	mov	w0, #0x4                   	// #4
  402978:	bl	401be0 <errx@plt>
  40297c:	mov	x2, x19
  402980:	ldr	x1, [x20, #128]
  402984:	mov	w0, w27
  402988:	bl	401a40 <write@plt>
  40298c:	tbz	x0, #63, 4028b4 <ferror@plt+0xc24>
  402990:	mov	w2, #0x5                   	// #5
  402994:	adrp	x1, 406000 <ferror@plt+0x4370>
  402998:	add	x1, x1, #0x230
  40299c:	mov	x0, #0x0                   	// #0
  4029a0:	bl	401bc0 <dcgettext@plt>
  4029a4:	mov	x2, x24
  4029a8:	mov	x1, x0
  4029ac:	mov	w0, #0x8                   	// #8
  4029b0:	bl	401c60 <err@plt>
  4029b4:	ldp	x19, x20, [sp, #16]
  4029b8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4029bc:	ldr	x0, [x0, #616]
  4029c0:	ldrsb	w0, [x0]
  4029c4:	cbz	w0, 402e04 <ferror@plt+0x1174>
  4029c8:	stp	x19, x20, [sp, #16]
  4029cc:	mov	w0, w27
  4029d0:	bl	401940 <fsync@plt>
  4029d4:	mov	w19, w0
  4029d8:	mov	w0, w27
  4029dc:	bl	401a20 <close@plt>
  4029e0:	orr	w19, w19, w0
  4029e4:	cbnz	w19, 402a04 <ferror@plt+0xd74>
  4029e8:	mov	x1, x21
  4029ec:	mov	x0, x24
  4029f0:	bl	402020 <ferror@plt+0x390>
  4029f4:	ldp	x19, x20, [sp, #16]
  4029f8:	ldp	x25, x26, [sp, #64]
  4029fc:	ldp	x27, x28, [sp, #80]
  402a00:	b	402c84 <ferror@plt+0xff4>
  402a04:	mov	w2, #0x5                   	// #5
  402a08:	adrp	x1, 406000 <ferror@plt+0x4370>
  402a0c:	add	x1, x1, #0x230
  402a10:	mov	x0, #0x0                   	// #0
  402a14:	bl	401bc0 <dcgettext@plt>
  402a18:	mov	x2, x24
  402a1c:	mov	x1, x0
  402a20:	mov	w0, #0x8                   	// #8
  402a24:	bl	401c60 <err@plt>
  402a28:	stp	x19, x20, [sp, #16]
  402a2c:	ldr	w19, [x1, #8]
  402a30:	lsr	w19, w19, #6
  402a34:	ubfiz	x19, x19, #2, #26
  402a38:	add	x22, x19, #0x4
  402a3c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402a40:	ldr	w20, [x0, #692]
  402a44:	mov	x0, x19
  402a48:	bl	401df0 <ferror@plt+0x160>
  402a4c:	ldr	w1, [x0]
  402a50:	mov	w0, w20
  402a54:	bl	403bc0 <ferror@plt+0x1f30>
  402a58:	mov	w20, w0
  402a5c:	cbz	x19, 402af0 <ferror@plt+0xe60>
  402a60:	ldr	w0, [x21, #4]
  402a64:	tst	x0, #0xffffff
  402a68:	b.eq	402b18 <ferror@plt+0xe88>  // b.none
  402a6c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402a70:	ldr	x0, [x0, #624]
  402a74:	cmp	x19, x0
  402a78:	b.cs	402a84 <ferror@plt+0xdf4>  // b.hs, b.nlast
  402a7c:	adrp	x0, 418000 <ferror@plt+0x16370>
  402a80:	str	x19, [x0, #624]
  402a84:	adrp	x0, 418000 <ferror@plt+0x16370>
  402a88:	ldr	x0, [x0, #848]
  402a8c:	cmp	x20, x0
  402a90:	b.ls	402a9c <ferror@plt+0xe0c>  // b.plast
  402a94:	adrp	x0, 418000 <ferror@plt+0x16370>
  402a98:	str	x20, [x0, #848]
  402a9c:	mov	x0, x22
  402aa0:	bl	401df0 <ferror@plt+0x160>
  402aa4:	sub	x19, x20, x22
  402aa8:	mov	x1, x19
  402aac:	bl	402120 <ferror@plt+0x490>
  402ab0:	ldr	w1, [x21, #4]
  402ab4:	and	x1, x1, #0xffffff
  402ab8:	cmp	x1, w0, sxtw
  402abc:	b.ne	402b40 <ferror@plt+0xeb0>  // b.any
  402ac0:	adrp	x1, 418000 <ferror@plt+0x16370>
  402ac4:	add	x1, x1, #0x2b0
  402ac8:	ldr	x3, [x1, #128]
  402acc:	strb	wzr, [x3, w0, sxtw]
  402ad0:	ldr	w0, [x1, #144]
  402ad4:	cbnz	w0, 402b6c <ferror@plt+0xedc>
  402ad8:	adrp	x0, 418000 <ferror@plt+0x16370>
  402adc:	ldr	x0, [x0, #616]
  402ae0:	ldrsb	w0, [x0]
  402ae4:	cbnz	w0, 402bd4 <ferror@plt+0xf44>
  402ae8:	ldp	x19, x20, [sp, #16]
  402aec:	b	402c84 <ferror@plt+0xff4>
  402af0:	stp	x25, x26, [sp, #64]
  402af4:	stp	x27, x28, [sp, #80]
  402af8:	mov	w2, #0x5                   	// #5
  402afc:	adrp	x1, 406000 <ferror@plt+0x4370>
  402b00:	add	x1, x1, #0x248
  402b04:	mov	x0, #0x0                   	// #0
  402b08:	bl	401bc0 <dcgettext@plt>
  402b0c:	mov	x1, x0
  402b10:	mov	w0, #0x4                   	// #4
  402b14:	bl	401be0 <errx@plt>
  402b18:	stp	x25, x26, [sp, #64]
  402b1c:	stp	x27, x28, [sp, #80]
  402b20:	mov	w2, #0x5                   	// #5
  402b24:	adrp	x1, 406000 <ferror@plt+0x4370>
  402b28:	add	x1, x1, #0x268
  402b2c:	mov	x0, #0x0                   	// #0
  402b30:	bl	401bc0 <dcgettext@plt>
  402b34:	mov	x1, x0
  402b38:	mov	w0, #0x4                   	// #4
  402b3c:	bl	401be0 <errx@plt>
  402b40:	stp	x25, x26, [sp, #64]
  402b44:	stp	x27, x28, [sp, #80]
  402b48:	mov	w2, #0x5                   	// #5
  402b4c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402b50:	add	x1, x1, #0x288
  402b54:	mov	x0, #0x0                   	// #0
  402b58:	bl	401bc0 <dcgettext@plt>
  402b5c:	mov	x2, x24
  402b60:	mov	x1, x0
  402b64:	mov	w0, #0x4                   	// #4
  402b68:	bl	401be0 <errx@plt>
  402b6c:	mov	x2, x24
  402b70:	adrp	x1, 406000 <ferror@plt+0x4370>
  402b74:	add	x1, x1, #0x2a8
  402b78:	add	x0, sp, #0x78
  402b7c:	bl	4021f0 <ferror@plt+0x560>
  402b80:	ldr	x2, [sp, #120]
  402b84:	mov	x1, x21
  402b88:	mov	w0, #0x6c                  	// #108
  402b8c:	bl	401f58 <ferror@plt+0x2c8>
  402b90:	adrp	x0, 418000 <ferror@plt+0x16370>
  402b94:	ldr	w0, [x0, #832]
  402b98:	cmp	w0, #0x1
  402b9c:	b.gt	402bac <ferror@plt+0xf1c>
  402ba0:	ldr	x0, [sp, #120]
  402ba4:	bl	401af0 <free@plt>
  402ba8:	b	402ad8 <ferror@plt+0xe48>
  402bac:	mov	w2, #0x5                   	// #5
  402bb0:	adrp	x1, 406000 <ferror@plt+0x4370>
  402bb4:	add	x1, x1, #0x1c8
  402bb8:	mov	x0, #0x0                   	// #0
  402bbc:	bl	401bc0 <dcgettext@plt>
  402bc0:	mov	x3, x19
  402bc4:	mov	x2, x20
  402bc8:	mov	x1, x22
  402bcc:	bl	401c10 <printf@plt>
  402bd0:	b	402ba0 <ferror@plt+0xf10>
  402bd4:	mov	x1, x24
  402bd8:	adrp	x0, 418000 <ferror@plt+0x16370>
  402bdc:	ldr	x0, [x0, #816]
  402be0:	bl	401b00 <symlink@plt>
  402be4:	tbnz	w0, #31, 402bfc <ferror@plt+0xf6c>
  402be8:	mov	x1, x21
  402bec:	mov	x0, x24
  402bf0:	bl	402020 <ferror@plt+0x390>
  402bf4:	ldp	x19, x20, [sp, #16]
  402bf8:	b	402c84 <ferror@plt+0xff4>
  402bfc:	stp	x25, x26, [sp, #64]
  402c00:	stp	x27, x28, [sp, #80]
  402c04:	mov	w2, #0x5                   	// #5
  402c08:	adrp	x1, 406000 <ferror@plt+0x4370>
  402c0c:	add	x1, x1, #0x2b8
  402c10:	mov	x0, #0x0                   	// #0
  402c14:	bl	401bc0 <dcgettext@plt>
  402c18:	mov	x2, x24
  402c1c:	mov	x1, x0
  402c20:	mov	w0, #0x8                   	// #8
  402c24:	bl	401c60 <err@plt>
  402c28:	stp	x19, x20, [sp, #16]
  402c2c:	stp	x25, x26, [sp, #64]
  402c30:	stp	x27, x28, [sp, #80]
  402c34:	mov	w2, #0x5                   	// #5
  402c38:	adrp	x1, 406000 <ferror@plt+0x4370>
  402c3c:	add	x1, x1, #0x2d0
  402c40:	mov	x0, #0x0                   	// #0
  402c44:	bl	401bc0 <dcgettext@plt>
  402c48:	mov	x2, x24
  402c4c:	mov	x1, x0
  402c50:	mov	w0, #0x4                   	// #4
  402c54:	bl	401be0 <errx@plt>
  402c58:	ldr	w19, [x21, #4]
  402c5c:	and	x19, x19, #0xffffff
  402c60:	mov	w0, #0x63                  	// #99
  402c64:	adrp	x1, 418000 <ferror@plt+0x16370>
  402c68:	ldr	w1, [x1, #832]
  402c6c:	cbnz	w1, 402d44 <ferror@plt+0x10b4>
  402c70:	adrp	x0, 418000 <ferror@plt+0x16370>
  402c74:	ldr	x0, [x0, #616]
  402c78:	ldrsb	w0, [x0]
  402c7c:	cbnz	w0, 402d54 <ferror@plt+0x10c4>
  402c80:	ldp	x19, x20, [sp, #16]
  402c84:	ldp	x21, x22, [sp, #32]
  402c88:	ldp	x23, x24, [sp, #48]
  402c8c:	ldp	x29, x30, [sp], #128
  402c90:	ret
  402c94:	ldr	w19, [x21, #4]
  402c98:	and	x19, x19, #0xffffff
  402c9c:	mov	w0, #0x62                  	// #98
  402ca0:	b	402c64 <ferror@plt+0xfd4>
  402ca4:	ldr	w0, [x21, #4]
  402ca8:	tst	x0, #0xffffff
  402cac:	b.ne	402cbc <ferror@plt+0x102c>  // b.any
  402cb0:	mov	w0, #0x70                  	// #112
  402cb4:	mov	x19, #0x0                   	// #0
  402cb8:	b	402c64 <ferror@plt+0xfd4>
  402cbc:	stp	x25, x26, [sp, #64]
  402cc0:	stp	x27, x28, [sp, #80]
  402cc4:	mov	w2, #0x5                   	// #5
  402cc8:	adrp	x1, 406000 <ferror@plt+0x4370>
  402ccc:	add	x1, x1, #0x2f8
  402cd0:	mov	x0, #0x0                   	// #0
  402cd4:	bl	401bc0 <dcgettext@plt>
  402cd8:	mov	x2, x24
  402cdc:	mov	x1, x0
  402ce0:	mov	w0, #0x4                   	// #4
  402ce4:	bl	401be0 <errx@plt>
  402ce8:	stp	x25, x26, [sp, #64]
  402cec:	stp	x27, x28, [sp, #80]
  402cf0:	mov	w2, #0x5                   	// #5
  402cf4:	adrp	x1, 406000 <ferror@plt+0x4370>
  402cf8:	add	x1, x1, #0x318
  402cfc:	mov	x0, #0x0                   	// #0
  402d00:	bl	401bc0 <dcgettext@plt>
  402d04:	mov	x2, x24
  402d08:	mov	x1, x0
  402d0c:	mov	w0, #0x4                   	// #4
  402d10:	bl	401be0 <errx@plt>
  402d14:	stp	x25, x26, [sp, #64]
  402d18:	stp	x27, x28, [sp, #80]
  402d1c:	mov	w2, #0x5                   	// #5
  402d20:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d24:	add	x1, x1, #0x338
  402d28:	mov	x0, #0x0                   	// #0
  402d2c:	bl	401bc0 <dcgettext@plt>
  402d30:	ldrh	w3, [x21]
  402d34:	mov	x2, x24
  402d38:	mov	x1, x0
  402d3c:	mov	w0, #0x4                   	// #4
  402d40:	bl	401be0 <errx@plt>
  402d44:	mov	x2, x24
  402d48:	mov	x1, x21
  402d4c:	bl	401f58 <ferror@plt+0x2c8>
  402d50:	b	402c70 <ferror@plt+0xfe0>
  402d54:	str	x19, [sp, #120]
  402d58:	add	x3, sp, #0x78
  402d5c:	ldrh	w2, [x21]
  402d60:	mov	x1, x24
  402d64:	mov	w0, #0x0                   	// #0
  402d68:	bl	4018c0 <__xmknod@plt>
  402d6c:	tbnz	w0, #31, 402d84 <ferror@plt+0x10f4>
  402d70:	mov	x1, x21
  402d74:	mov	x0, x24
  402d78:	bl	402020 <ferror@plt+0x390>
  402d7c:	ldp	x19, x20, [sp, #16]
  402d80:	b	402c84 <ferror@plt+0xff4>
  402d84:	stp	x25, x26, [sp, #64]
  402d88:	stp	x27, x28, [sp, #80]
  402d8c:	mov	w2, #0x5                   	// #5
  402d90:	adrp	x1, 406000 <ferror@plt+0x4370>
  402d94:	add	x1, x1, #0x350
  402d98:	mov	x0, #0x0                   	// #0
  402d9c:	bl	401bc0 <dcgettext@plt>
  402da0:	mov	x2, x24
  402da4:	mov	x1, x0
  402da8:	mov	w0, #0x8                   	// #8
  402dac:	bl	401c60 <err@plt>
  402db0:	ldr	w0, [x1, #4]
  402db4:	tst	x0, #0xffffff
  402db8:	b.eq	402ddc <ferror@plt+0x114c>  // b.none
  402dbc:	stp	x27, x28, [sp, #80]
  402dc0:	adrp	x0, 418000 <ferror@plt+0x16370>
  402dc4:	ldr	x0, [x0, #624]
  402dc8:	cmp	x26, x0
  402dcc:	b.cs	402720 <ferror@plt+0xa90>  // b.hs, b.nlast
  402dd0:	adrp	x0, 418000 <ferror@plt+0x16370>
  402dd4:	str	x26, [x0, #624]
  402dd8:	b	402720 <ferror@plt+0xa90>
  402ddc:	stp	x19, x20, [sp, #16]
  402de0:	stp	x27, x28, [sp, #80]
  402de4:	mov	w2, #0x5                   	// #5
  402de8:	adrp	x1, 406000 <ferror@plt+0x4370>
  402dec:	add	x1, x1, #0x170
  402df0:	mov	x0, #0x0                   	// #0
  402df4:	bl	401bc0 <dcgettext@plt>
  402df8:	mov	x1, x0
  402dfc:	mov	w0, #0x4                   	// #4
  402e00:	bl	401be0 <errx@plt>
  402e04:	ldp	x25, x26, [sp, #64]
  402e08:	ldp	x27, x28, [sp, #80]
  402e0c:	b	402c84 <ferror@plt+0xff4>
  402e10:	stp	x29, x30, [sp, #-224]!
  402e14:	mov	x29, sp
  402e18:	stp	x19, x20, [sp, #16]
  402e1c:	stp	x21, x22, [sp, #32]
  402e20:	stp	x23, x24, [sp, #48]
  402e24:	stp	x25, x26, [sp, #64]
  402e28:	mov	w19, w0
  402e2c:	mov	x20, x1
  402e30:	adrp	x21, 406000 <ferror@plt+0x4370>
  402e34:	add	x21, x21, #0x398
  402e38:	mov	x1, x21
  402e3c:	mov	w0, #0x5                   	// #5
  402e40:	bl	401c80 <setlocale@plt>
  402e44:	mov	x1, x21
  402e48:	mov	w0, #0x0                   	// #0
  402e4c:	bl	401c80 <setlocale@plt>
  402e50:	adrp	x21, 406000 <ferror@plt+0x4370>
  402e54:	add	x21, x21, #0x380
  402e58:	adrp	x1, 406000 <ferror@plt+0x4370>
  402e5c:	add	x1, x1, #0x368
  402e60:	mov	x0, x21
  402e64:	bl	4019b0 <bindtextdomain@plt>
  402e68:	mov	x0, x21
  402e6c:	bl	401a70 <textdomain@plt>
  402e70:	adrp	x0, 402000 <ferror@plt+0x370>
  402e74:	add	x0, x0, #0x2e0
  402e78:	bl	405f58 <ferror@plt+0x42c8>
  402e7c:	mov	w0, #0x10                  	// #16
  402e80:	bl	404494 <ferror@plt+0x2804>
  402e84:	adrp	x23, 406000 <ferror@plt+0x4370>
  402e88:	add	x23, x23, #0x958
  402e8c:	adrp	x21, 406000 <ferror@plt+0x4370>
  402e90:	add	x21, x21, #0x640
  402e94:	adrp	x22, 418000 <ferror@plt+0x16370>
  402e98:	add	x22, x22, #0x2b0
  402e9c:	mov	w24, #0x1                   	// #1
  402ea0:	b	402eec <ferror@plt+0x125c>
  402ea4:	cmp	w0, #0x56
  402ea8:	b.ne	403130 <ferror@plt+0x14a0>  // b.any
  402eac:	mov	w2, #0x5                   	// #5
  402eb0:	adrp	x1, 406000 <ferror@plt+0x4370>
  402eb4:	add	x1, x1, #0x5d0
  402eb8:	mov	x0, #0x0                   	// #0
  402ebc:	bl	401bc0 <dcgettext@plt>
  402ec0:	adrp	x2, 406000 <ferror@plt+0x4370>
  402ec4:	add	x2, x2, #0x5e0
  402ec8:	adrp	x1, 418000 <ferror@plt+0x16370>
  402ecc:	ldr	x1, [x1, #672]
  402ed0:	bl	401c10 <printf@plt>
  402ed4:	mov	w0, #0x0                   	// #0
  402ed8:	bl	401870 <exit@plt>
  402edc:	cmp	w0, #0x78
  402ee0:	b.eq	403114 <ferror@plt+0x1484>  // b.none
  402ee4:	cmp	w0, #0x79
  402ee8:	b.ne	402f5c <ferror@plt+0x12cc>  // b.any
  402eec:	mov	x4, #0x0                   	// #0
  402ef0:	mov	x3, x23
  402ef4:	mov	x2, x21
  402ef8:	mov	x1, x20
  402efc:	mov	w0, w19
  402f00:	bl	401a80 <getopt_long@plt>
  402f04:	cmn	w0, #0x1
  402f08:	b.eq	403168 <ferror@plt+0x14d8>  // b.none
  402f0c:	cmp	w0, #0x68
  402f10:	b.eq	402f74 <ferror@plt+0x12e4>  // b.none
  402f14:	b.gt	402edc <ferror@plt+0x124c>
  402f18:	cmp	w0, #0x61
  402f1c:	b.eq	402eec <ferror@plt+0x125c>  // b.none
  402f20:	cmp	w0, #0x62
  402f24:	b.ne	402ea4 <ferror@plt+0x1214>  // b.any
  402f28:	adrp	x0, 418000 <ferror@plt+0x16370>
  402f2c:	ldr	x25, [x0, #648]
  402f30:	mov	w2, #0x5                   	// #5
  402f34:	adrp	x1, 406000 <ferror@plt+0x4370>
  402f38:	add	x1, x1, #0x5f8
  402f3c:	mov	x0, #0x0                   	// #0
  402f40:	bl	401bc0 <dcgettext@plt>
  402f44:	mov	x1, x0
  402f48:	mov	x0, x25
  402f4c:	bl	404c54 <ferror@plt+0x2fc4>
  402f50:	mov	w0, w0
  402f54:	str	x0, [x22, #136]
  402f58:	b	402eec <ferror@plt+0x125c>
  402f5c:	cmp	w0, #0x76
  402f60:	b.ne	403130 <ferror@plt+0x14a0>  // b.any
  402f64:	ldr	w0, [x22, #144]
  402f68:	add	w0, w0, #0x1
  402f6c:	str	w0, [x22, #144]
  402f70:	b	402eec <ferror@plt+0x125c>
  402f74:	adrp	x0, 418000 <ferror@plt+0x16370>
  402f78:	ldr	x19, [x0, #664]
  402f7c:	mov	w2, #0x5                   	// #5
  402f80:	adrp	x1, 406000 <ferror@plt+0x4370>
  402f84:	add	x1, x1, #0x390
  402f88:	mov	x0, #0x0                   	// #0
  402f8c:	bl	401bc0 <dcgettext@plt>
  402f90:	mov	x1, x19
  402f94:	bl	401860 <fputs@plt>
  402f98:	mov	w2, #0x5                   	// #5
  402f9c:	adrp	x1, 406000 <ferror@plt+0x4370>
  402fa0:	add	x1, x1, #0x3a0
  402fa4:	mov	x0, #0x0                   	// #0
  402fa8:	bl	401bc0 <dcgettext@plt>
  402fac:	adrp	x1, 418000 <ferror@plt+0x16370>
  402fb0:	ldr	x2, [x1, #672]
  402fb4:	mov	x1, x0
  402fb8:	mov	x0, x19
  402fbc:	bl	401c50 <fprintf@plt>
  402fc0:	mov	x1, x19
  402fc4:	mov	w0, #0xa                   	// #10
  402fc8:	bl	4018e0 <fputc@plt>
  402fcc:	mov	w2, #0x5                   	// #5
  402fd0:	adrp	x1, 406000 <ferror@plt+0x4370>
  402fd4:	add	x1, x1, #0x3b8
  402fd8:	mov	x0, #0x0                   	// #0
  402fdc:	bl	401bc0 <dcgettext@plt>
  402fe0:	mov	x1, x19
  402fe4:	bl	401860 <fputs@plt>
  402fe8:	mov	w2, #0x5                   	// #5
  402fec:	adrp	x1, 406000 <ferror@plt+0x4370>
  402ff0:	add	x1, x1, #0x3e8
  402ff4:	mov	x0, #0x0                   	// #0
  402ff8:	bl	401bc0 <dcgettext@plt>
  402ffc:	mov	x1, x19
  403000:	bl	401860 <fputs@plt>
  403004:	mov	w2, #0x5                   	// #5
  403008:	adrp	x1, 406000 <ferror@plt+0x4370>
  40300c:	add	x1, x1, #0x3f8
  403010:	mov	x0, #0x0                   	// #0
  403014:	bl	401bc0 <dcgettext@plt>
  403018:	mov	x1, x19
  40301c:	bl	401860 <fputs@plt>
  403020:	mov	w2, #0x5                   	// #5
  403024:	adrp	x1, 406000 <ferror@plt+0x4370>
  403028:	add	x1, x1, #0x438
  40302c:	mov	x0, #0x0                   	// #0
  403030:	bl	401bc0 <dcgettext@plt>
  403034:	mov	x1, x19
  403038:	bl	401860 <fputs@plt>
  40303c:	mov	w2, #0x5                   	// #5
  403040:	adrp	x1, 406000 <ferror@plt+0x4370>
  403044:	add	x1, x1, #0x468
  403048:	mov	x0, #0x0                   	// #0
  40304c:	bl	401bc0 <dcgettext@plt>
  403050:	mov	x1, x19
  403054:	bl	401860 <fputs@plt>
  403058:	mov	w2, #0x5                   	// #5
  40305c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403060:	add	x1, x1, #0x4a8
  403064:	mov	x0, #0x0                   	// #0
  403068:	bl	401bc0 <dcgettext@plt>
  40306c:	mov	x1, x19
  403070:	bl	401860 <fputs@plt>
  403074:	mov	w2, #0x5                   	// #5
  403078:	adrp	x1, 406000 <ferror@plt+0x4370>
  40307c:	add	x1, x1, #0x4f0
  403080:	mov	x0, #0x0                   	// #0
  403084:	bl	401bc0 <dcgettext@plt>
  403088:	mov	x1, x19
  40308c:	bl	401860 <fputs@plt>
  403090:	mov	x1, x19
  403094:	mov	w0, #0xa                   	// #10
  403098:	bl	4018e0 <fputc@plt>
  40309c:	mov	w2, #0x5                   	// #5
  4030a0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030a4:	add	x1, x1, #0x540
  4030a8:	mov	x0, #0x0                   	// #0
  4030ac:	bl	401bc0 <dcgettext@plt>
  4030b0:	mov	x19, x0
  4030b4:	mov	w2, #0x5                   	// #5
  4030b8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030bc:	add	x1, x1, #0x558
  4030c0:	mov	x0, #0x0                   	// #0
  4030c4:	bl	401bc0 <dcgettext@plt>
  4030c8:	mov	x4, x0
  4030cc:	adrp	x3, 406000 <ferror@plt+0x4370>
  4030d0:	add	x3, x3, #0x568
  4030d4:	mov	x2, x19
  4030d8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030dc:	add	x1, x1, #0x578
  4030e0:	adrp	x0, 406000 <ferror@plt+0x4370>
  4030e4:	add	x0, x0, #0x588
  4030e8:	bl	401c10 <printf@plt>
  4030ec:	mov	w2, #0x5                   	// #5
  4030f0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4030f4:	add	x1, x1, #0x5a0
  4030f8:	mov	x0, #0x0                   	// #0
  4030fc:	bl	401bc0 <dcgettext@plt>
  403100:	adrp	x1, 406000 <ferror@plt+0x4370>
  403104:	add	x1, x1, #0x5c0
  403108:	bl	401c10 <printf@plt>
  40310c:	mov	w0, #0x0                   	// #0
  403110:	bl	401870 <exit@plt>
  403114:	str	w24, [x22, #168]
  403118:	adrp	x0, 418000 <ferror@plt+0x16370>
  40311c:	ldr	x0, [x0, #648]
  403120:	cbz	x0, 402eec <ferror@plt+0x125c>
  403124:	adrp	x1, 418000 <ferror@plt+0x16370>
  403128:	str	x0, [x1, #616]
  40312c:	b	402eec <ferror@plt+0x125c>
  403130:	adrp	x0, 418000 <ferror@plt+0x16370>
  403134:	ldr	x19, [x0, #640]
  403138:	mov	w2, #0x5                   	// #5
  40313c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403140:	add	x1, x1, #0x618
  403144:	mov	x0, #0x0                   	// #0
  403148:	bl	401bc0 <dcgettext@plt>
  40314c:	adrp	x1, 418000 <ferror@plt+0x16370>
  403150:	ldr	x2, [x1, #672]
  403154:	mov	x1, x0
  403158:	mov	x0, x19
  40315c:	bl	401c50 <fprintf@plt>
  403160:	mov	w0, #0x10                  	// #16
  403164:	bl	401870 <exit@plt>
  403168:	adrp	x0, 418000 <ferror@plt+0x16370>
  40316c:	ldr	w0, [x0, #656]
  403170:	sub	w19, w19, w0
  403174:	cmp	w19, #0x1
  403178:	b.eq	4031cc <ferror@plt+0x153c>  // b.none
  40317c:	mov	w2, #0x5                   	// #5
  403180:	adrp	x1, 406000 <ferror@plt+0x4370>
  403184:	add	x1, x1, #0x648
  403188:	mov	x0, #0x0                   	// #0
  40318c:	bl	401bc0 <dcgettext@plt>
  403190:	bl	401b80 <warnx@plt>
  403194:	adrp	x0, 418000 <ferror@plt+0x16370>
  403198:	ldr	x19, [x0, #640]
  40319c:	mov	w2, #0x5                   	// #5
  4031a0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4031a4:	add	x1, x1, #0x618
  4031a8:	mov	x0, #0x0                   	// #0
  4031ac:	bl	401bc0 <dcgettext@plt>
  4031b0:	adrp	x1, 418000 <ferror@plt+0x16370>
  4031b4:	ldr	x2, [x1, #672]
  4031b8:	mov	x1, x0
  4031bc:	mov	x0, x19
  4031c0:	bl	401c50 <fprintf@plt>
  4031c4:	mov	w0, #0x10                  	// #16
  4031c8:	bl	401870 <exit@plt>
  4031cc:	ldr	x19, [x20, w0, sxtw #3]
  4031d0:	adrp	x0, 418000 <ferror@plt+0x16370>
  4031d4:	str	x19, [x0, #864]
  4031d8:	add	x2, sp, #0x60
  4031dc:	mov	x1, x19
  4031e0:	mov	w0, #0x0                   	// #0
  4031e4:	bl	401c30 <__xstat@plt>
  4031e8:	tbnz	w0, #31, 4034a0 <ferror@plt+0x1810>
  4031ec:	mov	w1, #0x0                   	// #0
  4031f0:	mov	x0, x19
  4031f4:	bl	401980 <open@plt>
  4031f8:	adrp	x1, 418000 <ferror@plt+0x16370>
  4031fc:	str	w0, [x1, #688]
  403200:	tbnz	w0, #31, 4034c4 <ferror@plt+0x1834>
  403204:	ldr	w1, [sp, #112]
  403208:	and	w1, w1, #0xf000
  40320c:	cmp	w1, #0x6, lsl #12
  403210:	b.eq	4034ec <ferror@plt+0x185c>  // b.none
  403214:	cmp	w1, #0x8, lsl #12
  403218:	b.ne	403524 <ferror@plt+0x1894>  // b.any
  40321c:	ldr	x19, [sp, #144]
  403220:	cmp	x19, #0x4b
  403224:	b.ls	40354c <ferror@plt+0x18bc>  // b.plast
  403228:	adrp	x0, 418000 <ferror@plt+0x16370>
  40322c:	add	x1, x0, #0x2b0
  403230:	mov	x2, #0x4c                  	// #76
  403234:	add	x1, x1, #0xb8
  403238:	ldr	w0, [x0, #688]
  40323c:	bl	401b90 <read@plt>
  403240:	cmp	x0, #0x4c
  403244:	b.ne	40356c <ferror@plt+0x18dc>  // b.any
  403248:	adrp	x0, 418000 <ferror@plt+0x16370>
  40324c:	ldr	w0, [x0, #872]
  403250:	bl	401eac <ferror@plt+0x21c>
  403254:	cmn	w0, #0x1
  403258:	b.eq	403594 <ferror@plt+0x1904>  // b.none
  40325c:	mov	w22, #0x0                   	// #0
  403260:	adrp	x0, 418000 <ferror@plt+0x16370>
  403264:	ldr	w0, [x0, #832]
  403268:	cbnz	w0, 403684 <ferror@plt+0x19f4>
  40326c:	adrp	x0, 418000 <ferror@plt+0x16370>
  403270:	add	x0, x0, #0x2b0
  403274:	add	x20, x0, #0xb8
  403278:	mov	x1, x20
  40327c:	ldr	w0, [x0, #4]
  403280:	bl	403bd0 <ferror@plt+0x1f40>
  403284:	ldr	w1, [x20, #8]
  403288:	tst	w1, #0xffffff00
  40328c:	b.ne	4036e8 <ferror@plt+0x1a58>  // b.any
  403290:	adrp	x0, 418000 <ferror@plt+0x16370>
  403294:	ldr	w0, [x0, #876]
  403298:	sxtw	x21, w22
  40329c:	add	x26, x21, #0x4c
  4032a0:	cmp	x0, x26
  4032a4:	b.cc	403708 <ferror@plt+0x1a78>  // b.lo, b.ul, b.last
  4032a8:	tbz	w1, #0, 40378c <ferror@plt+0x1afc>
  4032ac:	adrp	x1, 418000 <ferror@plt+0x16370>
  4032b0:	ldr	w1, [x1, #916]
  4032b4:	cbz	w1, 403730 <ferror@plt+0x1aa0>
  4032b8:	cmp	x0, x19
  4032bc:	b.hi	403750 <ferror@plt+0x1ac0>  // b.pmore
  4032c0:	b.cc	403770 <ferror@plt+0x1ae0>  // b.lo, b.ul, b.last
  4032c4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4032c8:	ldr	w0, [x0, #880]
  4032cc:	tbz	w0, #0, 4037a8 <ferror@plt+0x1b18>
  4032d0:	mov	w2, #0x0                   	// #0
  4032d4:	mov	x1, #0x0                   	// #0
  4032d8:	mov	x0, #0x0                   	// #0
  4032dc:	bl	4018f0 <crc32@plt>
  4032e0:	mov	x20, x0
  4032e4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4032e8:	add	x1, x0, #0x2b0
  4032ec:	ldr	w24, [x0, #688]
  4032f0:	mov	x5, #0x0                   	// #0
  4032f4:	mov	w4, w24
  4032f8:	mov	w3, #0x2                   	// #2
  4032fc:	mov	w2, #0x3                   	// #3
  403300:	ldr	w1, [x1, #188]
  403304:	mov	x0, #0x0                   	// #0
  403308:	bl	401ac0 <mmap@plt>
  40330c:	mov	x19, x0
  403310:	cmn	x0, #0x1
  403314:	b.eq	4037c4 <ferror@plt+0x1b34>  // b.none
  403318:	mov	w2, #0x0                   	// #0
  40331c:	mov	x1, #0x0                   	// #0
  403320:	mov	x0, #0x0                   	// #0
  403324:	bl	4018f0 <crc32@plt>
  403328:	add	x1, x19, x21
  40332c:	str	w0, [x1, #32]
  403330:	adrp	x21, 418000 <ferror@plt+0x16370>
  403334:	add	x21, x21, #0x2b0
  403338:	ldr	w2, [x21, #188]
  40333c:	sub	w2, w2, w22
  403340:	mov	w0, w20
  403344:	bl	4018f0 <crc32@plt>
  403348:	mov	w20, w0
  40334c:	ldr	w1, [x21, #188]
  403350:	mov	x0, x19
  403354:	bl	401b60 <munmap@plt>
  403358:	adrp	x0, 418000 <ferror@plt+0x16370>
  40335c:	ldr	w0, [x0, #904]
  403360:	cmp	w0, w20
  403364:	b.ne	40398c <ferror@plt+0x1cfc>  // b.any
  403368:	adrp	x0, 418000 <ferror@plt+0x16370>
  40336c:	ldr	w0, [x0, #856]
  403370:	cbz	w0, 40348c <ferror@plt+0x17fc>
  403374:	adrp	x0, 418000 <ferror@plt+0x16370>
  403378:	ldr	x0, [x0, #824]
  40337c:	cbnz	x0, 403390 <ferror@plt+0x1700>
  403380:	bl	401a00 <getpagesize@plt>
  403384:	sxtw	x0, w0
  403388:	adrp	x1, 418000 <ferror@plt+0x16370>
  40338c:	str	x0, [x1, #824]
  403390:	adrp	x19, 418000 <ferror@plt+0x16370>
  403394:	add	x19, x19, #0x2b0
  403398:	ldr	x0, [x19, #136]
  40339c:	lsl	x0, x0, #1
  4033a0:	bl	401f18 <ferror@plt+0x288>
  4033a4:	str	x0, [x19, #128]
  4033a8:	add	x0, x19, #0xf8
  4033ac:	bl	402288 <ferror@plt+0x5f8>
  4033b0:	mov	x19, x0
  4033b4:	ldrh	w0, [x0]
  4033b8:	and	w0, w0, #0xf000
  4033bc:	cmp	w0, #0x4, lsl #12
  4033c0:	b.ne	4039ac <ferror@plt+0x1d1c>  // b.any
  4033c4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4033c8:	ldr	w0, [x0, #880]
  4033cc:	tbnz	w0, #10, 4033e8 <ferror@plt+0x1758>
  4033d0:	ldr	w20, [x19, #8]
  4033d4:	lsr	w20, w20, #6
  4033d8:	lsl	w20, w20, #2
  4033dc:	and	w0, w20, #0xfffffdff
  4033e0:	cmp	w0, #0x4c
  4033e4:	b.ne	4039cc <ferror@plt+0x1d3c>  // b.any
  4033e8:	mov	w0, #0x0                   	// #0
  4033ec:	bl	401bf0 <umask@plt>
  4033f0:	bl	4018a0 <geteuid@plt>
  4033f4:	adrp	x1, 418000 <ferror@plt+0x16370>
  4033f8:	add	x1, x1, #0x2b0
  4033fc:	str	w0, [x1, #8]
  403400:	add	x21, x1, #0x10
  403404:	str	xzr, [x1, #16]
  403408:	str	wzr, [x21, #8]
  40340c:	mov	w2, #0x70                  	// #112
  403410:	adrp	x1, 406000 <ferror@plt+0x4370>
  403414:	add	x1, x1, #0x880
  403418:	mov	x0, x21
  40341c:	bl	401b50 <inflateInit_@plt>
  403420:	adrp	x20, 418000 <ferror@plt+0x16370>
  403424:	add	x20, x20, #0x258
  403428:	mov	x1, x19
  40342c:	ldr	x0, [x20, #16]
  403430:	bl	4023f0 <ferror@plt+0x760>
  403434:	mov	x0, x21
  403438:	bl	401a60 <inflateEnd@plt>
  40343c:	ldr	x20, [x20, #24]
  403440:	cmn	x20, #0x1
  403444:	b.eq	403460 <ferror@plt+0x17d0>  // b.none
  403448:	cmp	x26, x20
  40344c:	b.hi	4039f0 <ferror@plt+0x1d60>  // b.pmore
  403450:	adrp	x0, 418000 <ferror@plt+0x16370>
  403454:	ldr	x21, [x0, #840]
  403458:	cmp	x20, x21
  40345c:	b.ne	403a18 <ferror@plt+0x1d88>  // b.any
  403460:	adrp	x0, 418000 <ferror@plt+0x16370>
  403464:	ldr	w0, [x0, #880]
  403468:	tbz	w0, #0, 403484 <ferror@plt+0x17f4>
  40346c:	adrp	x0, 418000 <ferror@plt+0x16370>
  403470:	add	x0, x0, #0x2b0
  403474:	ldr	w1, [x0, #188]
  403478:	ldr	x0, [x0, #160]
  40347c:	cmp	x1, x0
  403480:	b.cc	403a40 <ferror@plt+0x1db0>  // b.lo, b.ul, b.last
  403484:	mov	x0, x19
  403488:	bl	401af0 <free@plt>
  40348c:	adrp	x0, 418000 <ferror@plt+0x16370>
  403490:	ldr	w0, [x0, #832]
  403494:	cbnz	w0, 403a60 <ferror@plt+0x1dd0>
  403498:	mov	w0, #0x0                   	// #0
  40349c:	bl	401870 <exit@plt>
  4034a0:	mov	w2, #0x5                   	// #5
  4034a4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4034a8:	add	x1, x1, #0x658
  4034ac:	mov	x0, #0x0                   	// #0
  4034b0:	bl	401bc0 <dcgettext@plt>
  4034b4:	mov	x2, x19
  4034b8:	mov	x1, x0
  4034bc:	mov	w0, #0x8                   	// #8
  4034c0:	bl	401c60 <err@plt>
  4034c4:	mov	w2, #0x5                   	// #5
  4034c8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4034cc:	add	x1, x1, #0x1a0
  4034d0:	mov	x0, #0x0                   	// #0
  4034d4:	bl	401bc0 <dcgettext@plt>
  4034d8:	adrp	x1, 418000 <ferror@plt+0x16370>
  4034dc:	ldr	x2, [x1, #864]
  4034e0:	mov	x1, x0
  4034e4:	mov	w0, #0x8                   	// #8
  4034e8:	bl	401c60 <err@plt>
  4034ec:	add	x1, sp, #0x58
  4034f0:	bl	403db8 <ferror@plt+0x2128>
  4034f4:	ldr	x19, [sp, #88]
  4034f8:	cbz	w0, 403220 <ferror@plt+0x1590>
  4034fc:	mov	w2, #0x5                   	// #5
  403500:	adrp	x1, 406000 <ferror@plt+0x4370>
  403504:	add	x1, x1, #0x670
  403508:	mov	x0, #0x0                   	// #0
  40350c:	bl	401bc0 <dcgettext@plt>
  403510:	adrp	x1, 418000 <ferror@plt+0x16370>
  403514:	ldr	x2, [x1, #864]
  403518:	mov	x1, x0
  40351c:	mov	w0, #0x8                   	// #8
  403520:	bl	401c60 <err@plt>
  403524:	mov	w2, #0x5                   	// #5
  403528:	adrp	x1, 406000 <ferror@plt+0x4370>
  40352c:	add	x1, x1, #0x6a8
  403530:	mov	x0, #0x0                   	// #0
  403534:	bl	401bc0 <dcgettext@plt>
  403538:	adrp	x1, 418000 <ferror@plt+0x16370>
  40353c:	ldr	x2, [x1, #864]
  403540:	mov	x1, x0
  403544:	mov	w0, #0x8                   	// #8
  403548:	bl	401be0 <errx@plt>
  40354c:	mov	w2, #0x5                   	// #5
  403550:	adrp	x1, 406000 <ferror@plt+0x4370>
  403554:	add	x1, x1, #0x6c8
  403558:	mov	x0, #0x0                   	// #0
  40355c:	bl	401bc0 <dcgettext@plt>
  403560:	mov	x1, x0
  403564:	mov	w0, #0x4                   	// #4
  403568:	bl	401be0 <errx@plt>
  40356c:	mov	w2, #0x5                   	// #5
  403570:	adrp	x1, 406000 <ferror@plt+0x4370>
  403574:	add	x1, x1, #0x6e0
  403578:	mov	x0, #0x0                   	// #0
  40357c:	bl	401bc0 <dcgettext@plt>
  403580:	adrp	x1, 418000 <ferror@plt+0x16370>
  403584:	ldr	x2, [x1, #864]
  403588:	mov	x1, x0
  40358c:	mov	w0, #0x8                   	// #8
  403590:	bl	401c60 <err@plt>
  403594:	cmp	x19, #0x24b
  403598:	b.ls	403664 <ferror@plt+0x19d4>  // b.plast
  40359c:	adrp	x0, 418000 <ferror@plt+0x16370>
  4035a0:	ldr	w20, [x0, #688]
  4035a4:	mov	w2, #0x0                   	// #0
  4035a8:	mov	x1, #0x200                 	// #512
  4035ac:	mov	w0, w20
  4035b0:	bl	401900 <lseek@plt>
  4035b4:	cmn	x0, #0x1
  4035b8:	b.eq	403614 <ferror@plt+0x1984>  // b.none
  4035bc:	mov	x2, #0x4c                  	// #76
  4035c0:	adrp	x1, 418000 <ferror@plt+0x16370>
  4035c4:	add	x1, x1, #0x2b0
  4035c8:	add	x1, x1, #0xb8
  4035cc:	mov	w0, w20
  4035d0:	bl	401b90 <read@plt>
  4035d4:	cmp	x0, #0x4c
  4035d8:	b.ne	40363c <ferror@plt+0x19ac>  // b.any
  4035dc:	adrp	x0, 418000 <ferror@plt+0x16370>
  4035e0:	ldr	w0, [x0, #872]
  4035e4:	bl	401eac <ferror@plt+0x21c>
  4035e8:	mov	w22, #0x200                 	// #512
  4035ec:	cmn	w0, #0x1
  4035f0:	b.ne	403260 <ferror@plt+0x15d0>  // b.any
  4035f4:	mov	w2, #0x5                   	// #5
  4035f8:	adrp	x1, 406000 <ferror@plt+0x4370>
  4035fc:	add	x1, x1, #0x708
  403600:	mov	x0, #0x0                   	// #0
  403604:	bl	401bc0 <dcgettext@plt>
  403608:	mov	x1, x0
  40360c:	mov	w0, #0x4                   	// #4
  403610:	bl	401be0 <errx@plt>
  403614:	mov	w2, #0x5                   	// #5
  403618:	adrp	x1, 406000 <ferror@plt+0x4370>
  40361c:	add	x1, x1, #0x6f0
  403620:	mov	x0, #0x0                   	// #0
  403624:	bl	401bc0 <dcgettext@plt>
  403628:	adrp	x1, 418000 <ferror@plt+0x16370>
  40362c:	ldr	x2, [x1, #864]
  403630:	mov	x1, x0
  403634:	mov	w0, #0x8                   	// #8
  403638:	bl	401c60 <err@plt>
  40363c:	mov	w2, #0x5                   	// #5
  403640:	adrp	x1, 406000 <ferror@plt+0x4370>
  403644:	add	x1, x1, #0x6e0
  403648:	mov	x0, #0x0                   	// #0
  40364c:	bl	401bc0 <dcgettext@plt>
  403650:	adrp	x1, 418000 <ferror@plt+0x16370>
  403654:	ldr	x2, [x1, #864]
  403658:	mov	x1, x0
  40365c:	mov	w0, #0x8                   	// #8
  403660:	bl	401c60 <err@plt>
  403664:	mov	w2, #0x5                   	// #5
  403668:	adrp	x1, 406000 <ferror@plt+0x4370>
  40366c:	add	x1, x1, #0x708
  403670:	mov	x0, #0x0                   	// #0
  403674:	bl	401bc0 <dcgettext@plt>
  403678:	mov	x1, x0
  40367c:	mov	w0, #0x4                   	// #4
  403680:	bl	401be0 <errx@plt>
  403684:	mov	w2, #0x5                   	// #5
  403688:	adrp	x1, 406000 <ferror@plt+0x4370>
  40368c:	add	x1, x1, #0x728
  403690:	mov	x0, #0x0                   	// #0
  403694:	bl	401bc0 <dcgettext@plt>
  403698:	mov	x20, x0
  40369c:	adrp	x0, 418000 <ferror@plt+0x16370>
  4036a0:	ldr	w0, [x0, #692]
  4036a4:	cbz	w0, 4036cc <ferror@plt+0x1a3c>
  4036a8:	mov	w2, #0x5                   	// #5
  4036ac:	adrp	x1, 406000 <ferror@plt+0x4370>
  4036b0:	add	x1, x1, #0x748
  4036b4:	mov	x0, #0x0                   	// #0
  4036b8:	bl	401bc0 <dcgettext@plt>
  4036bc:	mov	x1, x0
  4036c0:	mov	x0, x20
  4036c4:	bl	401c10 <printf@plt>
  4036c8:	b	40326c <ferror@plt+0x15dc>
  4036cc:	mov	w2, #0x5                   	// #5
  4036d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4036d4:	add	x1, x1, #0x750
  4036d8:	mov	x0, #0x0                   	// #0
  4036dc:	bl	401bc0 <dcgettext@plt>
  4036e0:	mov	x1, x0
  4036e4:	b	4036c0 <ferror@plt+0x1a30>
  4036e8:	mov	w2, #0x5                   	// #5
  4036ec:	adrp	x1, 406000 <ferror@plt+0x4370>
  4036f0:	add	x1, x1, #0x758
  4036f4:	mov	x0, #0x0                   	// #0
  4036f8:	bl	401bc0 <dcgettext@plt>
  4036fc:	mov	x1, x0
  403700:	mov	w0, #0x8                   	// #8
  403704:	bl	401be0 <errx@plt>
  403708:	mov	w2, #0x5                   	// #5
  40370c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403710:	add	x1, x1, #0x778
  403714:	mov	x0, #0x0                   	// #0
  403718:	bl	401bc0 <dcgettext@plt>
  40371c:	adrp	x1, 418000 <ferror@plt+0x16370>
  403720:	ldr	w2, [x1, #876]
  403724:	mov	x1, x0
  403728:	mov	w0, #0x4                   	// #4
  40372c:	bl	401be0 <errx@plt>
  403730:	mov	w2, #0x5                   	// #5
  403734:	adrp	x1, 406000 <ferror@plt+0x4370>
  403738:	add	x1, x1, #0x798
  40373c:	mov	x0, #0x0                   	// #0
  403740:	bl	401bc0 <dcgettext@plt>
  403744:	mov	x1, x0
  403748:	mov	w0, #0x4                   	// #4
  40374c:	bl	401be0 <errx@plt>
  403750:	mov	w2, #0x5                   	// #5
  403754:	adrp	x1, 406000 <ferror@plt+0x4370>
  403758:	add	x1, x1, #0x6c8
  40375c:	mov	x0, #0x0                   	// #0
  403760:	bl	401bc0 <dcgettext@plt>
  403764:	mov	x1, x0
  403768:	mov	w0, #0x4                   	// #4
  40376c:	bl	401be0 <errx@plt>
  403770:	mov	w2, #0x5                   	// #5
  403774:	adrp	x1, 406000 <ferror@plt+0x4370>
  403778:	add	x1, x1, #0x7a8
  40377c:	mov	x0, #0x0                   	// #0
  403780:	bl	401bc0 <dcgettext@plt>
  403784:	bl	401b80 <warnx@plt>
  403788:	b	4032c4 <ferror@plt+0x1634>
  40378c:	mov	w2, #0x5                   	// #5
  403790:	adrp	x1, 406000 <ferror@plt+0x4370>
  403794:	add	x1, x1, #0x7d0
  403798:	mov	x0, #0x0                   	// #0
  40379c:	bl	401bc0 <dcgettext@plt>
  4037a0:	bl	401b80 <warnx@plt>
  4037a4:	b	4032c4 <ferror@plt+0x1634>
  4037a8:	mov	w2, #0x5                   	// #5
  4037ac:	adrp	x1, 406000 <ferror@plt+0x4370>
  4037b0:	add	x1, x1, #0x7e8
  4037b4:	mov	x0, #0x0                   	// #0
  4037b8:	bl	401bc0 <dcgettext@plt>
  4037bc:	bl	401b80 <warnx@plt>
  4037c0:	b	403368 <ferror@plt+0x16d8>
  4037c4:	mov	x5, #0x0                   	// #0
  4037c8:	mov	w4, #0xffffffff            	// #-1
  4037cc:	mov	w3, #0x22                  	// #34
  4037d0:	mov	w2, #0x3                   	// #3
  4037d4:	adrp	x0, 418000 <ferror@plt+0x16370>
  4037d8:	ldr	w1, [x0, #876]
  4037dc:	mov	x0, #0x0                   	// #0
  4037e0:	bl	401ac0 <mmap@plt>
  4037e4:	mov	x19, x0
  4037e8:	cmn	x0, #0x1
  4037ec:	b.eq	403a84 <ferror@plt+0x1df4>  // b.none
  4037f0:	mov	w2, #0x0                   	// #0
  4037f4:	mov	x1, #0x0                   	// #0
  4037f8:	mov	w0, w24
  4037fc:	bl	401900 <lseek@plt>
  403800:	cmn	x0, #0x1
  403804:	b.eq	403860 <ferror@plt+0x1bd0>  // b.none
  403808:	adrp	x0, 418000 <ferror@plt+0x16370>
  40380c:	ldr	w2, [x0, #876]
  403810:	mov	x1, x19
  403814:	mov	w0, w24
  403818:	bl	401b90 <read@plt>
  40381c:	tbnz	x0, #63, 403888 <ferror@plt+0x1bf8>
  403820:	adrp	x1, 418000 <ferror@plt+0x16370>
  403824:	ldr	w1, [x1, #876]
  403828:	cmp	x0, x1
  40382c:	b.eq	403318 <ferror@plt+0x1688>  // b.none
  403830:	mov	w2, #0x5                   	// #5
  403834:	adrp	x1, 406000 <ferror@plt+0x4370>
  403838:	add	x1, x1, #0x810
  40383c:	mov	x0, #0x0                   	// #0
  403840:	bl	401bc0 <dcgettext@plt>
  403844:	adrp	x2, 418000 <ferror@plt+0x16370>
  403848:	add	x2, x2, #0x2b0
  40384c:	ldr	x3, [x2, #176]
  403850:	ldr	w2, [x2, #188]
  403854:	mov	x1, x0
  403858:	mov	w0, #0x8                   	// #8
  40385c:	bl	401be0 <errx@plt>
  403860:	mov	w2, #0x5                   	// #5
  403864:	adrp	x1, 406000 <ferror@plt+0x4370>
  403868:	add	x1, x1, #0x6f0
  40386c:	mov	x0, #0x0                   	// #0
  403870:	bl	401bc0 <dcgettext@plt>
  403874:	adrp	x1, 418000 <ferror@plt+0x16370>
  403878:	ldr	x2, [x1, #864]
  40387c:	mov	x1, x0
  403880:	mov	w0, #0x8                   	// #8
  403884:	bl	401c60 <err@plt>
  403888:	mov	w2, #0x5                   	// #5
  40388c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403890:	add	x1, x1, #0x6e0
  403894:	mov	x0, #0x0                   	// #0
  403898:	bl	401bc0 <dcgettext@plt>
  40389c:	adrp	x1, 418000 <ferror@plt+0x16370>
  4038a0:	ldr	x2, [x1, #864]
  4038a4:	mov	x1, x0
  4038a8:	mov	w0, #0x8                   	// #8
  4038ac:	bl	401c60 <err@plt>
  4038b0:	mov	w2, #0x5                   	// #5
  4038b4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4038b8:	add	x1, x1, #0x6f0
  4038bc:	mov	x0, #0x0                   	// #0
  4038c0:	bl	401bc0 <dcgettext@plt>
  4038c4:	adrp	x1, 418000 <ferror@plt+0x16370>
  4038c8:	ldr	x2, [x1, #864]
  4038cc:	mov	x1, x0
  4038d0:	mov	w0, #0x8                   	// #8
  4038d4:	bl	401c60 <err@plt>
  4038d8:	mov	w2, #0x5                   	// #5
  4038dc:	adrp	x1, 406000 <ferror@plt+0x4370>
  4038e0:	add	x1, x1, #0x6e0
  4038e4:	mov	x0, #0x0                   	// #0
  4038e8:	bl	401bc0 <dcgettext@plt>
  4038ec:	adrp	x1, 418000 <ferror@plt+0x16370>
  4038f0:	ldr	x2, [x1, #864]
  4038f4:	mov	x1, x0
  4038f8:	mov	w0, #0x8                   	// #8
  4038fc:	bl	401c60 <err@plt>
  403900:	add	x21, x21, w19, sxtw
  403904:	add	x0, x24, #0x2b0
  403908:	ldr	w0, [x0, #188]
  40390c:	sub	w1, w0, w22
  403910:	sub	w0, w0, w22
  403914:	cmp	x21, x0
  403918:	b.hi	403968 <ferror@plt+0x1cd8>  // b.pmore
  40391c:	mov	w2, w19
  403920:	mov	x1, x23
  403924:	mov	w0, w20
  403928:	bl	4018f0 <crc32@plt>
  40392c:	mov	w20, w0
  403930:	mov	x2, x25
  403934:	mov	x1, x23
  403938:	ldr	w0, [x24, #688]
  40393c:	bl	401b90 <read@plt>
  403940:	mov	x19, x0
  403944:	tbnz	w0, #31, 4038d8 <ferror@plt+0x1c48>
  403948:	cbz	w0, 403980 <ferror@plt+0x1cf0>
  40394c:	cbnz	x21, 403900 <ferror@plt+0x1c70>
  403950:	mov	w2, #0x0                   	// #0
  403954:	mov	x1, #0x0                   	// #0
  403958:	mov	x0, #0x0                   	// #0
  40395c:	bl	4018f0 <crc32@plt>
  403960:	str	w0, [x23, #32]
  403964:	b	403900 <ferror@plt+0x1c70>
  403968:	add	w1, w1, w19
  40396c:	sub	w2, w1, w21
  403970:	mov	x1, x23
  403974:	mov	w0, w20
  403978:	bl	4018f0 <crc32@plt>
  40397c:	mov	w20, w0
  403980:	mov	x0, x23
  403984:	bl	401af0 <free@plt>
  403988:	b	403358 <ferror@plt+0x16c8>
  40398c:	mov	w2, #0x5                   	// #5
  403990:	adrp	x1, 406000 <ferror@plt+0x4370>
  403994:	add	x1, x1, #0x838
  403998:	mov	x0, #0x0                   	// #0
  40399c:	bl	401bc0 <dcgettext@plt>
  4039a0:	mov	x1, x0
  4039a4:	mov	w0, #0x4                   	// #4
  4039a8:	bl	401be0 <errx@plt>
  4039ac:	mov	w2, #0x5                   	// #5
  4039b0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4039b4:	add	x1, x1, #0x848
  4039b8:	mov	x0, #0x0                   	// #0
  4039bc:	bl	401bc0 <dcgettext@plt>
  4039c0:	mov	x1, x0
  4039c4:	mov	w0, #0x4                   	// #4
  4039c8:	bl	401be0 <errx@plt>
  4039cc:	mov	w2, #0x5                   	// #5
  4039d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4039d4:	add	x1, x1, #0x868
  4039d8:	mov	x0, #0x0                   	// #0
  4039dc:	bl	401bc0 <dcgettext@plt>
  4039e0:	sxtw	x2, w20
  4039e4:	mov	x1, x0
  4039e8:	mov	w0, #0x4                   	// #4
  4039ec:	bl	401be0 <errx@plt>
  4039f0:	mov	w2, #0x5                   	// #5
  4039f4:	adrp	x1, 406000 <ferror@plt+0x4370>
  4039f8:	add	x1, x1, #0x888
  4039fc:	mov	x0, #0x0                   	// #0
  403a00:	bl	401bc0 <dcgettext@plt>
  403a04:	mov	x3, x26
  403a08:	mov	x2, x20
  403a0c:	mov	x1, x0
  403a10:	mov	w0, #0x4                   	// #4
  403a14:	bl	401be0 <errx@plt>
  403a18:	mov	w2, #0x5                   	// #5
  403a1c:	adrp	x1, 406000 <ferror@plt+0x4370>
  403a20:	add	x1, x1, #0x8d0
  403a24:	mov	x0, #0x0                   	// #0
  403a28:	bl	401bc0 <dcgettext@plt>
  403a2c:	mov	x3, x20
  403a30:	mov	x2, x21
  403a34:	mov	x1, x0
  403a38:	mov	w0, #0x4                   	// #4
  403a3c:	bl	401be0 <errx@plt>
  403a40:	mov	w2, #0x5                   	// #5
  403a44:	adrp	x1, 406000 <ferror@plt+0x4370>
  403a48:	add	x1, x1, #0x908
  403a4c:	mov	x0, #0x0                   	// #0
  403a50:	bl	401bc0 <dcgettext@plt>
  403a54:	mov	x1, x0
  403a58:	mov	w0, #0x4                   	// #4
  403a5c:	bl	401be0 <errx@plt>
  403a60:	mov	w2, #0x5                   	// #5
  403a64:	adrp	x1, 406000 <ferror@plt+0x4370>
  403a68:	add	x1, x1, #0x928
  403a6c:	mov	x0, #0x0                   	// #0
  403a70:	bl	401bc0 <dcgettext@plt>
  403a74:	adrp	x1, 418000 <ferror@plt+0x16370>
  403a78:	ldr	x1, [x1, #864]
  403a7c:	bl	401c10 <printf@plt>
  403a80:	b	403498 <ferror@plt+0x1808>
  403a84:	mov	x0, #0x1000                	// #4096
  403a88:	bl	401f18 <ferror@plt+0x288>
  403a8c:	mov	x23, x0
  403a90:	mov	w2, #0x0                   	// #0
  403a94:	sxtw	x1, w22
  403a98:	mov	w0, w24
  403a9c:	bl	401900 <lseek@plt>
  403aa0:	cmn	x0, #0x1
  403aa4:	b.eq	4038b0 <ferror@plt+0x1c20>  // b.none
  403aa8:	mov	x21, #0x0                   	// #0
  403aac:	adrp	x24, 418000 <ferror@plt+0x16370>
  403ab0:	mov	x25, #0x1000                	// #4096
  403ab4:	b	403930 <ferror@plt+0x1ca0>
  403ab8:	stp	x29, x30, [sp, #-32]!
  403abc:	mov	x29, sp
  403ac0:	mov	w4, w1
  403ac4:	mov	x1, x2
  403ac8:	cmp	w0, w4
  403acc:	b.eq	403b6c <ferror@plt+0x1edc>  // b.none
  403ad0:	ldrb	w0, [x2, #1]
  403ad4:	strb	w0, [sp, #16]
  403ad8:	ldrb	w0, [x2]
  403adc:	strb	w0, [sp, #17]
  403ae0:	ldrb	w0, [x2, #3]
  403ae4:	strb	w0, [sp, #18]
  403ae8:	ldrb	w0, [x2, #2]
  403aec:	strb	w0, [sp, #19]
  403af0:	ldrb	w0, [x2, #6]
  403af4:	strb	w0, [sp, #20]
  403af8:	ldrb	w0, [x2, #5]
  403afc:	strb	w0, [sp, #21]
  403b00:	ldrb	w0, [x2, #4]
  403b04:	strb	w0, [sp, #22]
  403b08:	ldrb	w0, [x2, #7]
  403b0c:	strb	w0, [sp, #23]
  403b10:	cbz	w4, 403b7c <ferror@plt+0x1eec>
  403b14:	ldrb	w2, [x2, #8]
  403b18:	ldrb	w0, [x1, #11]
  403b1c:	lsr	w4, w0, #6
  403b20:	orr	w4, w4, w2, lsl #2
  403b24:	strb	w4, [sp, #24]
  403b28:	ldrb	w4, [x1, #10]
  403b2c:	lsr	w5, w4, #6
  403b30:	orr	w0, w5, w0, lsl #2
  403b34:	strb	w0, [sp, #25]
  403b38:	ldrb	w0, [x1, #9]
  403b3c:	lsr	w1, w0, #6
  403b40:	orr	w4, w1, w4, lsl #2
  403b44:	strb	w4, [sp, #26]
  403b48:	lsr	w2, w2, #6
  403b4c:	orr	w0, w2, w0, lsl #2
  403b50:	strb	w0, [sp, #27]
  403b54:	ldr	x0, [sp, #16]
  403b58:	str	x0, [x3]
  403b5c:	ldr	w0, [sp, #24]
  403b60:	str	w0, [x3, #8]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	mov	x2, #0xc                   	// #12
  403b70:	mov	x0, x3
  403b74:	bl	401820 <memmove@plt>
  403b78:	b	403b64 <ferror@plt+0x1ed4>
  403b7c:	ldrb	w2, [x2, #8]
  403b80:	ldrb	w0, [x1, #11]
  403b84:	lsl	w4, w0, #6
  403b88:	orr	w4, w4, w2, lsr #2
  403b8c:	strb	w4, [sp, #24]
  403b90:	ldrb	w4, [x1, #10]
  403b94:	lsl	w5, w4, #6
  403b98:	orr	w0, w5, w0, lsr #2
  403b9c:	strb	w0, [sp, #25]
  403ba0:	ldrb	w0, [x1, #9]
  403ba4:	lsl	w1, w0, #6
  403ba8:	orr	w4, w1, w4, lsr #2
  403bac:	strb	w4, [sp, #26]
  403bb0:	lsl	w2, w2, #6
  403bb4:	orr	w0, w2, w0, lsr #2
  403bb8:	strb	w0, [sp, #27]
  403bbc:	b	403b54 <ferror@plt+0x1ec4>
  403bc0:	rev	w2, w1
  403bc4:	cmp	w0, #0x0
  403bc8:	csel	w0, w2, w1, ne  // ne = any
  403bcc:	ret
  403bd0:	cbz	w0, 403c34 <ferror@plt+0x1fa4>
  403bd4:	ldr	w0, [x1]
  403bd8:	rev	w0, w0
  403bdc:	str	w0, [x1]
  403be0:	ldr	w0, [x1, #4]
  403be4:	rev	w0, w0
  403be8:	str	w0, [x1, #4]
  403bec:	ldr	w0, [x1, #8]
  403bf0:	rev	w0, w0
  403bf4:	str	w0, [x1, #8]
  403bf8:	ldr	w0, [x1, #12]
  403bfc:	rev	w0, w0
  403c00:	str	w0, [x1, #12]
  403c04:	ldr	w0, [x1, #32]
  403c08:	rev	w0, w0
  403c0c:	str	w0, [x1, #32]
  403c10:	ldr	w0, [x1, #36]
  403c14:	rev	w0, w0
  403c18:	str	w0, [x1, #36]
  403c1c:	ldr	w0, [x1, #40]
  403c20:	rev	w0, w0
  403c24:	str	w0, [x1, #40]
  403c28:	ldr	w0, [x1, #44]
  403c2c:	rev	w0, w0
  403c30:	str	w0, [x1, #44]
  403c34:	ret
  403c38:	stp	x29, x30, [sp, #-16]!
  403c3c:	mov	x29, sp
  403c40:	mov	x3, x2
  403c44:	mov	x2, x1
  403c48:	mov	w1, #0x0                   	// #0
  403c4c:	bl	403ab8 <ferror@plt+0x1e28>
  403c50:	ldp	x29, x30, [sp], #16
  403c54:	ret
  403c58:	stp	x29, x30, [sp, #-16]!
  403c5c:	mov	x29, sp
  403c60:	mov	x3, x2
  403c64:	mov	x2, x1
  403c68:	mov	w1, w0
  403c6c:	mov	w0, #0x0                   	// #0
  403c70:	bl	403ab8 <ferror@plt+0x1e28>
  403c74:	ldp	x29, x30, [sp], #16
  403c78:	ret
  403c7c:	stp	x29, x30, [sp, #-48]!
  403c80:	mov	x29, sp
  403c84:	str	x19, [sp, #16]
  403c88:	mov	w19, w0
  403c8c:	mov	w2, #0x0                   	// #0
  403c90:	bl	401900 <lseek@plt>
  403c94:	tbnz	x0, #63, 403cbc <ferror@plt+0x202c>
  403c98:	mov	x2, #0x1                   	// #1
  403c9c:	add	x1, sp, #0x2f
  403ca0:	mov	w0, w19
  403ca4:	bl	401b90 <read@plt>
  403ca8:	cmp	x0, #0x0
  403cac:	cset	x0, gt
  403cb0:	ldr	x19, [sp, #16]
  403cb4:	ldp	x29, x30, [sp], #48
  403cb8:	ret
  403cbc:	mov	x0, #0x0                   	// #0
  403cc0:	b	403cb0 <ferror@plt+0x2020>
  403cc4:	stp	x29, x30, [sp, #-144]!
  403cc8:	mov	x29, sp
  403ccc:	add	x2, sp, #0x10
  403cd0:	mov	w1, w0
  403cd4:	mov	w0, #0x0                   	// #0
  403cd8:	bl	401bb0 <__fxstat@plt>
  403cdc:	cbnz	w0, 403cf8 <ferror@plt+0x2068>
  403ce0:	ldr	w0, [sp, #32]
  403ce4:	and	w0, w0, #0xf000
  403ce8:	cmp	w0, #0x6, lsl #12
  403cec:	cset	w0, eq  // eq = none
  403cf0:	ldp	x29, x30, [sp], #144
  403cf4:	ret
  403cf8:	mov	w0, #0x0                   	// #0
  403cfc:	b	403cf0 <ferror@plt+0x2060>
  403d00:	stp	x29, x30, [sp, #-64]!
  403d04:	mov	x29, sp
  403d08:	stp	x19, x20, [sp, #16]
  403d0c:	stp	x21, x22, [sp, #32]
  403d10:	str	x23, [sp, #48]
  403d14:	mov	w22, w0
  403d18:	mov	x20, #0x0                   	// #0
  403d1c:	mov	x19, #0x400                 	// #1024
  403d20:	mov	x23, #0x7ffffffffffffffe    	// #9223372036854775806
  403d24:	mov	x21, #0xffffffffffffffff    	// #-1
  403d28:	mov	x1, x19
  403d2c:	mov	w0, w22
  403d30:	bl	403c7c <ferror@plt+0x1fec>
  403d34:	cbz	x0, 403d54 <ferror@plt+0x20c4>
  403d38:	cmn	x19, #0x1
  403d3c:	b.eq	403db0 <ferror@plt+0x2120>  // b.none
  403d40:	lsl	x0, x19, #1
  403d44:	cmp	x19, x23
  403d48:	mov	x20, x19
  403d4c:	csel	x19, x0, x21, ls  // ls = plast
  403d50:	b	403d28 <ferror@plt+0x2098>
  403d54:	sub	x0, x19, #0x1
  403d58:	cmp	x20, x0
  403d5c:	b.cs	403d8c <ferror@plt+0x20fc>  // b.hs, b.nlast
  403d60:	add	x21, x19, x20
  403d64:	lsr	x21, x21, #1
  403d68:	mov	x1, x21
  403d6c:	mov	w0, w22
  403d70:	bl	403c7c <ferror@plt+0x1fec>
  403d74:	cmp	x0, #0x0
  403d78:	csel	x19, x19, x21, ne  // ne = any
  403d7c:	csel	x20, x21, x20, ne  // ne = any
  403d80:	sub	x0, x19, #0x1
  403d84:	cmp	x0, x20
  403d88:	b.hi	403d60 <ferror@plt+0x20d0>  // b.pmore
  403d8c:	mov	x1, #0x0                   	// #0
  403d90:	mov	w0, w22
  403d94:	bl	403c7c <ferror@plt+0x1fec>
  403d98:	add	x0, x20, #0x1
  403d9c:	ldp	x19, x20, [sp, #16]
  403da0:	ldp	x21, x22, [sp, #32]
  403da4:	ldr	x23, [sp, #48]
  403da8:	ldp	x29, x30, [sp], #64
  403dac:	ret
  403db0:	mov	x0, #0xffffffffffffffff    	// #-1
  403db4:	b	403d9c <ferror@plt+0x210c>
  403db8:	stp	x29, x30, [sp, #-160]!
  403dbc:	mov	x29, sp
  403dc0:	stp	x19, x20, [sp, #16]
  403dc4:	mov	w20, w0
  403dc8:	mov	x19, x1
  403dcc:	mov	x2, x1
  403dd0:	mov	x1, #0x1272                	// #4722
  403dd4:	movk	x1, #0x8008, lsl #16
  403dd8:	bl	401c70 <ioctl@plt>
  403ddc:	tbnz	w0, #31, 403df0 <ferror@plt+0x2160>
  403de0:	mov	w0, #0x0                   	// #0
  403de4:	ldp	x19, x20, [sp, #16]
  403de8:	ldp	x29, x30, [sp], #160
  403dec:	ret
  403df0:	add	x2, sp, #0x20
  403df4:	mov	x1, #0x1260                	// #4704
  403df8:	mov	w0, w20
  403dfc:	bl	401c70 <ioctl@plt>
  403e00:	tbnz	w0, #31, 403e18 <ferror@plt+0x2188>
  403e04:	ldr	x0, [sp, #32]
  403e08:	lsl	x0, x0, #9
  403e0c:	str	x0, [x19]
  403e10:	mov	w0, #0x0                   	// #0
  403e14:	b	403de4 <ferror@plt+0x2154>
  403e18:	add	x2, sp, #0x20
  403e1c:	mov	x1, #0x204                 	// #516
  403e20:	movk	x1, #0x8020, lsl #16
  403e24:	mov	w0, w20
  403e28:	bl	401c70 <ioctl@plt>
  403e2c:	tbnz	w0, #31, 403e44 <ferror@plt+0x21b4>
  403e30:	ldr	w0, [sp, #32]
  403e34:	lsl	x0, x0, #9
  403e38:	str	x0, [x19]
  403e3c:	mov	w0, #0x0                   	// #0
  403e40:	b	403de4 <ferror@plt+0x2154>
  403e44:	add	x2, sp, #0x20
  403e48:	mov	w1, w20
  403e4c:	mov	w0, #0x0                   	// #0
  403e50:	bl	401bb0 <__fxstat@plt>
  403e54:	cbnz	w0, 403e68 <ferror@plt+0x21d8>
  403e58:	ldr	w1, [sp, #48]
  403e5c:	and	w1, w1, #0xf000
  403e60:	cmp	w1, #0x8, lsl #12
  403e64:	b.eq	403e90 <ferror@plt+0x2200>  // b.none
  403e68:	ldr	w1, [sp, #48]
  403e6c:	and	w1, w1, #0xf000
  403e70:	mov	w0, #0xffffffff            	// #-1
  403e74:	cmp	w1, #0x6, lsl #12
  403e78:	b.ne	403de4 <ferror@plt+0x2154>  // b.any
  403e7c:	mov	w0, w20
  403e80:	bl	403d00 <ferror@plt+0x2070>
  403e84:	str	x0, [x19]
  403e88:	mov	w0, #0x0                   	// #0
  403e8c:	b	403de4 <ferror@plt+0x2154>
  403e90:	ldr	x1, [sp, #80]
  403e94:	str	x1, [x19]
  403e98:	b	403de4 <ferror@plt+0x2154>
  403e9c:	stp	x29, x30, [sp, #-48]!
  403ea0:	mov	x29, sp
  403ea4:	str	x19, [sp, #16]
  403ea8:	mov	x19, x1
  403eac:	add	x1, sp, #0x28
  403eb0:	bl	403db8 <ferror@plt+0x2128>
  403eb4:	cbnz	w0, 403ed0 <ferror@plt+0x2240>
  403eb8:	ldr	x1, [sp, #40]
  403ebc:	lsr	x1, x1, #9
  403ec0:	str	x1, [x19]
  403ec4:	ldr	x19, [sp, #16]
  403ec8:	ldp	x29, x30, [sp], #48
  403ecc:	ret
  403ed0:	mov	w0, #0xffffffff            	// #-1
  403ed4:	b	403ec4 <ferror@plt+0x2234>
  403ed8:	stp	x29, x30, [sp, #-16]!
  403edc:	mov	x29, sp
  403ee0:	mov	x2, x1
  403ee4:	mov	x1, #0x1268                	// #4712
  403ee8:	bl	401c70 <ioctl@plt>
  403eec:	asr	w0, w0, #31
  403ef0:	ldp	x29, x30, [sp], #16
  403ef4:	ret
  403ef8:	stp	x29, x30, [sp, #-32]!
  403efc:	mov	x29, sp
  403f00:	str	x1, [sp, #24]
  403f04:	add	x2, sp, #0x18
  403f08:	mov	x1, #0x127b                	// #4731
  403f0c:	bl	401c70 <ioctl@plt>
  403f10:	asr	w0, w0, #31
  403f14:	ldp	x29, x30, [sp], #32
  403f18:	ret
  403f1c:	stp	x29, x30, [sp, #-32]!
  403f20:	mov	x29, sp
  403f24:	add	x2, sp, #0x1c
  403f28:	mov	x1, #0x127a                	// #4730
  403f2c:	bl	401c70 <ioctl@plt>
  403f30:	tbnz	w0, #31, 403f48 <ferror@plt+0x22b8>
  403f34:	ldr	w0, [sp, #28]
  403f38:	cmp	w0, #0x0
  403f3c:	cset	w0, ne  // ne = any
  403f40:	ldp	x29, x30, [sp], #32
  403f44:	ret
  403f48:	mov	w0, #0x0                   	// #0
  403f4c:	b	403f40 <ferror@plt+0x22b0>
  403f50:	stp	x29, x30, [sp, #-176]!
  403f54:	mov	x29, sp
  403f58:	stp	x19, x20, [sp, #16]
  403f5c:	str	x21, [sp, #32]
  403f60:	mov	x20, x0
  403f64:	mov	x21, x1
  403f68:	mov	w1, w2
  403f6c:	ldr	w2, [x0, #16]
  403f70:	and	w2, w2, #0xf000
  403f74:	cmp	w2, #0x6, lsl #12
  403f78:	b.eq	403fa0 <ferror@plt+0x2310>  // b.none
  403f7c:	mov	x0, x21
  403f80:	bl	401980 <open@plt>
  403f84:	mov	w19, w0
  403f88:	tbz	w19, #31, 403fb4 <ferror@plt+0x2324>
  403f8c:	mov	w0, w19
  403f90:	ldp	x19, x20, [sp, #16]
  403f94:	ldr	x21, [sp, #32]
  403f98:	ldp	x29, x30, [sp], #176
  403f9c:	ret
  403fa0:	orr	w1, w1, #0x80
  403fa4:	mov	x0, x21
  403fa8:	bl	401980 <open@plt>
  403fac:	mov	w19, w0
  403fb0:	b	403f88 <ferror@plt+0x22f8>
  403fb4:	add	x2, sp, #0x30
  403fb8:	mov	w1, w19
  403fbc:	mov	w0, #0x0                   	// #0
  403fc0:	bl	401bb0 <__fxstat@plt>
  403fc4:	tbnz	w0, #31, 404024 <ferror@plt+0x2394>
  403fc8:	ldr	x0, [x20]
  403fcc:	ldr	x1, [sp, #48]
  403fd0:	cmp	x1, x0
  403fd4:	b.ne	404024 <ferror@plt+0x2394>  // b.any
  403fd8:	ldr	x0, [x20, #8]
  403fdc:	ldr	x1, [sp, #56]
  403fe0:	cmp	x1, x0
  403fe4:	b.ne	404024 <ferror@plt+0x2394>  // b.any
  403fe8:	ldr	w0, [x20, #16]
  403fec:	and	w0, w0, #0xf000
  403ff0:	cmp	w0, #0x6, lsl #12
  403ff4:	b.ne	403f8c <ferror@plt+0x22fc>  // b.any
  403ff8:	mov	w0, w19
  403ffc:	bl	403f1c <ferror@plt+0x228c>
  404000:	cbz	w0, 403f8c <ferror@plt+0x22fc>
  404004:	mov	w2, #0x5                   	// #5
  404008:	adrp	x1, 406000 <ferror@plt+0x4370>
  40400c:	add	x1, x1, #0xa18
  404010:	mov	x0, #0x0                   	// #0
  404014:	bl	401bc0 <dcgettext@plt>
  404018:	mov	x1, x21
  40401c:	bl	401b80 <warnx@plt>
  404020:	b	403f8c <ferror@plt+0x22fc>
  404024:	mov	w0, w19
  404028:	bl	401a20 <close@plt>
  40402c:	bl	401c20 <__errno_location@plt>
  404030:	mov	w1, #0x4d                  	// #77
  404034:	str	w1, [x0]
  404038:	mov	w19, #0xffffffff            	// #-1
  40403c:	b	403f8c <ferror@plt+0x22fc>
  404040:	stp	x29, x30, [sp, #-16]!
  404044:	mov	x29, sp
  404048:	mov	x2, #0x0                   	// #0
  40404c:	mov	x1, #0x5331                	// #21297
  404050:	bl	401c70 <ioctl@plt>
  404054:	cmp	w0, #0x0
  404058:	csel	w0, w0, wzr, ge  // ge = tcont
  40405c:	ldp	x29, x30, [sp], #16
  404060:	ret
  404064:	stp	x29, x30, [sp, #-48]!
  404068:	mov	x29, sp
  40406c:	stp	x19, x20, [sp, #16]
  404070:	mov	x20, x1
  404074:	mov	x19, x2
  404078:	add	x2, sp, #0x20
  40407c:	mov	x1, #0x301                 	// #769
  404080:	bl	401c70 <ioctl@plt>
  404084:	cbnz	w0, 4040a4 <ferror@plt+0x2414>
  404088:	ldrb	w1, [sp, #32]
  40408c:	str	w1, [x20]
  404090:	ldrb	w1, [sp, #33]
  404094:	str	w1, [x19]
  404098:	ldp	x19, x20, [sp, #16]
  40409c:	ldp	x29, x30, [sp], #48
  4040a0:	ret
  4040a4:	mov	w0, #0xffffffff            	// #-1
  4040a8:	b	404098 <ferror@plt+0x2408>
  4040ac:	cmp	w0, #0x7
  4040b0:	b.eq	404198 <ferror@plt+0x2508>  // b.none
  4040b4:	cmp	w0, #0x7
  4040b8:	b.gt	404128 <ferror@plt+0x2498>
  4040bc:	cmp	w0, #0x3
  4040c0:	b.eq	4041a4 <ferror@plt+0x2514>  // b.none
  4040c4:	cmp	w0, #0x3
  4040c8:	b.le	4040e8 <ferror@plt+0x2458>
  4040cc:	cmp	w0, #0x5
  4040d0:	b.eq	4041c4 <ferror@plt+0x2534>  // b.none
  4040d4:	cmp	w0, #0x6
  4040d8:	b.ne	404114 <ferror@plt+0x2484>  // b.any
  4040dc:	adrp	x0, 406000 <ferror@plt+0x4370>
  4040e0:	add	x0, x0, #0xa58
  4040e4:	b	404110 <ferror@plt+0x2480>
  4040e8:	cmp	w0, #0x1
  4040ec:	b.eq	4041b0 <ferror@plt+0x2520>  // b.none
  4040f0:	cmp	w0, #0x2
  4040f4:	b.ne	404104 <ferror@plt+0x2474>  // b.any
  4040f8:	adrp	x0, 406000 <ferror@plt+0x4370>
  4040fc:	add	x0, x0, #0xab0
  404100:	b	404110 <ferror@plt+0x2480>
  404104:	cbnz	w0, 4041bc <ferror@plt+0x252c>
  404108:	adrp	x0, 406000 <ferror@plt+0x4370>
  40410c:	add	x0, x0, #0xa60
  404110:	ret
  404114:	cmp	w0, #0x4
  404118:	b.ne	4041d0 <ferror@plt+0x2540>  // b.any
  40411c:	adrp	x0, 406000 <ferror@plt+0x4370>
  404120:	add	x0, x0, #0xa90
  404124:	b	404110 <ferror@plt+0x2480>
  404128:	cmp	w0, #0xd
  40412c:	b.eq	4041d8 <ferror@plt+0x2548>  // b.none
  404130:	cmp	w0, #0xd
  404134:	b.le	404154 <ferror@plt+0x24c4>
  404138:	cmp	w0, #0x11
  40413c:	b.eq	4041f8 <ferror@plt+0x2568>  // b.none
  404140:	cmp	w0, #0x7f
  404144:	b.ne	404184 <ferror@plt+0x24f4>  // b.any
  404148:	adrp	x0, 406000 <ferror@plt+0x4370>
  40414c:	add	x0, x0, #0xa98
  404150:	b	404110 <ferror@plt+0x2480>
  404154:	cmp	w0, #0x9
  404158:	b.eq	4041e4 <ferror@plt+0x2554>  // b.none
  40415c:	cmp	w0, #0xc
  404160:	b.ne	404170 <ferror@plt+0x24e0>  // b.any
  404164:	adrp	x0, 406000 <ferror@plt+0x4370>
  404168:	add	x0, x0, #0xa70
  40416c:	b	404110 <ferror@plt+0x2480>
  404170:	cmp	w0, #0x8
  404174:	b.ne	4041f0 <ferror@plt+0x2560>  // b.any
  404178:	adrp	x0, 406000 <ferror@plt+0x4370>
  40417c:	add	x0, x0, #0xaa0
  404180:	b	404110 <ferror@plt+0x2480>
  404184:	cmp	w0, #0xe
  404188:	b.ne	404204 <ferror@plt+0x2574>  // b.any
  40418c:	adrp	x0, 406000 <ferror@plt+0x4370>
  404190:	add	x0, x0, #0xab8
  404194:	b	404110 <ferror@plt+0x2480>
  404198:	adrp	x0, 406000 <ferror@plt+0x4370>
  40419c:	add	x0, x0, #0xa50
  4041a0:	b	404110 <ferror@plt+0x2480>
  4041a4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041a8:	add	x0, x0, #0xa38
  4041ac:	b	404110 <ferror@plt+0x2480>
  4041b0:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041b4:	add	x0, x0, #0xa48
  4041b8:	b	404110 <ferror@plt+0x2480>
  4041bc:	mov	x0, #0x0                   	// #0
  4041c0:	b	404110 <ferror@plt+0x2480>
  4041c4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041c8:	add	x0, x0, #0xa68
  4041cc:	b	404110 <ferror@plt+0x2480>
  4041d0:	mov	x0, #0x0                   	// #0
  4041d4:	b	404110 <ferror@plt+0x2480>
  4041d8:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041dc:	add	x0, x0, #0xa78
  4041e0:	b	404110 <ferror@plt+0x2480>
  4041e4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041e8:	add	x0, x0, #0xa88
  4041ec:	b	404110 <ferror@plt+0x2480>
  4041f0:	mov	x0, #0x0                   	// #0
  4041f4:	b	404110 <ferror@plt+0x2480>
  4041f8:	adrp	x0, 406000 <ferror@plt+0x4370>
  4041fc:	add	x0, x0, #0xaa8
  404200:	b	404110 <ferror@plt+0x2480>
  404204:	mov	x0, #0x0                   	// #0
  404208:	b	404110 <ferror@plt+0x2480>
  40420c:	str	xzr, [x1]
  404210:	cbnz	x0, 40421c <ferror@plt+0x258c>
  404214:	b	404274 <ferror@plt+0x25e4>
  404218:	add	x0, x0, #0x1
  40421c:	ldrsb	w2, [x0]
  404220:	cmp	w2, #0x2f
  404224:	b.ne	404234 <ferror@plt+0x25a4>  // b.any
  404228:	ldrsb	w2, [x0, #1]
  40422c:	cmp	w2, #0x2f
  404230:	b.eq	404218 <ferror@plt+0x2588>  // b.none
  404234:	ldrsb	w2, [x0]
  404238:	cbz	w2, 404278 <ferror@plt+0x25e8>
  40423c:	mov	x2, #0x1                   	// #1
  404240:	str	x2, [x1]
  404244:	add	x3, x0, x2
  404248:	ldrsb	w2, [x0, #1]
  40424c:	cmp	w2, #0x2f
  404250:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404254:	b.eq	404274 <ferror@plt+0x25e4>  // b.none
  404258:	ldr	x2, [x1]
  40425c:	add	x2, x2, #0x1
  404260:	str	x2, [x1]
  404264:	ldrsb	w2, [x3, #1]!
  404268:	cmp	w2, #0x2f
  40426c:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  404270:	b.ne	404258 <ferror@plt+0x25c8>  // b.any
  404274:	ret
  404278:	mov	x0, #0x0                   	// #0
  40427c:	b	404274 <ferror@plt+0x25e4>
  404280:	stp	x29, x30, [sp, #-80]!
  404284:	mov	x29, sp
  404288:	stp	x19, x20, [sp, #16]
  40428c:	stp	x21, x22, [sp, #32]
  404290:	stp	x23, x24, [sp, #48]
  404294:	mov	x24, x1
  404298:	ldrsb	w1, [x0]
  40429c:	cbz	w1, 40431c <ferror@plt+0x268c>
  4042a0:	str	x25, [sp, #64]
  4042a4:	mov	x19, #0x1                   	// #1
  4042a8:	mov	w21, #0x0                   	// #0
  4042ac:	mov	w23, #0x0                   	// #0
  4042b0:	mov	w25, #0x1                   	// #1
  4042b4:	sub	x22, x0, #0x1
  4042b8:	b	4042d0 <ferror@plt+0x2640>
  4042bc:	mov	w21, w23
  4042c0:	mov	w20, w19
  4042c4:	add	x19, x19, #0x1
  4042c8:	ldrsb	w1, [x22, x19]
  4042cc:	cbz	w1, 4042fc <ferror@plt+0x266c>
  4042d0:	sub	w20, w19, #0x1
  4042d4:	cbnz	w21, 4042bc <ferror@plt+0x262c>
  4042d8:	cmp	w1, #0x5c
  4042dc:	b.eq	4042f4 <ferror@plt+0x2664>  // b.none
  4042e0:	mov	x0, x24
  4042e4:	bl	401b40 <strchr@plt>
  4042e8:	cbz	x0, 4042c0 <ferror@plt+0x2630>
  4042ec:	ldr	x25, [sp, #64]
  4042f0:	b	404300 <ferror@plt+0x2670>
  4042f4:	mov	w21, w25
  4042f8:	b	4042c0 <ferror@plt+0x2630>
  4042fc:	ldr	x25, [sp, #64]
  404300:	sub	w0, w20, w21
  404304:	sxtw	x0, w0
  404308:	ldp	x19, x20, [sp, #16]
  40430c:	ldp	x21, x22, [sp, #32]
  404310:	ldp	x23, x24, [sp, #48]
  404314:	ldp	x29, x30, [sp], #80
  404318:	ret
  40431c:	mov	w20, #0x0                   	// #0
  404320:	mov	w21, #0x0                   	// #0
  404324:	b	404300 <ferror@plt+0x2670>
  404328:	stp	x29, x30, [sp, #-64]!
  40432c:	mov	x29, sp
  404330:	stp	x19, x20, [sp, #16]
  404334:	stp	x21, x22, [sp, #32]
  404338:	mov	x19, x0
  40433c:	mov	x22, x1
  404340:	mov	w21, w2
  404344:	str	xzr, [sp, #56]
  404348:	bl	401c20 <__errno_location@plt>
  40434c:	str	wzr, [x0]
  404350:	cbz	x19, 404360 <ferror@plt+0x26d0>
  404354:	mov	x20, x0
  404358:	ldrsb	w0, [x19]
  40435c:	cbnz	w0, 40437c <ferror@plt+0x26ec>
  404360:	mov	x3, x19
  404364:	mov	x2, x22
  404368:	adrp	x1, 406000 <ferror@plt+0x4370>
  40436c:	add	x1, x1, #0xac0
  404370:	adrp	x0, 418000 <ferror@plt+0x16370>
  404374:	ldr	w0, [x0, #632]
  404378:	bl	401be0 <errx@plt>
  40437c:	mov	w3, #0x0                   	// #0
  404380:	mov	w2, w21
  404384:	add	x1, sp, #0x38
  404388:	mov	x0, x19
  40438c:	bl	4019f0 <__strtoul_internal@plt>
  404390:	ldr	w1, [x20]
  404394:	cbnz	w1, 4043c0 <ferror@plt+0x2730>
  404398:	ldr	x1, [sp, #56]
  40439c:	cmp	x1, x19
  4043a0:	b.eq	404360 <ferror@plt+0x26d0>  // b.none
  4043a4:	cbz	x1, 4043b0 <ferror@plt+0x2720>
  4043a8:	ldrsb	w1, [x1]
  4043ac:	cbnz	w1, 404360 <ferror@plt+0x26d0>
  4043b0:	ldp	x19, x20, [sp, #16]
  4043b4:	ldp	x21, x22, [sp, #32]
  4043b8:	ldp	x29, x30, [sp], #64
  4043bc:	ret
  4043c0:	cmp	w1, #0x22
  4043c4:	b.ne	404360 <ferror@plt+0x26d0>  // b.any
  4043c8:	mov	x3, x19
  4043cc:	mov	x2, x22
  4043d0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4043d4:	add	x1, x1, #0xac0
  4043d8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4043dc:	ldr	w0, [x0, #632]
  4043e0:	bl	401c60 <err@plt>
  4043e4:	stp	x29, x30, [sp, #-32]!
  4043e8:	mov	x29, sp
  4043ec:	stp	x19, x20, [sp, #16]
  4043f0:	mov	x20, x0
  4043f4:	mov	x19, x1
  4043f8:	bl	404328 <ferror@plt+0x2698>
  4043fc:	mov	x1, #0xffffffff            	// #4294967295
  404400:	cmp	x0, x1
  404404:	b.hi	404414 <ferror@plt+0x2784>  // b.pmore
  404408:	ldp	x19, x20, [sp, #16]
  40440c:	ldp	x29, x30, [sp], #32
  404410:	ret
  404414:	bl	401c20 <__errno_location@plt>
  404418:	mov	w1, #0x22                  	// #34
  40441c:	str	w1, [x0]
  404420:	mov	x3, x20
  404424:	mov	x2, x19
  404428:	adrp	x1, 406000 <ferror@plt+0x4370>
  40442c:	add	x1, x1, #0xac0
  404430:	adrp	x0, 418000 <ferror@plt+0x16370>
  404434:	ldr	w0, [x0, #632]
  404438:	bl	401c60 <err@plt>
  40443c:	stp	x29, x30, [sp, #-32]!
  404440:	mov	x29, sp
  404444:	stp	x19, x20, [sp, #16]
  404448:	mov	x20, x0
  40444c:	mov	x19, x1
  404450:	bl	4043e4 <ferror@plt+0x2754>
  404454:	mov	w1, #0xffff                	// #65535
  404458:	cmp	w0, w1
  40445c:	b.hi	40446c <ferror@plt+0x27dc>  // b.pmore
  404460:	ldp	x19, x20, [sp, #16]
  404464:	ldp	x29, x30, [sp], #32
  404468:	ret
  40446c:	bl	401c20 <__errno_location@plt>
  404470:	mov	w1, #0x22                  	// #34
  404474:	str	w1, [x0]
  404478:	mov	x3, x20
  40447c:	mov	x2, x19
  404480:	adrp	x1, 406000 <ferror@plt+0x4370>
  404484:	add	x1, x1, #0xac0
  404488:	adrp	x0, 418000 <ferror@plt+0x16370>
  40448c:	ldr	w0, [x0, #632]
  404490:	bl	401c60 <err@plt>
  404494:	adrp	x1, 418000 <ferror@plt+0x16370>
  404498:	str	w0, [x1, #632]
  40449c:	ret
  4044a0:	stp	x29, x30, [sp, #-128]!
  4044a4:	mov	x29, sp
  4044a8:	stp	x19, x20, [sp, #16]
  4044ac:	str	xzr, [x1]
  4044b0:	cbz	x0, 4048c0 <ferror@plt+0x2c30>
  4044b4:	stp	x21, x22, [sp, #32]
  4044b8:	mov	x19, x0
  4044bc:	mov	x21, x1
  4044c0:	mov	x22, x2
  4044c4:	ldrsb	w0, [x0]
  4044c8:	cbz	w0, 4048c8 <ferror@plt+0x2c38>
  4044cc:	stp	x23, x24, [sp, #48]
  4044d0:	bl	401ab0 <__ctype_b_loc@plt>
  4044d4:	mov	x24, x0
  4044d8:	ldr	x4, [x0]
  4044dc:	mov	x1, x19
  4044e0:	ldrsb	w2, [x1]
  4044e4:	and	x0, x2, #0xff
  4044e8:	ldrh	w3, [x4, x0, lsl #1]
  4044ec:	tbz	w3, #13, 4044f8 <ferror@plt+0x2868>
  4044f0:	add	x1, x1, #0x1
  4044f4:	b	4044e0 <ferror@plt+0x2850>
  4044f8:	cmp	w2, #0x2d
  4044fc:	b.eq	4048ec <ferror@plt+0x2c5c>  // b.none
  404500:	stp	x25, x26, [sp, #64]
  404504:	bl	401c20 <__errno_location@plt>
  404508:	mov	x25, x0
  40450c:	str	wzr, [x0]
  404510:	str	xzr, [sp, #120]
  404514:	mov	w3, #0x0                   	// #0
  404518:	mov	w2, #0x0                   	// #0
  40451c:	add	x1, sp, #0x78
  404520:	mov	x0, x19
  404524:	bl	4019f0 <__strtoul_internal@plt>
  404528:	mov	x26, x0
  40452c:	ldr	x20, [sp, #120]
  404530:	cmp	x20, x19
  404534:	b.eq	404570 <ferror@plt+0x28e0>  // b.none
  404538:	ldr	w0, [x25]
  40453c:	cbz	w0, 40454c <ferror@plt+0x28bc>
  404540:	sub	x1, x26, #0x1
  404544:	cmn	x1, #0x3
  404548:	b.hi	40458c <ferror@plt+0x28fc>  // b.pmore
  40454c:	cbz	x20, 40488c <ferror@plt+0x2bfc>
  404550:	ldrsb	w0, [x20]
  404554:	cbz	w0, 404894 <ferror@plt+0x2c04>
  404558:	stp	x27, x28, [sp, #80]
  40455c:	mov	w19, #0x0                   	// #0
  404560:	mov	x27, #0x0                   	// #0
  404564:	add	x0, sp, #0x78
  404568:	str	x0, [sp, #104]
  40456c:	b	404678 <ferror@plt+0x29e8>
  404570:	ldr	w0, [x25]
  404574:	mov	w20, #0xffffffea            	// #-22
  404578:	cbnz	w0, 40458c <ferror@plt+0x28fc>
  40457c:	ldp	x21, x22, [sp, #32]
  404580:	ldp	x23, x24, [sp, #48]
  404584:	ldp	x25, x26, [sp, #64]
  404588:	b	4048d0 <ferror@plt+0x2c40>
  40458c:	neg	w20, w0
  404590:	b	40489c <ferror@plt+0x2c0c>
  404594:	ldrsb	w0, [x20, #2]
  404598:	and	w0, w0, #0xffffffdf
  40459c:	cmp	w0, #0x42
  4045a0:	b.ne	404698 <ferror@plt+0x2a08>  // b.any
  4045a4:	ldrsb	w0, [x20, #3]
  4045a8:	cbnz	w0, 404698 <ferror@plt+0x2a08>
  4045ac:	mov	w23, #0x400                 	// #1024
  4045b0:	b	4045bc <ferror@plt+0x292c>
  4045b4:	cbnz	w0, 404698 <ferror@plt+0x2a08>
  4045b8:	mov	w23, #0x400                 	// #1024
  4045bc:	ldrsb	w20, [x20]
  4045c0:	mov	w1, w20
  4045c4:	adrp	x0, 406000 <ferror@plt+0x4370>
  4045c8:	add	x0, x0, #0xad0
  4045cc:	bl	401b40 <strchr@plt>
  4045d0:	cbz	x0, 404774 <ferror@plt+0x2ae4>
  4045d4:	adrp	x2, 406000 <ferror@plt+0x4370>
  4045d8:	add	x2, x2, #0xad0
  4045dc:	sub	x0, x0, x2
  4045e0:	add	w2, w0, #0x1
  4045e4:	cbz	w2, 40498c <ferror@plt+0x2cfc>
  4045e8:	sxtw	x3, w23
  4045ec:	umulh	x0, x26, x3
  4045f0:	cbnz	x0, 4047bc <ferror@plt+0x2b2c>
  4045f4:	sub	w1, w2, #0x2
  4045f8:	mul	x26, x26, x3
  4045fc:	cmn	w1, #0x1
  404600:	b.eq	40479c <ferror@plt+0x2b0c>  // b.none
  404604:	umulh	x0, x26, x3
  404608:	sub	w1, w1, #0x1
  40460c:	cbz	x0, 4045f8 <ferror@plt+0x2968>
  404610:	mov	w20, #0xffffffde            	// #-34
  404614:	b	4047a0 <ferror@plt+0x2b10>
  404618:	ldrsb	w0, [x20]
  40461c:	cbz	w0, 40492c <ferror@plt+0x2c9c>
  404620:	mov	x2, x23
  404624:	mov	x1, x20
  404628:	mov	x0, x28
  40462c:	bl	4019a0 <strncmp@plt>
  404630:	cbnz	w0, 404944 <ferror@plt+0x2cb4>
  404634:	add	x1, x20, x23
  404638:	ldrsb	w0, [x20, x23]
  40463c:	cmp	w0, #0x30
  404640:	b.ne	4046d0 <ferror@plt+0x2a40>  // b.any
  404644:	mov	x20, x1
  404648:	add	w2, w19, #0x1
  40464c:	sub	w19, w20, w1
  404650:	add	w19, w19, w2
  404654:	ldrsb	w0, [x20, #1]!
  404658:	cmp	w0, #0x30
  40465c:	b.eq	40464c <ferror@plt+0x29bc>  // b.none
  404660:	sxtb	x0, w0
  404664:	ldr	x1, [x24]
  404668:	ldrh	w0, [x1, x0, lsl #1]
  40466c:	tbnz	w0, #11, 4046d8 <ferror@plt+0x2a48>
  404670:	str	x20, [sp, #120]
  404674:	ldr	x20, [sp, #120]
  404678:	ldrsb	w0, [x20, #1]
  40467c:	cmp	w0, #0x69
  404680:	b.eq	404594 <ferror@plt+0x2904>  // b.none
  404684:	and	w1, w0, #0xffffffdf
  404688:	cmp	w1, #0x42
  40468c:	b.ne	4045b4 <ferror@plt+0x2924>  // b.any
  404690:	ldrsb	w0, [x20, #2]
  404694:	cbz	w0, 40476c <ferror@plt+0x2adc>
  404698:	bl	401920 <localeconv@plt>
  40469c:	cbz	x0, 4048fc <ferror@plt+0x2c6c>
  4046a0:	ldr	x28, [x0]
  4046a4:	cbz	x28, 404914 <ferror@plt+0x2c84>
  4046a8:	mov	x0, x28
  4046ac:	bl	401850 <strlen@plt>
  4046b0:	mov	x23, x0
  4046b4:	cbz	x27, 404618 <ferror@plt+0x2988>
  4046b8:	mov	w20, #0xffffffea            	// #-22
  4046bc:	ldp	x21, x22, [sp, #32]
  4046c0:	ldp	x23, x24, [sp, #48]
  4046c4:	ldp	x25, x26, [sp, #64]
  4046c8:	ldp	x27, x28, [sp, #80]
  4046cc:	b	4048d0 <ferror@plt+0x2c40>
  4046d0:	mov	x20, x1
  4046d4:	b	404660 <ferror@plt+0x29d0>
  4046d8:	str	wzr, [x25]
  4046dc:	str	xzr, [sp, #120]
  4046e0:	mov	w3, #0x0                   	// #0
  4046e4:	mov	w2, #0x0                   	// #0
  4046e8:	ldr	x1, [sp, #104]
  4046ec:	mov	x0, x20
  4046f0:	bl	4019f0 <__strtoul_internal@plt>
  4046f4:	mov	x27, x0
  4046f8:	ldr	x0, [sp, #120]
  4046fc:	cmp	x0, x20
  404700:	b.eq	404740 <ferror@plt+0x2ab0>  // b.none
  404704:	ldr	w1, [x25]
  404708:	cbz	w1, 404718 <ferror@plt+0x2a88>
  40470c:	sub	x2, x27, #0x1
  404710:	cmn	x2, #0x3
  404714:	b.hi	404760 <ferror@plt+0x2ad0>  // b.pmore
  404718:	cbz	x27, 404674 <ferror@plt+0x29e4>
  40471c:	cbz	x0, 40495c <ferror@plt+0x2ccc>
  404720:	ldrsb	w0, [x0]
  404724:	cbnz	w0, 404674 <ferror@plt+0x29e4>
  404728:	mov	w20, #0xffffffea            	// #-22
  40472c:	ldp	x21, x22, [sp, #32]
  404730:	ldp	x23, x24, [sp, #48]
  404734:	ldp	x25, x26, [sp, #64]
  404738:	ldp	x27, x28, [sp, #80]
  40473c:	b	4048d0 <ferror@plt+0x2c40>
  404740:	ldr	w1, [x25]
  404744:	mov	w20, #0xffffffea            	// #-22
  404748:	cbnz	w1, 404760 <ferror@plt+0x2ad0>
  40474c:	ldp	x21, x22, [sp, #32]
  404750:	ldp	x23, x24, [sp, #48]
  404754:	ldp	x25, x26, [sp, #64]
  404758:	ldp	x27, x28, [sp, #80]
  40475c:	b	4048d0 <ferror@plt+0x2c40>
  404760:	neg	w20, w1
  404764:	ldp	x27, x28, [sp, #80]
  404768:	b	40489c <ferror@plt+0x2c0c>
  40476c:	mov	w23, #0x3e8                 	// #1000
  404770:	b	4045bc <ferror@plt+0x292c>
  404774:	mov	w1, w20
  404778:	adrp	x0, 406000 <ferror@plt+0x4370>
  40477c:	add	x0, x0, #0xae0
  404780:	bl	401b40 <strchr@plt>
  404784:	cbz	x0, 404974 <ferror@plt+0x2ce4>
  404788:	adrp	x2, 406000 <ferror@plt+0x4370>
  40478c:	add	x2, x2, #0xae0
  404790:	sub	x0, x0, x2
  404794:	add	w2, w0, #0x1
  404798:	b	4045e4 <ferror@plt+0x2954>
  40479c:	mov	w20, #0x0                   	// #0
  4047a0:	cbz	x22, 4047a8 <ferror@plt+0x2b18>
  4047a4:	str	w2, [x22]
  4047a8:	cmp	x27, #0x0
  4047ac:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4047b0:	b.ne	4047c4 <ferror@plt+0x2b34>  // b.any
  4047b4:	ldp	x27, x28, [sp, #80]
  4047b8:	b	404898 <ferror@plt+0x2c08>
  4047bc:	mov	w20, #0xffffffde            	// #-34
  4047c0:	b	4047a0 <ferror@plt+0x2b10>
  4047c4:	sxtw	x23, w23
  4047c8:	sub	w0, w2, #0x2
  4047cc:	mov	x4, #0x1                   	// #1
  4047d0:	mul	x4, x4, x23
  4047d4:	cmn	w0, #0x1
  4047d8:	b.eq	4047e8 <ferror@plt+0x2b58>  // b.none
  4047dc:	umulh	x1, x4, x23
  4047e0:	sub	w0, w0, #0x1
  4047e4:	cbz	x1, 4047d0 <ferror@plt+0x2b40>
  4047e8:	cmp	x27, #0xa
  4047ec:	b.ls	404838 <ferror@plt+0x2ba8>  // b.plast
  4047f0:	mov	x0, #0xa                   	// #10
  4047f4:	add	x0, x0, x0, lsl #2
  4047f8:	lsl	x1, x0, #1
  4047fc:	mov	x0, x1
  404800:	cmp	x27, x1
  404804:	b.hi	4047f4 <ferror@plt+0x2b64>  // b.pmore
  404808:	cmp	w19, #0x0
  40480c:	b.le	404828 <ferror@plt+0x2b98>
  404810:	mov	w1, #0x0                   	// #0
  404814:	add	x0, x0, x0, lsl #2
  404818:	lsl	x0, x0, #1
  40481c:	add	w1, w1, #0x1
  404820:	cmp	w19, w1
  404824:	b.ne	404814 <ferror@plt+0x2b84>  // b.any
  404828:	mov	x2, #0x1                   	// #1
  40482c:	mov	x6, #0xcccccccccccccccc    	// #-3689348814741910324
  404830:	movk	x6, #0xcccd
  404834:	b	404848 <ferror@plt+0x2bb8>
  404838:	mov	x0, #0xa                   	// #10
  40483c:	b	404808 <ferror@plt+0x2b78>
  404840:	cmp	x5, #0x9
  404844:	b.ls	404884 <ferror@plt+0x2bf4>  // b.plast
  404848:	umulh	x3, x27, x6
  40484c:	lsr	x1, x3, #3
  404850:	add	x1, x1, x1, lsl #2
  404854:	sub	x1, x27, x1, lsl #1
  404858:	mov	x5, x27
  40485c:	lsr	x27, x3, #3
  404860:	mov	x3, x2
  404864:	add	x2, x2, x2, lsl #2
  404868:	lsl	x2, x2, #1
  40486c:	cbz	w1, 404840 <ferror@plt+0x2bb0>
  404870:	udiv	x3, x0, x3
  404874:	udiv	x1, x3, x1
  404878:	udiv	x1, x4, x1
  40487c:	add	x26, x26, x1
  404880:	b	404840 <ferror@plt+0x2bb0>
  404884:	ldp	x27, x28, [sp, #80]
  404888:	b	404898 <ferror@plt+0x2c08>
  40488c:	mov	w20, #0x0                   	// #0
  404890:	b	404898 <ferror@plt+0x2c08>
  404894:	mov	w20, #0x0                   	// #0
  404898:	str	x26, [x21]
  40489c:	tbnz	w20, #31, 4048b0 <ferror@plt+0x2c20>
  4048a0:	ldp	x21, x22, [sp, #32]
  4048a4:	ldp	x23, x24, [sp, #48]
  4048a8:	ldp	x25, x26, [sp, #64]
  4048ac:	b	4048dc <ferror@plt+0x2c4c>
  4048b0:	ldp	x21, x22, [sp, #32]
  4048b4:	ldp	x23, x24, [sp, #48]
  4048b8:	ldp	x25, x26, [sp, #64]
  4048bc:	b	4048d0 <ferror@plt+0x2c40>
  4048c0:	mov	w20, #0xffffffea            	// #-22
  4048c4:	b	4048d0 <ferror@plt+0x2c40>
  4048c8:	mov	w20, #0xffffffea            	// #-22
  4048cc:	ldp	x21, x22, [sp, #32]
  4048d0:	bl	401c20 <__errno_location@plt>
  4048d4:	neg	w1, w20
  4048d8:	str	w1, [x0]
  4048dc:	mov	w0, w20
  4048e0:	ldp	x19, x20, [sp, #16]
  4048e4:	ldp	x29, x30, [sp], #128
  4048e8:	ret
  4048ec:	mov	w20, #0xffffffea            	// #-22
  4048f0:	ldp	x21, x22, [sp, #32]
  4048f4:	ldp	x23, x24, [sp, #48]
  4048f8:	b	4048d0 <ferror@plt+0x2c40>
  4048fc:	mov	w20, #0xffffffea            	// #-22
  404900:	ldp	x21, x22, [sp, #32]
  404904:	ldp	x23, x24, [sp, #48]
  404908:	ldp	x25, x26, [sp, #64]
  40490c:	ldp	x27, x28, [sp, #80]
  404910:	b	4048d0 <ferror@plt+0x2c40>
  404914:	mov	w20, #0xffffffea            	// #-22
  404918:	ldp	x21, x22, [sp, #32]
  40491c:	ldp	x23, x24, [sp, #48]
  404920:	ldp	x25, x26, [sp, #64]
  404924:	ldp	x27, x28, [sp, #80]
  404928:	b	4048d0 <ferror@plt+0x2c40>
  40492c:	mov	w20, #0xffffffea            	// #-22
  404930:	ldp	x21, x22, [sp, #32]
  404934:	ldp	x23, x24, [sp, #48]
  404938:	ldp	x25, x26, [sp, #64]
  40493c:	ldp	x27, x28, [sp, #80]
  404940:	b	4048d0 <ferror@plt+0x2c40>
  404944:	mov	w20, #0xffffffea            	// #-22
  404948:	ldp	x21, x22, [sp, #32]
  40494c:	ldp	x23, x24, [sp, #48]
  404950:	ldp	x25, x26, [sp, #64]
  404954:	ldp	x27, x28, [sp, #80]
  404958:	b	4048d0 <ferror@plt+0x2c40>
  40495c:	mov	w20, #0xffffffea            	// #-22
  404960:	ldp	x21, x22, [sp, #32]
  404964:	ldp	x23, x24, [sp, #48]
  404968:	ldp	x25, x26, [sp, #64]
  40496c:	ldp	x27, x28, [sp, #80]
  404970:	b	4048d0 <ferror@plt+0x2c40>
  404974:	mov	w20, #0xffffffea            	// #-22
  404978:	ldp	x21, x22, [sp, #32]
  40497c:	ldp	x23, x24, [sp, #48]
  404980:	ldp	x25, x26, [sp, #64]
  404984:	ldp	x27, x28, [sp, #80]
  404988:	b	4048d0 <ferror@plt+0x2c40>
  40498c:	mov	w20, w2
  404990:	cbnz	x22, 4047a4 <ferror@plt+0x2b14>
  404994:	ldp	x27, x28, [sp, #80]
  404998:	b	404898 <ferror@plt+0x2c08>
  40499c:	stp	x29, x30, [sp, #-16]!
  4049a0:	mov	x29, sp
  4049a4:	mov	x2, #0x0                   	// #0
  4049a8:	bl	4044a0 <ferror@plt+0x2810>
  4049ac:	ldp	x29, x30, [sp], #16
  4049b0:	ret
  4049b4:	stp	x29, x30, [sp, #-48]!
  4049b8:	mov	x29, sp
  4049bc:	stp	x19, x20, [sp, #16]
  4049c0:	stp	x21, x22, [sp, #32]
  4049c4:	mov	x21, x0
  4049c8:	mov	x22, x1
  4049cc:	mov	x20, x0
  4049d0:	cbnz	x0, 4049e4 <ferror@plt+0x2d54>
  4049d4:	cbnz	x1, 404a04 <ferror@plt+0x2d74>
  4049d8:	mov	w0, #0x0                   	// #0
  4049dc:	b	404a24 <ferror@plt+0x2d94>
  4049e0:	add	x20, x20, #0x1
  4049e4:	ldrsb	w19, [x20]
  4049e8:	cbz	w19, 404a00 <ferror@plt+0x2d70>
  4049ec:	bl	401ab0 <__ctype_b_loc@plt>
  4049f0:	and	x19, x19, #0xff
  4049f4:	ldr	x2, [x0]
  4049f8:	ldrh	w2, [x2, x19, lsl #1]
  4049fc:	tbnz	w2, #11, 4049e0 <ferror@plt+0x2d50>
  404a00:	cbz	x22, 404a08 <ferror@plt+0x2d78>
  404a04:	str	x20, [x22]
  404a08:	cmp	x20, #0x0
  404a0c:	mov	w0, #0x0                   	// #0
  404a10:	ccmp	x21, x20, #0x2, ne  // ne = any
  404a14:	b.cs	404a24 <ferror@plt+0x2d94>  // b.hs, b.nlast
  404a18:	ldrsb	w0, [x20]
  404a1c:	cmp	w0, #0x0
  404a20:	cset	w0, eq  // eq = none
  404a24:	ldp	x19, x20, [sp, #16]
  404a28:	ldp	x21, x22, [sp, #32]
  404a2c:	ldp	x29, x30, [sp], #48
  404a30:	ret
  404a34:	stp	x29, x30, [sp, #-48]!
  404a38:	mov	x29, sp
  404a3c:	stp	x19, x20, [sp, #16]
  404a40:	stp	x21, x22, [sp, #32]
  404a44:	mov	x21, x0
  404a48:	mov	x22, x1
  404a4c:	mov	x20, x0
  404a50:	cbnz	x0, 404a64 <ferror@plt+0x2dd4>
  404a54:	cbnz	x1, 404a84 <ferror@plt+0x2df4>
  404a58:	mov	w0, #0x0                   	// #0
  404a5c:	b	404aa4 <ferror@plt+0x2e14>
  404a60:	add	x20, x20, #0x1
  404a64:	ldrsb	w19, [x20]
  404a68:	cbz	w19, 404a80 <ferror@plt+0x2df0>
  404a6c:	bl	401ab0 <__ctype_b_loc@plt>
  404a70:	and	x19, x19, #0xff
  404a74:	ldr	x2, [x0]
  404a78:	ldrh	w2, [x2, x19, lsl #1]
  404a7c:	tbnz	w2, #12, 404a60 <ferror@plt+0x2dd0>
  404a80:	cbz	x22, 404a88 <ferror@plt+0x2df8>
  404a84:	str	x20, [x22]
  404a88:	cmp	x20, #0x0
  404a8c:	mov	w0, #0x0                   	// #0
  404a90:	ccmp	x21, x20, #0x2, ne  // ne = any
  404a94:	b.cs	404aa4 <ferror@plt+0x2e14>  // b.hs, b.nlast
  404a98:	ldrsb	w0, [x20]
  404a9c:	cmp	w0, #0x0
  404aa0:	cset	w0, eq  // eq = none
  404aa4:	ldp	x19, x20, [sp, #16]
  404aa8:	ldp	x21, x22, [sp, #32]
  404aac:	ldp	x29, x30, [sp], #48
  404ab0:	ret
  404ab4:	stp	x29, x30, [sp, #-128]!
  404ab8:	mov	x29, sp
  404abc:	stp	x19, x20, [sp, #16]
  404ac0:	stp	x21, x22, [sp, #32]
  404ac4:	mov	x20, x0
  404ac8:	mov	x22, x1
  404acc:	str	x2, [sp, #80]
  404ad0:	str	x3, [sp, #88]
  404ad4:	str	x4, [sp, #96]
  404ad8:	str	x5, [sp, #104]
  404adc:	str	x6, [sp, #112]
  404ae0:	str	x7, [sp, #120]
  404ae4:	add	x0, sp, #0x80
  404ae8:	str	x0, [sp, #48]
  404aec:	str	x0, [sp, #56]
  404af0:	add	x0, sp, #0x50
  404af4:	str	x0, [sp, #64]
  404af8:	mov	w0, #0xffffffd0            	// #-48
  404afc:	str	w0, [sp, #72]
  404b00:	str	wzr, [sp, #76]
  404b04:	add	x21, sp, #0x80
  404b08:	b	404ba8 <ferror@plt+0x2f18>
  404b0c:	add	w0, w3, #0x8
  404b10:	str	w0, [sp, #72]
  404b14:	cmp	w0, #0x0
  404b18:	b.le	404b2c <ferror@plt+0x2e9c>
  404b1c:	add	x0, x2, #0xf
  404b20:	and	x0, x0, #0xfffffffffffffff8
  404b24:	str	x0, [sp, #48]
  404b28:	b	404bc0 <ferror@plt+0x2f30>
  404b2c:	ldr	x1, [x21, w3, sxtw]
  404b30:	cbz	x1, 404bc8 <ferror@plt+0x2f38>
  404b34:	cbz	w0, 404b78 <ferror@plt+0x2ee8>
  404b38:	add	w3, w3, #0x10
  404b3c:	str	w3, [sp, #72]
  404b40:	cmp	w3, #0x0
  404b44:	b.le	404b58 <ferror@plt+0x2ec8>
  404b48:	add	x0, x2, #0xf
  404b4c:	and	x0, x0, #0xfffffffffffffff8
  404b50:	str	x0, [sp, #48]
  404b54:	b	404b84 <ferror@plt+0x2ef4>
  404b58:	add	x2, x21, w0, sxtw
  404b5c:	b	404b84 <ferror@plt+0x2ef4>
  404b60:	mov	w0, #0x1                   	// #1
  404b64:	ldp	x19, x20, [sp, #16]
  404b68:	ldp	x21, x22, [sp, #32]
  404b6c:	ldp	x29, x30, [sp], #128
  404b70:	ret
  404b74:	ldr	x2, [sp, #48]
  404b78:	add	x0, x2, #0xf
  404b7c:	and	x0, x0, #0xfffffffffffffff8
  404b80:	str	x0, [sp, #48]
  404b84:	ldr	x19, [x2]
  404b88:	cbz	x19, 404bc8 <ferror@plt+0x2f38>
  404b8c:	mov	x0, x20
  404b90:	bl	401a90 <strcmp@plt>
  404b94:	cbz	w0, 404b60 <ferror@plt+0x2ed0>
  404b98:	mov	x1, x19
  404b9c:	mov	x0, x20
  404ba0:	bl	401a90 <strcmp@plt>
  404ba4:	cbz	w0, 404b64 <ferror@plt+0x2ed4>
  404ba8:	ldr	w3, [sp, #72]
  404bac:	ldr	x2, [sp, #48]
  404bb0:	tbnz	w3, #31, 404b0c <ferror@plt+0x2e7c>
  404bb4:	add	x0, x2, #0xf
  404bb8:	and	x0, x0, #0xfffffffffffffff8
  404bbc:	str	x0, [sp, #48]
  404bc0:	ldr	x1, [x2]
  404bc4:	cbnz	x1, 404b74 <ferror@plt+0x2ee4>
  404bc8:	mov	x3, x20
  404bcc:	mov	x2, x22
  404bd0:	adrp	x1, 406000 <ferror@plt+0x4370>
  404bd4:	add	x1, x1, #0xac0
  404bd8:	adrp	x0, 418000 <ferror@plt+0x16370>
  404bdc:	ldr	w0, [x0, #632]
  404be0:	bl	401be0 <errx@plt>
  404be4:	cbz	x1, 404c1c <ferror@plt+0x2f8c>
  404be8:	add	x3, x0, x1
  404bec:	sxtb	w2, w2
  404bf0:	ldrsb	w1, [x0]
  404bf4:	cbz	w1, 404c14 <ferror@plt+0x2f84>
  404bf8:	cmp	w2, w1
  404bfc:	b.eq	404c18 <ferror@plt+0x2f88>  // b.none
  404c00:	add	x0, x0, #0x1
  404c04:	cmp	x3, x0
  404c08:	b.ne	404bf0 <ferror@plt+0x2f60>  // b.any
  404c0c:	mov	x0, #0x0                   	// #0
  404c10:	b	404c18 <ferror@plt+0x2f88>
  404c14:	mov	x0, #0x0                   	// #0
  404c18:	ret
  404c1c:	mov	x0, #0x0                   	// #0
  404c20:	b	404c18 <ferror@plt+0x2f88>
  404c24:	stp	x29, x30, [sp, #-16]!
  404c28:	mov	x29, sp
  404c2c:	mov	w2, #0xa                   	// #10
  404c30:	bl	40443c <ferror@plt+0x27ac>
  404c34:	ldp	x29, x30, [sp], #16
  404c38:	ret
  404c3c:	stp	x29, x30, [sp, #-16]!
  404c40:	mov	x29, sp
  404c44:	mov	w2, #0x10                  	// #16
  404c48:	bl	40443c <ferror@plt+0x27ac>
  404c4c:	ldp	x29, x30, [sp], #16
  404c50:	ret
  404c54:	stp	x29, x30, [sp, #-16]!
  404c58:	mov	x29, sp
  404c5c:	mov	w2, #0xa                   	// #10
  404c60:	bl	4043e4 <ferror@plt+0x2754>
  404c64:	ldp	x29, x30, [sp], #16
  404c68:	ret
  404c6c:	stp	x29, x30, [sp, #-16]!
  404c70:	mov	x29, sp
  404c74:	mov	w2, #0x10                  	// #16
  404c78:	bl	4043e4 <ferror@plt+0x2754>
  404c7c:	ldp	x29, x30, [sp], #16
  404c80:	ret
  404c84:	stp	x29, x30, [sp, #-64]!
  404c88:	mov	x29, sp
  404c8c:	stp	x19, x20, [sp, #16]
  404c90:	str	x21, [sp, #32]
  404c94:	mov	x19, x0
  404c98:	mov	x21, x1
  404c9c:	str	xzr, [sp, #56]
  404ca0:	bl	401c20 <__errno_location@plt>
  404ca4:	str	wzr, [x0]
  404ca8:	cbz	x19, 404cb8 <ferror@plt+0x3028>
  404cac:	mov	x20, x0
  404cb0:	ldrsb	w0, [x19]
  404cb4:	cbnz	w0, 404cd4 <ferror@plt+0x3044>
  404cb8:	mov	x3, x19
  404cbc:	mov	x2, x21
  404cc0:	adrp	x1, 406000 <ferror@plt+0x4370>
  404cc4:	add	x1, x1, #0xac0
  404cc8:	adrp	x0, 418000 <ferror@plt+0x16370>
  404ccc:	ldr	w0, [x0, #632]
  404cd0:	bl	401be0 <errx@plt>
  404cd4:	mov	w3, #0x0                   	// #0
  404cd8:	mov	w2, #0xa                   	// #10
  404cdc:	add	x1, sp, #0x38
  404ce0:	mov	x0, x19
  404ce4:	bl	401990 <__strtol_internal@plt>
  404ce8:	ldr	w1, [x20]
  404cec:	cbnz	w1, 404d18 <ferror@plt+0x3088>
  404cf0:	ldr	x1, [sp, #56]
  404cf4:	cmp	x1, x19
  404cf8:	b.eq	404cb8 <ferror@plt+0x3028>  // b.none
  404cfc:	cbz	x1, 404d08 <ferror@plt+0x3078>
  404d00:	ldrsb	w1, [x1]
  404d04:	cbnz	w1, 404cb8 <ferror@plt+0x3028>
  404d08:	ldp	x19, x20, [sp, #16]
  404d0c:	ldr	x21, [sp, #32]
  404d10:	ldp	x29, x30, [sp], #64
  404d14:	ret
  404d18:	cmp	w1, #0x22
  404d1c:	b.ne	404cb8 <ferror@plt+0x3028>  // b.any
  404d20:	mov	x3, x19
  404d24:	mov	x2, x21
  404d28:	adrp	x1, 406000 <ferror@plt+0x4370>
  404d2c:	add	x1, x1, #0xac0
  404d30:	adrp	x0, 418000 <ferror@plt+0x16370>
  404d34:	ldr	w0, [x0, #632]
  404d38:	bl	401c60 <err@plt>
  404d3c:	stp	x29, x30, [sp, #-32]!
  404d40:	mov	x29, sp
  404d44:	stp	x19, x20, [sp, #16]
  404d48:	mov	x20, x0
  404d4c:	mov	x19, x1
  404d50:	bl	404c84 <ferror@plt+0x2ff4>
  404d54:	mov	x2, #0x80000000            	// #2147483648
  404d58:	add	x2, x0, x2
  404d5c:	mov	x1, #0xffffffff            	// #4294967295
  404d60:	cmp	x2, x1
  404d64:	b.hi	404d74 <ferror@plt+0x30e4>  // b.pmore
  404d68:	ldp	x19, x20, [sp, #16]
  404d6c:	ldp	x29, x30, [sp], #32
  404d70:	ret
  404d74:	bl	401c20 <__errno_location@plt>
  404d78:	mov	w1, #0x22                  	// #34
  404d7c:	str	w1, [x0]
  404d80:	mov	x3, x20
  404d84:	mov	x2, x19
  404d88:	adrp	x1, 406000 <ferror@plt+0x4370>
  404d8c:	add	x1, x1, #0xac0
  404d90:	adrp	x0, 418000 <ferror@plt+0x16370>
  404d94:	ldr	w0, [x0, #632]
  404d98:	bl	401c60 <err@plt>
  404d9c:	stp	x29, x30, [sp, #-32]!
  404da0:	mov	x29, sp
  404da4:	stp	x19, x20, [sp, #16]
  404da8:	mov	x20, x0
  404dac:	mov	x19, x1
  404db0:	bl	404d3c <ferror@plt+0x30ac>
  404db4:	add	w2, w0, #0x8, lsl #12
  404db8:	mov	w1, #0xffff                	// #65535
  404dbc:	cmp	w2, w1
  404dc0:	b.hi	404dd0 <ferror@plt+0x3140>  // b.pmore
  404dc4:	ldp	x19, x20, [sp, #16]
  404dc8:	ldp	x29, x30, [sp], #32
  404dcc:	ret
  404dd0:	bl	401c20 <__errno_location@plt>
  404dd4:	mov	w1, #0x22                  	// #34
  404dd8:	str	w1, [x0]
  404ddc:	mov	x3, x20
  404de0:	mov	x2, x19
  404de4:	adrp	x1, 406000 <ferror@plt+0x4370>
  404de8:	add	x1, x1, #0xac0
  404dec:	adrp	x0, 418000 <ferror@plt+0x16370>
  404df0:	ldr	w0, [x0, #632]
  404df4:	bl	401c60 <err@plt>
  404df8:	stp	x29, x30, [sp, #-16]!
  404dfc:	mov	x29, sp
  404e00:	mov	w2, #0xa                   	// #10
  404e04:	bl	404328 <ferror@plt+0x2698>
  404e08:	ldp	x29, x30, [sp], #16
  404e0c:	ret
  404e10:	stp	x29, x30, [sp, #-16]!
  404e14:	mov	x29, sp
  404e18:	mov	w2, #0x10                  	// #16
  404e1c:	bl	404328 <ferror@plt+0x2698>
  404e20:	ldp	x29, x30, [sp], #16
  404e24:	ret
  404e28:	stp	x29, x30, [sp, #-64]!
  404e2c:	mov	x29, sp
  404e30:	stp	x19, x20, [sp, #16]
  404e34:	str	x21, [sp, #32]
  404e38:	mov	x19, x0
  404e3c:	mov	x21, x1
  404e40:	str	xzr, [sp, #56]
  404e44:	bl	401c20 <__errno_location@plt>
  404e48:	str	wzr, [x0]
  404e4c:	cbz	x19, 404e5c <ferror@plt+0x31cc>
  404e50:	mov	x20, x0
  404e54:	ldrsb	w0, [x19]
  404e58:	cbnz	w0, 404e78 <ferror@plt+0x31e8>
  404e5c:	mov	x3, x19
  404e60:	mov	x2, x21
  404e64:	adrp	x1, 406000 <ferror@plt+0x4370>
  404e68:	add	x1, x1, #0xac0
  404e6c:	adrp	x0, 418000 <ferror@plt+0x16370>
  404e70:	ldr	w0, [x0, #632]
  404e74:	bl	401be0 <errx@plt>
  404e78:	add	x1, sp, #0x38
  404e7c:	mov	x0, x19
  404e80:	bl	401890 <strtod@plt>
  404e84:	ldr	w0, [x20]
  404e88:	cbnz	w0, 404eb4 <ferror@plt+0x3224>
  404e8c:	ldr	x0, [sp, #56]
  404e90:	cmp	x0, x19
  404e94:	b.eq	404e5c <ferror@plt+0x31cc>  // b.none
  404e98:	cbz	x0, 404ea4 <ferror@plt+0x3214>
  404e9c:	ldrsb	w0, [x0]
  404ea0:	cbnz	w0, 404e5c <ferror@plt+0x31cc>
  404ea4:	ldp	x19, x20, [sp, #16]
  404ea8:	ldr	x21, [sp, #32]
  404eac:	ldp	x29, x30, [sp], #64
  404eb0:	ret
  404eb4:	cmp	w0, #0x22
  404eb8:	b.ne	404e5c <ferror@plt+0x31cc>  // b.any
  404ebc:	mov	x3, x19
  404ec0:	mov	x2, x21
  404ec4:	adrp	x1, 406000 <ferror@plt+0x4370>
  404ec8:	add	x1, x1, #0xac0
  404ecc:	adrp	x0, 418000 <ferror@plt+0x16370>
  404ed0:	ldr	w0, [x0, #632]
  404ed4:	bl	401c60 <err@plt>
  404ed8:	stp	x29, x30, [sp, #-64]!
  404edc:	mov	x29, sp
  404ee0:	stp	x19, x20, [sp, #16]
  404ee4:	str	x21, [sp, #32]
  404ee8:	mov	x19, x0
  404eec:	mov	x21, x1
  404ef0:	str	xzr, [sp, #56]
  404ef4:	bl	401c20 <__errno_location@plt>
  404ef8:	str	wzr, [x0]
  404efc:	cbz	x19, 404f0c <ferror@plt+0x327c>
  404f00:	mov	x20, x0
  404f04:	ldrsb	w0, [x19]
  404f08:	cbnz	w0, 404f28 <ferror@plt+0x3298>
  404f0c:	mov	x3, x19
  404f10:	mov	x2, x21
  404f14:	adrp	x1, 406000 <ferror@plt+0x4370>
  404f18:	add	x1, x1, #0xac0
  404f1c:	adrp	x0, 418000 <ferror@plt+0x16370>
  404f20:	ldr	w0, [x0, #632]
  404f24:	bl	401be0 <errx@plt>
  404f28:	mov	w2, #0xa                   	// #10
  404f2c:	add	x1, sp, #0x38
  404f30:	mov	x0, x19
  404f34:	bl	401ae0 <strtol@plt>
  404f38:	ldr	w1, [x20]
  404f3c:	cbnz	w1, 404f68 <ferror@plt+0x32d8>
  404f40:	ldr	x1, [sp, #56]
  404f44:	cmp	x1, x19
  404f48:	b.eq	404f0c <ferror@plt+0x327c>  // b.none
  404f4c:	cbz	x1, 404f58 <ferror@plt+0x32c8>
  404f50:	ldrsb	w1, [x1]
  404f54:	cbnz	w1, 404f0c <ferror@plt+0x327c>
  404f58:	ldp	x19, x20, [sp, #16]
  404f5c:	ldr	x21, [sp, #32]
  404f60:	ldp	x29, x30, [sp], #64
  404f64:	ret
  404f68:	cmp	w1, #0x22
  404f6c:	b.ne	404f0c <ferror@plt+0x327c>  // b.any
  404f70:	mov	x3, x19
  404f74:	mov	x2, x21
  404f78:	adrp	x1, 406000 <ferror@plt+0x4370>
  404f7c:	add	x1, x1, #0xac0
  404f80:	adrp	x0, 418000 <ferror@plt+0x16370>
  404f84:	ldr	w0, [x0, #632]
  404f88:	bl	401c60 <err@plt>
  404f8c:	stp	x29, x30, [sp, #-64]!
  404f90:	mov	x29, sp
  404f94:	stp	x19, x20, [sp, #16]
  404f98:	str	x21, [sp, #32]
  404f9c:	mov	x19, x0
  404fa0:	mov	x21, x1
  404fa4:	str	xzr, [sp, #56]
  404fa8:	bl	401c20 <__errno_location@plt>
  404fac:	str	wzr, [x0]
  404fb0:	cbz	x19, 404fc0 <ferror@plt+0x3330>
  404fb4:	mov	x20, x0
  404fb8:	ldrsb	w0, [x19]
  404fbc:	cbnz	w0, 404fdc <ferror@plt+0x334c>
  404fc0:	mov	x3, x19
  404fc4:	mov	x2, x21
  404fc8:	adrp	x1, 406000 <ferror@plt+0x4370>
  404fcc:	add	x1, x1, #0xac0
  404fd0:	adrp	x0, 418000 <ferror@plt+0x16370>
  404fd4:	ldr	w0, [x0, #632]
  404fd8:	bl	401be0 <errx@plt>
  404fdc:	mov	w2, #0xa                   	// #10
  404fe0:	add	x1, sp, #0x38
  404fe4:	mov	x0, x19
  404fe8:	bl	401840 <strtoul@plt>
  404fec:	ldr	w1, [x20]
  404ff0:	cbnz	w1, 40501c <ferror@plt+0x338c>
  404ff4:	ldr	x1, [sp, #56]
  404ff8:	cmp	x1, x19
  404ffc:	b.eq	404fc0 <ferror@plt+0x3330>  // b.none
  405000:	cbz	x1, 40500c <ferror@plt+0x337c>
  405004:	ldrsb	w1, [x1]
  405008:	cbnz	w1, 404fc0 <ferror@plt+0x3330>
  40500c:	ldp	x19, x20, [sp, #16]
  405010:	ldr	x21, [sp, #32]
  405014:	ldp	x29, x30, [sp], #64
  405018:	ret
  40501c:	cmp	w1, #0x22
  405020:	b.ne	404fc0 <ferror@plt+0x3330>  // b.any
  405024:	mov	x3, x19
  405028:	mov	x2, x21
  40502c:	adrp	x1, 406000 <ferror@plt+0x4370>
  405030:	add	x1, x1, #0xac0
  405034:	adrp	x0, 418000 <ferror@plt+0x16370>
  405038:	ldr	w0, [x0, #632]
  40503c:	bl	401c60 <err@plt>
  405040:	stp	x29, x30, [sp, #-48]!
  405044:	mov	x29, sp
  405048:	stp	x19, x20, [sp, #16]
  40504c:	mov	x20, x0
  405050:	mov	x19, x1
  405054:	add	x1, sp, #0x28
  405058:	bl	40499c <ferror@plt+0x2d0c>
  40505c:	cbz	w0, 405088 <ferror@plt+0x33f8>
  405060:	bl	401c20 <__errno_location@plt>
  405064:	ldr	w0, [x0]
  405068:	cbz	w0, 405098 <ferror@plt+0x3408>
  40506c:	mov	x3, x20
  405070:	mov	x2, x19
  405074:	adrp	x1, 406000 <ferror@plt+0x4370>
  405078:	add	x1, x1, #0xac0
  40507c:	adrp	x0, 418000 <ferror@plt+0x16370>
  405080:	ldr	w0, [x0, #632]
  405084:	bl	401c60 <err@plt>
  405088:	ldr	x0, [sp, #40]
  40508c:	ldp	x19, x20, [sp, #16]
  405090:	ldp	x29, x30, [sp], #48
  405094:	ret
  405098:	mov	x3, x20
  40509c:	mov	x2, x19
  4050a0:	adrp	x1, 406000 <ferror@plt+0x4370>
  4050a4:	add	x1, x1, #0xac0
  4050a8:	adrp	x0, 418000 <ferror@plt+0x16370>
  4050ac:	ldr	w0, [x0, #632]
  4050b0:	bl	401be0 <errx@plt>
  4050b4:	stp	x29, x30, [sp, #-32]!
  4050b8:	mov	x29, sp
  4050bc:	str	x19, [sp, #16]
  4050c0:	mov	x19, x1
  4050c4:	mov	x1, x2
  4050c8:	bl	404e28 <ferror@plt+0x3198>
  4050cc:	fcvtzs	d1, d0
  4050d0:	str	d1, [x19]
  4050d4:	scvtf	d1, d1
  4050d8:	fsub	d0, d0, d1
  4050dc:	mov	x0, #0x848000000000        	// #145685290680320
  4050e0:	movk	x0, #0x412e, lsl #48
  4050e4:	fmov	d1, x0
  4050e8:	fmul	d0, d0, d1
  4050ec:	fcvtzs	d0, d0
  4050f0:	str	d0, [x19, #8]
  4050f4:	ldr	x19, [sp, #16]
  4050f8:	ldp	x29, x30, [sp], #32
  4050fc:	ret
  405100:	mov	w2, w0
  405104:	mov	x0, x1
  405108:	and	w1, w2, #0xf000
  40510c:	cmp	w1, #0x4, lsl #12
  405110:	b.eq	405158 <ferror@plt+0x34c8>  // b.none
  405114:	cmp	w1, #0xa, lsl #12
  405118:	b.eq	405284 <ferror@plt+0x35f4>  // b.none
  40511c:	cmp	w1, #0x2, lsl #12
  405120:	b.eq	405294 <ferror@plt+0x3604>  // b.none
  405124:	cmp	w1, #0x6, lsl #12
  405128:	b.eq	4052a4 <ferror@plt+0x3614>  // b.none
  40512c:	cmp	w1, #0xc, lsl #12
  405130:	b.eq	4052b4 <ferror@plt+0x3624>  // b.none
  405134:	cmp	w1, #0x1, lsl #12
  405138:	b.eq	4052c4 <ferror@plt+0x3634>  // b.none
  40513c:	mov	w3, #0x0                   	// #0
  405140:	cmp	w1, #0x8, lsl #12
  405144:	b.ne	405164 <ferror@plt+0x34d4>  // b.any
  405148:	mov	w1, #0x2d                  	// #45
  40514c:	strb	w1, [x0]
  405150:	mov	w3, #0x1                   	// #1
  405154:	b	405164 <ferror@plt+0x34d4>
  405158:	mov	w1, #0x64                  	// #100
  40515c:	strb	w1, [x0]
  405160:	mov	w3, #0x1                   	// #1
  405164:	tst	x2, #0x100
  405168:	mov	w1, #0x72                  	// #114
  40516c:	mov	w4, #0x2d                  	// #45
  405170:	csel	w1, w1, w4, ne  // ne = any
  405174:	add	w4, w3, #0x1
  405178:	and	x5, x3, #0xffff
  40517c:	strb	w1, [x0, x5]
  405180:	tst	x2, #0x80
  405184:	mov	w5, #0x77                  	// #119
  405188:	mov	w1, #0x2d                  	// #45
  40518c:	csel	w5, w5, w1, ne  // ne = any
  405190:	add	w1, w3, #0x2
  405194:	and	w1, w1, #0xffff
  405198:	and	x4, x4, #0x3
  40519c:	strb	w5, [x0, x4]
  4051a0:	tbz	w2, #11, 4052d4 <ferror@plt+0x3644>
  4051a4:	tst	x2, #0x40
  4051a8:	mov	w5, #0x73                  	// #115
  4051ac:	mov	w4, #0x53                  	// #83
  4051b0:	csel	w5, w5, w4, ne  // ne = any
  4051b4:	add	w4, w3, #0x3
  4051b8:	and	x1, x1, #0xffff
  4051bc:	strb	w5, [x0, x1]
  4051c0:	tst	x2, #0x20
  4051c4:	mov	w5, #0x72                  	// #114
  4051c8:	mov	w1, #0x2d                  	// #45
  4051cc:	csel	w5, w5, w1, ne  // ne = any
  4051d0:	add	w1, w3, #0x4
  4051d4:	and	x4, x4, #0x7
  4051d8:	strb	w5, [x0, x4]
  4051dc:	tst	x2, #0x10
  4051e0:	mov	w5, #0x77                  	// #119
  4051e4:	mov	w4, #0x2d                  	// #45
  4051e8:	csel	w5, w5, w4, ne  // ne = any
  4051ec:	add	w4, w3, #0x5
  4051f0:	and	w4, w4, #0xffff
  4051f4:	and	x1, x1, #0xf
  4051f8:	strb	w5, [x0, x1]
  4051fc:	tbz	w2, #10, 4052e8 <ferror@plt+0x3658>
  405200:	tst	x2, #0x8
  405204:	mov	w5, #0x73                  	// #115
  405208:	mov	w1, #0x53                  	// #83
  40520c:	csel	w5, w5, w1, ne  // ne = any
  405210:	add	w1, w3, #0x6
  405214:	and	x4, x4, #0xffff
  405218:	strb	w5, [x0, x4]
  40521c:	tst	x2, #0x4
  405220:	mov	w5, #0x72                  	// #114
  405224:	mov	w4, #0x2d                  	// #45
  405228:	csel	w5, w5, w4, ne  // ne = any
  40522c:	add	w4, w3, #0x7
  405230:	and	x1, x1, #0xf
  405234:	strb	w5, [x0, x1]
  405238:	tst	x2, #0x2
  40523c:	mov	w5, #0x77                  	// #119
  405240:	mov	w1, #0x2d                  	// #45
  405244:	csel	w5, w5, w1, ne  // ne = any
  405248:	add	w1, w3, #0x8
  40524c:	and	w1, w1, #0xffff
  405250:	and	x4, x4, #0xf
  405254:	strb	w5, [x0, x4]
  405258:	tbz	w2, #9, 4052fc <ferror@plt+0x366c>
  40525c:	tst	x2, #0x1
  405260:	mov	w2, #0x74                  	// #116
  405264:	mov	w4, #0x54                  	// #84
  405268:	csel	w2, w2, w4, ne  // ne = any
  40526c:	and	x1, x1, #0xffff
  405270:	strb	w2, [x0, x1]
  405274:	add	w3, w3, #0x9
  405278:	and	x3, x3, #0xffff
  40527c:	strb	wzr, [x0, x3]
  405280:	ret
  405284:	mov	w1, #0x6c                  	// #108
  405288:	strb	w1, [x0]
  40528c:	mov	w3, #0x1                   	// #1
  405290:	b	405164 <ferror@plt+0x34d4>
  405294:	mov	w1, #0x63                  	// #99
  405298:	strb	w1, [x0]
  40529c:	mov	w3, #0x1                   	// #1
  4052a0:	b	405164 <ferror@plt+0x34d4>
  4052a4:	mov	w1, #0x62                  	// #98
  4052a8:	strb	w1, [x0]
  4052ac:	mov	w3, #0x1                   	// #1
  4052b0:	b	405164 <ferror@plt+0x34d4>
  4052b4:	mov	w1, #0x73                  	// #115
  4052b8:	strb	w1, [x0]
  4052bc:	mov	w3, #0x1                   	// #1
  4052c0:	b	405164 <ferror@plt+0x34d4>
  4052c4:	mov	w1, #0x70                  	// #112
  4052c8:	strb	w1, [x0]
  4052cc:	mov	w3, #0x1                   	// #1
  4052d0:	b	405164 <ferror@plt+0x34d4>
  4052d4:	tst	x2, #0x40
  4052d8:	mov	w5, #0x78                  	// #120
  4052dc:	mov	w4, #0x2d                  	// #45
  4052e0:	csel	w5, w5, w4, ne  // ne = any
  4052e4:	b	4051b4 <ferror@plt+0x3524>
  4052e8:	tst	x2, #0x8
  4052ec:	mov	w5, #0x78                  	// #120
  4052f0:	mov	w1, #0x2d                  	// #45
  4052f4:	csel	w5, w5, w1, ne  // ne = any
  4052f8:	b	405210 <ferror@plt+0x3580>
  4052fc:	tst	x2, #0x1
  405300:	mov	w2, #0x78                  	// #120
  405304:	mov	w4, #0x2d                  	// #45
  405308:	csel	w2, w2, w4, ne  // ne = any
  40530c:	b	40526c <ferror@plt+0x35dc>
  405310:	stp	x29, x30, [sp, #-80]!
  405314:	mov	x29, sp
  405318:	stp	x19, x20, [sp, #16]
  40531c:	add	x5, sp, #0x28
  405320:	tbz	w0, #1, 405330 <ferror@plt+0x36a0>
  405324:	mov	w2, #0x20                  	// #32
  405328:	strb	w2, [sp, #40]
  40532c:	add	x5, sp, #0x29
  405330:	cmp	x1, #0x3ff
  405334:	b.ls	4054c4 <ferror@plt+0x3834>  // b.plast
  405338:	mov	x2, #0xfffff               	// #1048575
  40533c:	cmp	x1, x2
  405340:	b.ls	4053dc <ferror@plt+0x374c>  // b.plast
  405344:	mov	x2, #0x3fffffff            	// #1073741823
  405348:	cmp	x1, x2
  40534c:	b.ls	4053e4 <ferror@plt+0x3754>  // b.plast
  405350:	mov	x2, #0xffffffffff          	// #1099511627775
  405354:	cmp	x1, x2
  405358:	b.ls	4053ec <ferror@plt+0x375c>  // b.plast
  40535c:	mov	x2, #0x3ffffffffffff       	// #1125899906842623
  405360:	cmp	x1, x2
  405364:	b.ls	4053f4 <ferror@plt+0x3764>  // b.plast
  405368:	mov	x2, #0xfffffffffffffff     	// #1152921504606846975
  40536c:	cmp	x1, x2
  405370:	mov	w19, #0x3c                  	// #60
  405374:	mov	w2, #0x46                  	// #70
  405378:	csel	w19, w19, w2, ls  // ls = plast
  40537c:	sub	w4, w19, #0xa
  405380:	mov	w3, #0x6667                	// #26215
  405384:	movk	w3, #0x6666, lsl #16
  405388:	smull	x3, w4, w3
  40538c:	asr	x3, x3, #34
  405390:	sub	w3, w3, w4, asr #31
  405394:	adrp	x2, 406000 <ferror@plt+0x4370>
  405398:	add	x2, x2, #0xaf8
  40539c:	ldrsb	w3, [x2, w3, sxtw]
  4053a0:	lsr	x20, x1, x4
  4053a4:	mov	x2, #0xffffffffffffffff    	// #-1
  4053a8:	lsl	x2, x2, x4
  4053ac:	bic	x1, x1, x2
  4053b0:	strb	w3, [x5]
  4053b4:	and	w2, w0, #0x1
  4053b8:	cmp	w3, #0x42
  4053bc:	ccmp	w2, #0x0, #0x4, ne  // ne = any
  4053c0:	b.eq	4054d8 <ferror@plt+0x3848>  // b.none
  4053c4:	mov	w2, #0x69                  	// #105
  4053c8:	strb	w2, [x5, #1]
  4053cc:	add	x2, x5, #0x3
  4053d0:	mov	w3, #0x42                  	// #66
  4053d4:	strb	w3, [x5, #2]
  4053d8:	b	4054dc <ferror@plt+0x384c>
  4053dc:	mov	w19, #0x14                  	// #20
  4053e0:	b	40537c <ferror@plt+0x36ec>
  4053e4:	mov	w19, #0x1e                  	// #30
  4053e8:	b	40537c <ferror@plt+0x36ec>
  4053ec:	mov	w19, #0x28                  	// #40
  4053f0:	b	40537c <ferror@plt+0x36ec>
  4053f4:	mov	w19, #0x32                  	// #50
  4053f8:	b	40537c <ferror@plt+0x36ec>
  4053fc:	sub	w19, w19, #0x14
  405400:	lsr	x19, x1, x19
  405404:	add	x19, x19, #0x32
  405408:	lsr	x19, x19, #2
  40540c:	mov	x0, #0xf5c3                	// #62915
  405410:	movk	x0, #0x5c28, lsl #16
  405414:	movk	x0, #0xc28f, lsl #32
  405418:	movk	x0, #0x28f5, lsl #48
  40541c:	umulh	x19, x19, x0
  405420:	lsr	x19, x19, #2
  405424:	cmp	x19, #0xa
  405428:	b.eq	405478 <ferror@plt+0x37e8>  // b.none
  40542c:	cbz	x19, 40547c <ferror@plt+0x37ec>
  405430:	bl	401920 <localeconv@plt>
  405434:	cbz	x0, 4054ac <ferror@plt+0x381c>
  405438:	ldr	x4, [x0]
  40543c:	cbz	x4, 4054b8 <ferror@plt+0x3828>
  405440:	ldrsb	w1, [x4]
  405444:	adrp	x0, 406000 <ferror@plt+0x4370>
  405448:	add	x0, x0, #0xaf0
  40544c:	cmp	w1, #0x0
  405450:	csel	x4, x0, x4, eq  // eq = none
  405454:	add	x6, sp, #0x28
  405458:	mov	x5, x19
  40545c:	mov	w3, w20
  405460:	adrp	x2, 406000 <ferror@plt+0x4370>
  405464:	add	x2, x2, #0xb00
  405468:	mov	x1, #0x20                  	// #32
  40546c:	add	x0, sp, #0x30
  405470:	bl	401910 <snprintf@plt>
  405474:	b	405498 <ferror@plt+0x3808>
  405478:	add	w20, w20, #0x1
  40547c:	add	x4, sp, #0x28
  405480:	mov	w3, w20
  405484:	adrp	x2, 406000 <ferror@plt+0x4370>
  405488:	add	x2, x2, #0xb10
  40548c:	mov	x1, #0x20                  	// #32
  405490:	add	x0, sp, #0x30
  405494:	bl	401910 <snprintf@plt>
  405498:	add	x0, sp, #0x30
  40549c:	bl	401a10 <strdup@plt>
  4054a0:	ldp	x19, x20, [sp, #16]
  4054a4:	ldp	x29, x30, [sp], #80
  4054a8:	ret
  4054ac:	adrp	x4, 406000 <ferror@plt+0x4370>
  4054b0:	add	x4, x4, #0xaf0
  4054b4:	b	405454 <ferror@plt+0x37c4>
  4054b8:	adrp	x4, 406000 <ferror@plt+0x4370>
  4054bc:	add	x4, x4, #0xaf0
  4054c0:	b	405454 <ferror@plt+0x37c4>
  4054c4:	mov	w20, w1
  4054c8:	mov	w1, #0x42                  	// #66
  4054cc:	strb	w1, [x5]
  4054d0:	mov	w19, #0xa                   	// #10
  4054d4:	mov	x1, #0x0                   	// #0
  4054d8:	add	x2, x5, #0x1
  4054dc:	strb	wzr, [x2]
  4054e0:	cbz	x1, 40547c <ferror@plt+0x37ec>
  4054e4:	tbz	w0, #2, 4053fc <ferror@plt+0x376c>
  4054e8:	sub	w19, w19, #0x14
  4054ec:	lsr	x19, x1, x19
  4054f0:	add	x19, x19, #0x5
  4054f4:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  4054f8:	movk	x0, #0xcccd
  4054fc:	umulh	x19, x19, x0
  405500:	lsr	x19, x19, #3
  405504:	umulh	x0, x19, x0
  405508:	lsr	x0, x0, #3
  40550c:	add	x0, x0, x0, lsl #2
  405510:	cmp	x19, x0, lsl #1
  405514:	b.ne	40542c <ferror@plt+0x379c>  // b.any
  405518:	mov	x0, #0xcccccccccccccccc    	// #-3689348814741910324
  40551c:	movk	x0, #0xcccd
  405520:	umulh	x19, x19, x0
  405524:	lsr	x19, x19, #3
  405528:	b	40542c <ferror@plt+0x379c>
  40552c:	cbz	x0, 40560c <ferror@plt+0x397c>
  405530:	stp	x29, x30, [sp, #-64]!
  405534:	mov	x29, sp
  405538:	stp	x19, x20, [sp, #16]
  40553c:	stp	x21, x22, [sp, #32]
  405540:	stp	x23, x24, [sp, #48]
  405544:	mov	x19, x0
  405548:	mov	x24, x1
  40554c:	mov	x22, x2
  405550:	mov	x23, x3
  405554:	ldrsb	w4, [x0]
  405558:	cbz	w4, 405614 <ferror@plt+0x3984>
  40555c:	cmp	x1, #0x0
  405560:	ccmp	x2, #0x0, #0x4, ne  // ne = any
  405564:	ccmp	x3, #0x0, #0x4, ne  // ne = any
  405568:	b.eq	40561c <ferror@plt+0x398c>  // b.none
  40556c:	mov	x21, #0x0                   	// #0
  405570:	mov	x0, #0x0                   	// #0
  405574:	b	4055cc <ferror@plt+0x393c>
  405578:	ldrsb	w1, [x19, #1]
  40557c:	mov	x20, x19
  405580:	cbnz	w1, 405588 <ferror@plt+0x38f8>
  405584:	add	x20, x19, #0x1
  405588:	cmp	x0, #0x0
  40558c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405590:	b.eq	4055c4 <ferror@plt+0x3934>  // b.none
  405594:	cmp	x0, x20
  405598:	b.cs	40562c <ferror@plt+0x399c>  // b.hs, b.nlast
  40559c:	sub	x1, x20, x0
  4055a0:	blr	x23
  4055a4:	cmn	w0, #0x1
  4055a8:	b.eq	4055f8 <ferror@plt+0x3968>  // b.none
  4055ac:	add	x1, x21, #0x1
  4055b0:	str	w0, [x24, x21, lsl #2]
  4055b4:	ldrsb	w0, [x20]
  4055b8:	cbz	w0, 4055f0 <ferror@plt+0x3960>
  4055bc:	mov	x21, x1
  4055c0:	mov	x0, #0x0                   	// #0
  4055c4:	ldrsb	w4, [x19, #1]!
  4055c8:	cbz	w4, 4055f4 <ferror@plt+0x3964>
  4055cc:	cmp	x22, x21
  4055d0:	b.ls	405624 <ferror@plt+0x3994>  // b.plast
  4055d4:	cmp	x0, #0x0
  4055d8:	csel	x0, x0, x19, ne  // ne = any
  4055dc:	cmp	w4, #0x2c
  4055e0:	b.eq	405578 <ferror@plt+0x38e8>  // b.none
  4055e4:	ldrsb	w1, [x19, #1]
  4055e8:	cbz	w1, 405584 <ferror@plt+0x38f4>
  4055ec:	b	4055c4 <ferror@plt+0x3934>
  4055f0:	mov	x21, x1
  4055f4:	mov	w0, w21
  4055f8:	ldp	x19, x20, [sp, #16]
  4055fc:	ldp	x21, x22, [sp, #32]
  405600:	ldp	x23, x24, [sp, #48]
  405604:	ldp	x29, x30, [sp], #64
  405608:	ret
  40560c:	mov	w0, #0xffffffff            	// #-1
  405610:	ret
  405614:	mov	w0, #0xffffffff            	// #-1
  405618:	b	4055f8 <ferror@plt+0x3968>
  40561c:	mov	w0, #0xffffffff            	// #-1
  405620:	b	4055f8 <ferror@plt+0x3968>
  405624:	mov	w0, #0xfffffffe            	// #-2
  405628:	b	4055f8 <ferror@plt+0x3968>
  40562c:	mov	w0, #0xffffffff            	// #-1
  405630:	b	4055f8 <ferror@plt+0x3968>
  405634:	cbz	x0, 4056ac <ferror@plt+0x3a1c>
  405638:	stp	x29, x30, [sp, #-32]!
  40563c:	mov	x29, sp
  405640:	str	x19, [sp, #16]
  405644:	mov	x19, x3
  405648:	mov	x3, x4
  40564c:	ldrsb	w4, [x0]
  405650:	cmp	x19, #0x0
  405654:	ccmp	w4, #0x0, #0x4, ne  // ne = any
  405658:	b.eq	4056b4 <ferror@plt+0x3a24>  // b.none
  40565c:	ldr	x5, [x19]
  405660:	cmp	x5, x2
  405664:	b.hi	4056bc <ferror@plt+0x3a2c>  // b.pmore
  405668:	cmp	w4, #0x2b
  40566c:	b.eq	4056a4 <ferror@plt+0x3a14>  // b.none
  405670:	str	xzr, [x19]
  405674:	ldr	x4, [x19]
  405678:	sub	x2, x2, x4
  40567c:	add	x1, x1, x4, lsl #2
  405680:	bl	40552c <ferror@plt+0x389c>
  405684:	cmp	w0, #0x0
  405688:	b.le	405698 <ferror@plt+0x3a08>
  40568c:	ldr	x1, [x19]
  405690:	add	x1, x1, w0, sxtw
  405694:	str	x1, [x19]
  405698:	ldr	x19, [sp, #16]
  40569c:	ldp	x29, x30, [sp], #32
  4056a0:	ret
  4056a4:	add	x0, x0, #0x1
  4056a8:	b	405674 <ferror@plt+0x39e4>
  4056ac:	mov	w0, #0xffffffff            	// #-1
  4056b0:	ret
  4056b4:	mov	w0, #0xffffffff            	// #-1
  4056b8:	b	405698 <ferror@plt+0x3a08>
  4056bc:	mov	w0, #0xffffffff            	// #-1
  4056c0:	b	405698 <ferror@plt+0x3a08>
  4056c4:	cmp	x2, #0x0
  4056c8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4056cc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4056d0:	b.eq	4057ac <ferror@plt+0x3b1c>  // b.none
  4056d4:	stp	x29, x30, [sp, #-64]!
  4056d8:	mov	x29, sp
  4056dc:	stp	x19, x20, [sp, #16]
  4056e0:	stp	x21, x22, [sp, #32]
  4056e4:	str	x23, [sp, #48]
  4056e8:	mov	x19, x0
  4056ec:	mov	x21, x1
  4056f0:	mov	x22, x2
  4056f4:	mov	x0, #0x0                   	// #0
  4056f8:	mov	w23, #0x1                   	// #1
  4056fc:	b	405770 <ferror@plt+0x3ae0>
  405700:	ldrsb	w1, [x19, #1]
  405704:	mov	x20, x19
  405708:	cbnz	w1, 405710 <ferror@plt+0x3a80>
  40570c:	add	x20, x19, #0x1
  405710:	cmp	x0, #0x0
  405714:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405718:	b.eq	40576c <ferror@plt+0x3adc>  // b.none
  40571c:	cmp	x0, x20
  405720:	b.cs	4057b4 <ferror@plt+0x3b24>  // b.hs, b.nlast
  405724:	sub	x1, x20, x0
  405728:	blr	x22
  40572c:	tbnz	w0, #31, 405798 <ferror@plt+0x3b08>
  405730:	add	w1, w0, #0x7
  405734:	cmp	w0, #0x0
  405738:	csel	w1, w1, w0, lt  // lt = tstop
  40573c:	asr	w1, w1, #3
  405740:	negs	w3, w0
  405744:	and	w0, w0, #0x7
  405748:	and	w3, w3, #0x7
  40574c:	csneg	w0, w0, w3, mi  // mi = first
  405750:	lsl	w3, w23, w0
  405754:	ldrb	w0, [x21, w1, sxtw]
  405758:	orr	w3, w3, w0
  40575c:	strb	w3, [x21, w1, sxtw]
  405760:	ldrsb	w0, [x20]
  405764:	cbz	w0, 4057bc <ferror@plt+0x3b2c>
  405768:	mov	x0, #0x0                   	// #0
  40576c:	add	x19, x19, #0x1
  405770:	ldrsb	w1, [x19]
  405774:	cbz	w1, 405794 <ferror@plt+0x3b04>
  405778:	cmp	x0, #0x0
  40577c:	csel	x0, x0, x19, ne  // ne = any
  405780:	cmp	w1, #0x2c
  405784:	b.eq	405700 <ferror@plt+0x3a70>  // b.none
  405788:	ldrsb	w1, [x19, #1]
  40578c:	cbz	w1, 40570c <ferror@plt+0x3a7c>
  405790:	b	40576c <ferror@plt+0x3adc>
  405794:	mov	w0, #0x0                   	// #0
  405798:	ldp	x19, x20, [sp, #16]
  40579c:	ldp	x21, x22, [sp, #32]
  4057a0:	ldr	x23, [sp, #48]
  4057a4:	ldp	x29, x30, [sp], #64
  4057a8:	ret
  4057ac:	mov	w0, #0xffffffea            	// #-22
  4057b0:	ret
  4057b4:	mov	w0, #0xffffffff            	// #-1
  4057b8:	b	405798 <ferror@plt+0x3b08>
  4057bc:	mov	w0, #0x0                   	// #0
  4057c0:	b	405798 <ferror@plt+0x3b08>
  4057c4:	cmp	x2, #0x0
  4057c8:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  4057cc:	ccmp	x0, #0x0, #0x4, ne  // ne = any
  4057d0:	b.eq	40587c <ferror@plt+0x3bec>  // b.none
  4057d4:	stp	x29, x30, [sp, #-48]!
  4057d8:	mov	x29, sp
  4057dc:	stp	x19, x20, [sp, #16]
  4057e0:	stp	x21, x22, [sp, #32]
  4057e4:	mov	x19, x0
  4057e8:	mov	x21, x1
  4057ec:	mov	x22, x2
  4057f0:	mov	x0, #0x0                   	// #0
  4057f4:	b	405844 <ferror@plt+0x3bb4>
  4057f8:	ldrsb	w1, [x19, #1]
  4057fc:	mov	x20, x19
  405800:	cbnz	w1, 405808 <ferror@plt+0x3b78>
  405804:	add	x20, x19, #0x1
  405808:	cmp	x0, #0x0
  40580c:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405810:	b.eq	405840 <ferror@plt+0x3bb0>  // b.none
  405814:	cmp	x0, x20
  405818:	b.cs	405884 <ferror@plt+0x3bf4>  // b.hs, b.nlast
  40581c:	sub	x1, x20, x0
  405820:	blr	x22
  405824:	tbnz	x0, #63, 40586c <ferror@plt+0x3bdc>
  405828:	ldr	x3, [x21]
  40582c:	orr	x0, x3, x0
  405830:	str	x0, [x21]
  405834:	ldrsb	w0, [x20]
  405838:	cbz	w0, 40588c <ferror@plt+0x3bfc>
  40583c:	mov	x0, #0x0                   	// #0
  405840:	add	x19, x19, #0x1
  405844:	ldrsb	w3, [x19]
  405848:	cbz	w3, 405868 <ferror@plt+0x3bd8>
  40584c:	cmp	x0, #0x0
  405850:	csel	x0, x0, x19, ne  // ne = any
  405854:	cmp	w3, #0x2c
  405858:	b.eq	4057f8 <ferror@plt+0x3b68>  // b.none
  40585c:	ldrsb	w1, [x19, #1]
  405860:	cbz	w1, 405804 <ferror@plt+0x3b74>
  405864:	b	405840 <ferror@plt+0x3bb0>
  405868:	mov	w0, #0x0                   	// #0
  40586c:	ldp	x19, x20, [sp, #16]
  405870:	ldp	x21, x22, [sp, #32]
  405874:	ldp	x29, x30, [sp], #48
  405878:	ret
  40587c:	mov	w0, #0xffffffea            	// #-22
  405880:	ret
  405884:	mov	w0, #0xffffffff            	// #-1
  405888:	b	40586c <ferror@plt+0x3bdc>
  40588c:	mov	w0, #0x0                   	// #0
  405890:	b	40586c <ferror@plt+0x3bdc>
  405894:	stp	x29, x30, [sp, #-80]!
  405898:	mov	x29, sp
  40589c:	str	xzr, [sp, #72]
  4058a0:	cbz	x0, 4059ec <ferror@plt+0x3d5c>
  4058a4:	stp	x19, x20, [sp, #16]
  4058a8:	stp	x21, x22, [sp, #32]
  4058ac:	str	x23, [sp, #48]
  4058b0:	mov	x19, x0
  4058b4:	mov	x23, x1
  4058b8:	mov	x20, x2
  4058bc:	mov	w21, w3
  4058c0:	str	w3, [x1]
  4058c4:	str	w3, [x2]
  4058c8:	bl	401c20 <__errno_location@plt>
  4058cc:	mov	x22, x0
  4058d0:	str	wzr, [x0]
  4058d4:	ldrsb	w0, [x19]
  4058d8:	cmp	w0, #0x3a
  4058dc:	b.eq	405938 <ferror@plt+0x3ca8>  // b.none
  4058e0:	mov	w2, #0xa                   	// #10
  4058e4:	add	x1, sp, #0x48
  4058e8:	mov	x0, x19
  4058ec:	bl	401ae0 <strtol@plt>
  4058f0:	str	w0, [x23]
  4058f4:	str	w0, [x20]
  4058f8:	ldr	w0, [x22]
  4058fc:	cbnz	w0, 405a1c <ferror@plt+0x3d8c>
  405900:	ldr	x1, [sp, #72]
  405904:	cmp	x1, #0x0
  405908:	ccmp	x1, x19, #0x4, ne  // ne = any
  40590c:	b.eq	405a30 <ferror@plt+0x3da0>  // b.none
  405910:	ldrsb	w2, [x1]
  405914:	cmp	w2, #0x3a
  405918:	b.eq	405980 <ferror@plt+0x3cf0>  // b.none
  40591c:	cmp	w2, #0x2d
  405920:	b.eq	40599c <ferror@plt+0x3d0c>  // b.none
  405924:	ldp	x19, x20, [sp, #16]
  405928:	ldp	x21, x22, [sp, #32]
  40592c:	ldr	x23, [sp, #48]
  405930:	ldp	x29, x30, [sp], #80
  405934:	ret
  405938:	add	x19, x19, #0x1
  40593c:	mov	w2, #0xa                   	// #10
  405940:	add	x1, sp, #0x48
  405944:	mov	x0, x19
  405948:	bl	401ae0 <strtol@plt>
  40594c:	str	w0, [x20]
  405950:	ldr	w0, [x22]
  405954:	cbnz	w0, 4059f4 <ferror@plt+0x3d64>
  405958:	ldr	x0, [sp, #72]
  40595c:	cbz	x0, 405a08 <ferror@plt+0x3d78>
  405960:	ldrsb	w1, [x0]
  405964:	cmp	w1, #0x0
  405968:	ccmp	x0, x19, #0x4, eq  // eq = none
  40596c:	csetm	w0, eq  // eq = none
  405970:	ldp	x19, x20, [sp, #16]
  405974:	ldp	x21, x22, [sp, #32]
  405978:	ldr	x23, [sp, #48]
  40597c:	b	405930 <ferror@plt+0x3ca0>
  405980:	ldrsb	w2, [x1, #1]
  405984:	cbnz	w2, 40599c <ferror@plt+0x3d0c>
  405988:	str	w21, [x20]
  40598c:	ldp	x19, x20, [sp, #16]
  405990:	ldp	x21, x22, [sp, #32]
  405994:	ldr	x23, [sp, #48]
  405998:	b	405930 <ferror@plt+0x3ca0>
  40599c:	add	x19, x1, #0x1
  4059a0:	str	xzr, [sp, #72]
  4059a4:	str	wzr, [x22]
  4059a8:	mov	w2, #0xa                   	// #10
  4059ac:	add	x1, sp, #0x48
  4059b0:	mov	x0, x19
  4059b4:	bl	401ae0 <strtol@plt>
  4059b8:	str	w0, [x20]
  4059bc:	ldr	w0, [x22]
  4059c0:	cbnz	w0, 405a44 <ferror@plt+0x3db4>
  4059c4:	ldr	x0, [sp, #72]
  4059c8:	cbz	x0, 405a58 <ferror@plt+0x3dc8>
  4059cc:	ldrsb	w1, [x0]
  4059d0:	cmp	w1, #0x0
  4059d4:	ccmp	x0, x19, #0x4, eq  // eq = none
  4059d8:	csetm	w0, eq  // eq = none
  4059dc:	ldp	x19, x20, [sp, #16]
  4059e0:	ldp	x21, x22, [sp, #32]
  4059e4:	ldr	x23, [sp, #48]
  4059e8:	b	405930 <ferror@plt+0x3ca0>
  4059ec:	mov	w0, #0x0                   	// #0
  4059f0:	b	405930 <ferror@plt+0x3ca0>
  4059f4:	mov	w0, #0xffffffff            	// #-1
  4059f8:	ldp	x19, x20, [sp, #16]
  4059fc:	ldp	x21, x22, [sp, #32]
  405a00:	ldr	x23, [sp, #48]
  405a04:	b	405930 <ferror@plt+0x3ca0>
  405a08:	mov	w0, #0xffffffff            	// #-1
  405a0c:	ldp	x19, x20, [sp, #16]
  405a10:	ldp	x21, x22, [sp, #32]
  405a14:	ldr	x23, [sp, #48]
  405a18:	b	405930 <ferror@plt+0x3ca0>
  405a1c:	mov	w0, #0xffffffff            	// #-1
  405a20:	ldp	x19, x20, [sp, #16]
  405a24:	ldp	x21, x22, [sp, #32]
  405a28:	ldr	x23, [sp, #48]
  405a2c:	b	405930 <ferror@plt+0x3ca0>
  405a30:	mov	w0, #0xffffffff            	// #-1
  405a34:	ldp	x19, x20, [sp, #16]
  405a38:	ldp	x21, x22, [sp, #32]
  405a3c:	ldr	x23, [sp, #48]
  405a40:	b	405930 <ferror@plt+0x3ca0>
  405a44:	mov	w0, #0xffffffff            	// #-1
  405a48:	ldp	x19, x20, [sp, #16]
  405a4c:	ldp	x21, x22, [sp, #32]
  405a50:	ldr	x23, [sp, #48]
  405a54:	b	405930 <ferror@plt+0x3ca0>
  405a58:	mov	w0, #0xffffffff            	// #-1
  405a5c:	ldp	x19, x20, [sp, #16]
  405a60:	ldp	x21, x22, [sp, #32]
  405a64:	ldr	x23, [sp, #48]
  405a68:	b	405930 <ferror@plt+0x3ca0>
  405a6c:	cmp	x0, #0x0
  405a70:	ccmp	x1, #0x0, #0x4, ne  // ne = any
  405a74:	b.eq	405b3c <ferror@plt+0x3eac>  // b.none
  405a78:	stp	x29, x30, [sp, #-80]!
  405a7c:	mov	x29, sp
  405a80:	stp	x19, x20, [sp, #16]
  405a84:	stp	x21, x22, [sp, #32]
  405a88:	stp	x23, x24, [sp, #48]
  405a8c:	mov	x20, x1
  405a90:	add	x24, sp, #0x40
  405a94:	add	x23, sp, #0x48
  405a98:	b	405ac8 <ferror@plt+0x3e38>
  405a9c:	cmp	x19, #0x0
  405aa0:	ccmp	x20, #0x0, #0x4, ne  // ne = any
  405aa4:	ccmp	x21, x22, #0x0, ne  // ne = any
  405aa8:	b.ne	405b24 <ferror@plt+0x3e94>  // b.any
  405aac:	mov	x2, x21
  405ab0:	mov	x1, x20
  405ab4:	mov	x0, x19
  405ab8:	bl	4019a0 <strncmp@plt>
  405abc:	cbnz	w0, 405b24 <ferror@plt+0x3e94>
  405ac0:	add	x0, x19, x21
  405ac4:	add	x20, x20, x22
  405ac8:	mov	x1, x24
  405acc:	bl	40420c <ferror@plt+0x257c>
  405ad0:	mov	x19, x0
  405ad4:	mov	x1, x23
  405ad8:	mov	x0, x20
  405adc:	bl	40420c <ferror@plt+0x257c>
  405ae0:	mov	x20, x0
  405ae4:	ldr	x21, [sp, #64]
  405ae8:	ldr	x22, [sp, #72]
  405aec:	adds	x0, x21, x22
  405af0:	b.eq	405b1c <ferror@plt+0x3e8c>  // b.none
  405af4:	cmp	x0, #0x1
  405af8:	b.ne	405a9c <ferror@plt+0x3e0c>  // b.any
  405afc:	cbz	x19, 405b0c <ferror@plt+0x3e7c>
  405b00:	ldrsb	w0, [x19]
  405b04:	cmp	w0, #0x2f
  405b08:	b.eq	405b1c <ferror@plt+0x3e8c>  // b.none
  405b0c:	cbz	x20, 405b24 <ferror@plt+0x3e94>
  405b10:	ldrsb	w0, [x20]
  405b14:	cmp	w0, #0x2f
  405b18:	b.ne	405a9c <ferror@plt+0x3e0c>  // b.any
  405b1c:	mov	w0, #0x1                   	// #1
  405b20:	b	405b28 <ferror@plt+0x3e98>
  405b24:	mov	w0, #0x0                   	// #0
  405b28:	ldp	x19, x20, [sp, #16]
  405b2c:	ldp	x21, x22, [sp, #32]
  405b30:	ldp	x23, x24, [sp, #48]
  405b34:	ldp	x29, x30, [sp], #80
  405b38:	ret
  405b3c:	mov	w0, #0x0                   	// #0
  405b40:	ret
  405b44:	stp	x29, x30, [sp, #-64]!
  405b48:	mov	x29, sp
  405b4c:	stp	x19, x20, [sp, #16]
  405b50:	mov	x19, x0
  405b54:	orr	x0, x0, x1
  405b58:	cbz	x0, 405bdc <ferror@plt+0x3f4c>
  405b5c:	stp	x21, x22, [sp, #32]
  405b60:	mov	x21, x1
  405b64:	mov	x22, x2
  405b68:	cbz	x19, 405bf0 <ferror@plt+0x3f60>
  405b6c:	cbz	x1, 405c08 <ferror@plt+0x3f78>
  405b70:	stp	x23, x24, [sp, #48]
  405b74:	mov	x0, x19
  405b78:	bl	401850 <strlen@plt>
  405b7c:	mov	x23, x0
  405b80:	mvn	x0, x0
  405b84:	mov	x20, #0x0                   	// #0
  405b88:	cmp	x0, x22
  405b8c:	b.cc	405c1c <ferror@plt+0x3f8c>  // b.lo, b.ul, b.last
  405b90:	add	x24, x23, x22
  405b94:	add	x0, x24, #0x1
  405b98:	bl	401950 <malloc@plt>
  405b9c:	mov	x20, x0
  405ba0:	cbz	x0, 405c28 <ferror@plt+0x3f98>
  405ba4:	mov	x2, x23
  405ba8:	mov	x1, x19
  405bac:	bl	401810 <memcpy@plt>
  405bb0:	mov	x2, x22
  405bb4:	mov	x1, x21
  405bb8:	add	x0, x20, x23
  405bbc:	bl	401810 <memcpy@plt>
  405bc0:	strb	wzr, [x20, x24]
  405bc4:	ldp	x21, x22, [sp, #32]
  405bc8:	ldp	x23, x24, [sp, #48]
  405bcc:	mov	x0, x20
  405bd0:	ldp	x19, x20, [sp, #16]
  405bd4:	ldp	x29, x30, [sp], #64
  405bd8:	ret
  405bdc:	adrp	x0, 406000 <ferror@plt+0x4370>
  405be0:	add	x0, x0, #0x398
  405be4:	bl	401a10 <strdup@plt>
  405be8:	mov	x20, x0
  405bec:	b	405bcc <ferror@plt+0x3f3c>
  405bf0:	mov	x1, x2
  405bf4:	mov	x0, x21
  405bf8:	bl	401b20 <strndup@plt>
  405bfc:	mov	x20, x0
  405c00:	ldp	x21, x22, [sp, #32]
  405c04:	b	405bcc <ferror@plt+0x3f3c>
  405c08:	mov	x0, x19
  405c0c:	bl	401a10 <strdup@plt>
  405c10:	mov	x20, x0
  405c14:	ldp	x21, x22, [sp, #32]
  405c18:	b	405bcc <ferror@plt+0x3f3c>
  405c1c:	ldp	x21, x22, [sp, #32]
  405c20:	ldp	x23, x24, [sp, #48]
  405c24:	b	405bcc <ferror@plt+0x3f3c>
  405c28:	ldp	x21, x22, [sp, #32]
  405c2c:	ldp	x23, x24, [sp, #48]
  405c30:	b	405bcc <ferror@plt+0x3f3c>
  405c34:	stp	x29, x30, [sp, #-32]!
  405c38:	mov	x29, sp
  405c3c:	stp	x19, x20, [sp, #16]
  405c40:	mov	x20, x0
  405c44:	mov	x19, x1
  405c48:	mov	x2, #0x0                   	// #0
  405c4c:	cbz	x1, 405c5c <ferror@plt+0x3fcc>
  405c50:	mov	x0, x1
  405c54:	bl	401850 <strlen@plt>
  405c58:	mov	x2, x0
  405c5c:	mov	x1, x19
  405c60:	mov	x0, x20
  405c64:	bl	405b44 <ferror@plt+0x3eb4>
  405c68:	ldp	x19, x20, [sp, #16]
  405c6c:	ldp	x29, x30, [sp], #32
  405c70:	ret
  405c74:	stp	x29, x30, [sp, #-288]!
  405c78:	mov	x29, sp
  405c7c:	str	x19, [sp, #16]
  405c80:	mov	x19, x0
  405c84:	str	x2, [sp, #240]
  405c88:	str	x3, [sp, #248]
  405c8c:	str	x4, [sp, #256]
  405c90:	str	x5, [sp, #264]
  405c94:	str	x6, [sp, #272]
  405c98:	str	x7, [sp, #280]
  405c9c:	str	q0, [sp, #112]
  405ca0:	str	q1, [sp, #128]
  405ca4:	str	q2, [sp, #144]
  405ca8:	str	q3, [sp, #160]
  405cac:	str	q4, [sp, #176]
  405cb0:	str	q5, [sp, #192]
  405cb4:	str	q6, [sp, #208]
  405cb8:	str	q7, [sp, #224]
  405cbc:	add	x0, sp, #0x120
  405cc0:	str	x0, [sp, #80]
  405cc4:	str	x0, [sp, #88]
  405cc8:	add	x0, sp, #0xf0
  405ccc:	str	x0, [sp, #96]
  405cd0:	mov	w0, #0xffffffd0            	// #-48
  405cd4:	str	w0, [sp, #104]
  405cd8:	mov	w0, #0xffffff80            	// #-128
  405cdc:	str	w0, [sp, #108]
  405ce0:	ldp	x2, x3, [sp, #80]
  405ce4:	stp	x2, x3, [sp, #32]
  405ce8:	ldp	x2, x3, [sp, #96]
  405cec:	stp	x2, x3, [sp, #48]
  405cf0:	add	x2, sp, #0x20
  405cf4:	add	x0, sp, #0x48
  405cf8:	bl	401b10 <vasprintf@plt>
  405cfc:	tbnz	w0, #31, 405d2c <ferror@plt+0x409c>
  405d00:	sxtw	x2, w0
  405d04:	ldr	x1, [sp, #72]
  405d08:	mov	x0, x19
  405d0c:	bl	405b44 <ferror@plt+0x3eb4>
  405d10:	mov	x19, x0
  405d14:	ldr	x0, [sp, #72]
  405d18:	bl	401af0 <free@plt>
  405d1c:	mov	x0, x19
  405d20:	ldr	x19, [sp, #16]
  405d24:	ldp	x29, x30, [sp], #288
  405d28:	ret
  405d2c:	mov	x19, #0x0                   	// #0
  405d30:	b	405d1c <ferror@plt+0x408c>
  405d34:	stp	x29, x30, [sp, #-80]!
  405d38:	mov	x29, sp
  405d3c:	stp	x19, x20, [sp, #16]
  405d40:	stp	x21, x22, [sp, #32]
  405d44:	mov	x19, x0
  405d48:	ldr	x21, [x0]
  405d4c:	ldrsb	w0, [x21]
  405d50:	cbz	w0, 405e84 <ferror@plt+0x41f4>
  405d54:	stp	x23, x24, [sp, #48]
  405d58:	mov	x24, x1
  405d5c:	mov	x22, x2
  405d60:	mov	w23, w3
  405d64:	mov	x1, x2
  405d68:	mov	x0, x21
  405d6c:	bl	401b30 <strspn@plt>
  405d70:	add	x20, x21, x0
  405d74:	ldrsb	w21, [x21, x0]
  405d78:	cbz	w21, 405df0 <ferror@plt+0x4160>
  405d7c:	cbz	w23, 405e54 <ferror@plt+0x41c4>
  405d80:	mov	w1, w21
  405d84:	adrp	x0, 406000 <ferror@plt+0x4370>
  405d88:	add	x0, x0, #0xb18
  405d8c:	bl	401b40 <strchr@plt>
  405d90:	cbz	x0, 405e10 <ferror@plt+0x4180>
  405d94:	strb	w21, [sp, #72]
  405d98:	strb	wzr, [sp, #73]
  405d9c:	add	x23, x20, #0x1
  405da0:	add	x1, sp, #0x48
  405da4:	mov	x0, x23
  405da8:	bl	404280 <ferror@plt+0x25f0>
  405dac:	str	x0, [x24]
  405db0:	add	x1, x20, x0
  405db4:	ldrsb	w1, [x1, #1]
  405db8:	cmp	w1, #0x0
  405dbc:	ccmp	w21, w1, #0x0, ne  // ne = any
  405dc0:	b.ne	405e00 <ferror@plt+0x4170>  // b.any
  405dc4:	add	x0, x0, #0x2
  405dc8:	add	x21, x20, x0
  405dcc:	ldrsb	w1, [x20, x0]
  405dd0:	cbz	w1, 405de0 <ferror@plt+0x4150>
  405dd4:	mov	x0, x22
  405dd8:	bl	401b40 <strchr@plt>
  405ddc:	cbz	x0, 405e00 <ferror@plt+0x4170>
  405de0:	str	x21, [x19]
  405de4:	mov	x20, x23
  405de8:	ldp	x23, x24, [sp, #48]
  405dec:	b	405e70 <ferror@plt+0x41e0>
  405df0:	str	x20, [x19]
  405df4:	mov	x20, #0x0                   	// #0
  405df8:	ldp	x23, x24, [sp, #48]
  405dfc:	b	405e70 <ferror@plt+0x41e0>
  405e00:	str	x20, [x19]
  405e04:	mov	x20, #0x0                   	// #0
  405e08:	ldp	x23, x24, [sp, #48]
  405e0c:	b	405e70 <ferror@plt+0x41e0>
  405e10:	mov	x1, x22
  405e14:	mov	x0, x20
  405e18:	bl	404280 <ferror@plt+0x25f0>
  405e1c:	str	x0, [x24]
  405e20:	add	x21, x20, x0
  405e24:	ldrsb	w1, [x20, x0]
  405e28:	cbz	w1, 405e38 <ferror@plt+0x41a8>
  405e2c:	mov	x0, x22
  405e30:	bl	401b40 <strchr@plt>
  405e34:	cbz	x0, 405e44 <ferror@plt+0x41b4>
  405e38:	str	x21, [x19]
  405e3c:	ldp	x23, x24, [sp, #48]
  405e40:	b	405e70 <ferror@plt+0x41e0>
  405e44:	str	x20, [x19]
  405e48:	mov	x20, x0
  405e4c:	ldp	x23, x24, [sp, #48]
  405e50:	b	405e70 <ferror@plt+0x41e0>
  405e54:	mov	x1, x22
  405e58:	mov	x0, x20
  405e5c:	bl	401c00 <strcspn@plt>
  405e60:	str	x0, [x24]
  405e64:	add	x0, x20, x0
  405e68:	str	x0, [x19]
  405e6c:	ldp	x23, x24, [sp, #48]
  405e70:	mov	x0, x20
  405e74:	ldp	x19, x20, [sp, #16]
  405e78:	ldp	x21, x22, [sp, #32]
  405e7c:	ldp	x29, x30, [sp], #80
  405e80:	ret
  405e84:	mov	x20, #0x0                   	// #0
  405e88:	b	405e70 <ferror@plt+0x41e0>
  405e8c:	stp	x29, x30, [sp, #-32]!
  405e90:	mov	x29, sp
  405e94:	str	x19, [sp, #16]
  405e98:	mov	x19, x0
  405e9c:	mov	x0, x19
  405ea0:	bl	4019d0 <fgetc@plt>
  405ea4:	cmn	w0, #0x1
  405ea8:	b.eq	405ebc <ferror@plt+0x422c>  // b.none
  405eac:	cmp	w0, #0xa
  405eb0:	b.ne	405e9c <ferror@plt+0x420c>  // b.any
  405eb4:	mov	w0, #0x0                   	// #0
  405eb8:	b	405ec0 <ferror@plt+0x4230>
  405ebc:	mov	w0, #0x1                   	// #1
  405ec0:	ldr	x19, [sp, #16]
  405ec4:	ldp	x29, x30, [sp], #32
  405ec8:	ret
  405ecc:	nop
  405ed0:	stp	x29, x30, [sp, #-64]!
  405ed4:	mov	x29, sp
  405ed8:	stp	x19, x20, [sp, #16]
  405edc:	adrp	x20, 417000 <ferror@plt+0x15370>
  405ee0:	add	x20, x20, #0xde0
  405ee4:	stp	x21, x22, [sp, #32]
  405ee8:	adrp	x21, 417000 <ferror@plt+0x15370>
  405eec:	add	x21, x21, #0xdd8
  405ef0:	sub	x20, x20, x21
  405ef4:	mov	w22, w0
  405ef8:	stp	x23, x24, [sp, #48]
  405efc:	mov	x23, x1
  405f00:	mov	x24, x2
  405f04:	bl	4017d0 <memcpy@plt-0x40>
  405f08:	cmp	xzr, x20, asr #3
  405f0c:	b.eq	405f38 <ferror@plt+0x42a8>  // b.none
  405f10:	asr	x20, x20, #3
  405f14:	mov	x19, #0x0                   	// #0
  405f18:	ldr	x3, [x21, x19, lsl #3]
  405f1c:	mov	x2, x24
  405f20:	add	x19, x19, #0x1
  405f24:	mov	x1, x23
  405f28:	mov	w0, w22
  405f2c:	blr	x3
  405f30:	cmp	x20, x19
  405f34:	b.ne	405f18 <ferror@plt+0x4288>  // b.any
  405f38:	ldp	x19, x20, [sp, #16]
  405f3c:	ldp	x21, x22, [sp, #32]
  405f40:	ldp	x23, x24, [sp, #48]
  405f44:	ldp	x29, x30, [sp], #64
  405f48:	ret
  405f4c:	nop
  405f50:	ret
  405f54:	nop
  405f58:	adrp	x2, 418000 <ferror@plt+0x16370>
  405f5c:	mov	x1, #0x0                   	// #0
  405f60:	ldr	x2, [x2, #592]
  405f64:	b	4018d0 <__cxa_atexit@plt>

Disassembly of section .fini:

0000000000405f68 <.fini>:
  405f68:	stp	x29, x30, [sp, #-16]!
  405f6c:	mov	x29, sp
  405f70:	ldp	x29, x30, [sp], #16
  405f74:	ret
