Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Tue May 31 12:18:03 2022
| Host         : DESKTOP-O2II41S running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file afis_buton_timing_summary_routed.rpt -pb afis_buton_timing_summary_routed.pb -rpx afis_buton_timing_summary_routed.rpx -warn_on_violation
| Design       : afis_buton
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                       Violations  
---------  ----------------  --------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell       83          
HPDR-1     Warning           Port pin direction inconsistency  2           
LUTAR-1    Warning           LUT drives async reset alert      6           
TIMING-20  Warning           Non-clocked latch                 1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (154)
5. checking no_input_delay (4)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 83 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: liber_ocupat_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nr_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nr_reg[2]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nr_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: nr_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (154)
--------------------------------------------------
 There are 154 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  167          inf        0.000                      0                  167           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           167 Endpoints
Min Delay           167 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2/qout_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            caractere_distincte
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.992ns  (logic 4.209ns (42.121%)  route 5.783ns (57.879%))
  Logic Levels:           4  (FDCE=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  p2/qout_reg[9]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  p2/qout_reg[9]/Q
                         net (fo=5, routed)           1.029     1.485    p2/qout_reg[11]_0[9]
    SLICE_X63Y21         LUT6 (Prop_lut6_I5_O)        0.124     1.609 f  p2/caractere_distincte_OBUF_inst_i_4/O
                         net (fo=1, routed)           0.659     2.267    p2/caractere_distincte_OBUF_inst_i_4_n_0
    SLICE_X62Y21         LUT6 (Prop_lut6_I4_O)        0.124     2.391 r  p2/caractere_distincte_OBUF_inst_i_1/O
                         net (fo=3, routed)           4.096     6.487    caractere_distincte_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.505     9.992 r  caractere_distincte_OBUF_inst/O
                         net (fo=0)                   0.000     9.992    caractere_distincte
    U16                                                               r  caractere_distincte (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 introdu_caractere_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            introdu_caractere
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.284ns  (logic 3.977ns (54.608%)  route 3.306ns (45.392%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y21         FDCE                         0.000     0.000 r  introdu_caractere_reg/C
    SLICE_X62Y21         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  introdu_caractere_reg/Q
                         net (fo=1, routed)           3.306     3.762    introdu_caractere_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.284 r  introdu_caractere_OBUF_inst/O
                         net (fo=0)                   0.000     7.284    introdu_caractere
    L1                                                                r  introdu_caractere (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.280ns  (logic 4.341ns (59.632%)  route 2.939ns (40.368%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p3/anod_curent_reg[1]/Q
                         net (fo=7, routed)           1.016     1.472    p3/anod_curent[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.152     1.624 r  p3/catozi_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.923     3.547    catozi_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.733     7.280 r  catozi_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.280    catozi[0]
    U7                                                                r  catozi[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.165ns  (logic 4.352ns (60.734%)  route 2.813ns (39.266%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[3]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p3/anod_curent_reg[3]/Q
                         net (fo=7, routed)           1.006     1.462    p3/anod_curent[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.152     1.614 r  p3/catozi_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.807     3.421    catozi_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     7.165 r  catozi_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.165    catozi[3]
    V8                                                                r  catozi[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.025ns  (logic 4.342ns (61.810%)  route 2.683ns (38.190%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p3/anod_curent_reg[0]/Q
                         net (fo=7, routed)           1.006     1.462    p3/anod_curent[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.154     1.616 r  p3/catozi_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.676     3.293    catozi_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.732     7.025 r  catozi_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.025    catozi[5]
    W6                                                                r  catozi[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 4.100ns (58.804%)  route 2.872ns (41.196%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[3]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p3/anod_curent_reg[3]/Q
                         net (fo=7, routed)           1.006     1.462    p3/anod_curent[3]
    SLICE_X65Y22         LUT4 (Prop_lut4_I0_O)        0.124     1.586 r  p3/catozi_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.866     3.452    catozi_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520     6.972 r  catozi_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.972    catozi[2]
    U5                                                                r  catozi[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.952ns  (logic 4.084ns (58.751%)  route 2.868ns (41.249%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[1]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p3/anod_curent_reg[1]/Q
                         net (fo=7, routed)           1.016     1.472    p3/anod_curent[1]
    SLICE_X65Y22         LUT4 (Prop_lut4_I3_O)        0.124     1.596 r  p3/catozi_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.852     3.448    catozi_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504     6.952 r  catozi_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.952    catozi[1]
    V5                                                                r  catozi[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 liber_ocupat_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            liber_ocupat
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.820ns  (logic 3.971ns (58.228%)  route 2.849ns (41.772%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y22         FDCE                         0.000     0.000 r  liber_ocupat_reg/C
    SLICE_X65Y22         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  liber_ocupat_reg/Q
                         net (fo=3, routed)           2.849     3.305    liber_ocupat_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515     6.820 r  liber_ocupat_OBUF_inst/O
                         net (fo=0)                   0.000     6.820    liber_ocupat
    P1                                                                r  liber_ocupat (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.782ns  (logic 4.115ns (60.677%)  route 2.667ns (39.323%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  p3/anod_curent_reg[0]/Q
                         net (fo=7, routed)           1.006     1.462    p3/anod_curent[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I1_O)        0.124     1.586 r  p3/catozi_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.661     3.247    catozi_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.535     6.782 r  catozi_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.782    catozi[4]
    U8                                                                r  catozi[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p3/anod_curent_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            catozi[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.704ns  (logic 4.091ns (61.018%)  route 2.613ns (38.982%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y22         FDRE                         0.000     0.000 r  p3/anod_curent_reg[0]/C
    SLICE_X63Y22         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  p3/anod_curent_reg[0]/Q
                         net (fo=7, routed)           0.809     1.265    p3/anod_curent[0]
    SLICE_X65Y22         LUT4 (Prop_lut4_I2_O)        0.124     1.389 r  p3/catozi_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.804     3.193    catozi_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.511     6.704 r  catozi_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.704    catozi[6]
    W7                                                                r  catozi[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 p2/qout_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registru1_blocare_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.265ns  (logic 0.141ns (53.303%)  route 0.124ns (46.697%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  p2/qout_reg[9]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  p2/qout_reg[9]/Q
                         net (fo=5, routed)           0.124     0.265    L[9]
    SLICE_X62Y22         FDRE                                         r  registru1_blocare_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 buton_adcif/p2/y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            buton_adcif/p3/y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  buton_adcif/p2/y_reg/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  buton_adcif/p2/y_reg/Q
                         net (fo=1, routed)           0.116     0.280    buton_adcif/p3/d
    SLICE_X61Y19         FDRE                                         r  buton_adcif/p3/y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/buton2/p2/y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/buton2/p3/y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  p1/buton2/p2/y_reg/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  p1/buton2/p2/y_reg/Q
                         net (fo=1, routed)           0.116     0.280    p1/buton2/p3/y_reg_0
    SLICE_X60Y19         FDRE                                         r  p1/buton2/p3/y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/qout_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registru1_blocare_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.451%)  route 0.127ns (43.549%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  p2/qout_reg[5]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  p2/qout_reg[5]/Q
                         net (fo=5, routed)           0.127     0.291    R0_in[5]
    SLICE_X62Y22         FDRE                                         r  registru1_blocare_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/qout_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registru2_debl_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.857%)  route 0.141ns (46.143%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE                         0.000     0.000 r  p2/qout_reg[5]/C
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  p2/qout_reg[5]/Q
                         net (fo=5, routed)           0.141     0.305    R0_in[5]
    SLICE_X61Y21         FDRE                                         r  registru2_debl_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nr_reg[0]_C/C
                            (rising edge-triggered cell FDCE)
  Destination:            nr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y20         FDCE                         0.000     0.000 r  nr_reg[0]_C/C
    SLICE_X61Y20         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  nr_reg[0]_C/Q
                         net (fo=9, routed)           0.123     0.264    nr_reg[0]_C_n_0
    SLICE_X60Y20         LUT4 (Prop_lut4_I0_O)        0.045     0.309 r  nr[1]_i_1/O
                         net (fo=1, routed)           0.000     0.309    plusOp[1]
    SLICE_X60Y20         FDCE                                         r  nr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/buton1/p3/y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/buton1/p4/y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.148ns (46.033%)  route 0.174ns (53.967%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y19         FDRE                         0.000     0.000 r  p1/buton1/p3/y_reg/C
    SLICE_X60Y19         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  p1/buton1/p3/y_reg/Q
                         net (fo=5, routed)           0.174     0.322    p1/buton1/p4/y2_0
    SLICE_X60Y19         FDRE                                         r  p1/buton1/p4/y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/qout_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registru2_debl_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.141ns (43.337%)  route 0.184ns (56.663%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  p2/qout_reg[11]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  p2/qout_reg[11]/Q
                         net (fo=4, routed)           0.184     0.325    L[11]
    SLICE_X60Y22         FDRE                                         r  registru2_debl_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p1/buton1/p2/y_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            p1/buton1/p3/y_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.715%)  route 0.166ns (50.285%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y17         FDRE                         0.000     0.000 r  p1/buton1/p2/y_reg/C
    SLICE_X60Y17         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  p1/buton1/p2/y_reg/Q
                         net (fo=1, routed)           0.166     0.330    p1/buton1/p3/y_reg_0
    SLICE_X60Y19         FDRE                                         r  p1/buton1/p3/y_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 p2/qout_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            registru2_debl_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.141ns (42.618%)  route 0.190ns (57.382%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y21         FDCE                         0.000     0.000 r  p2/qout_reg[8]/C
    SLICE_X65Y21         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  p2/qout_reg[8]/Q
                         net (fo=5, routed)           0.190     0.331    L[8]
    SLICE_X60Y22         FDRE                                         r  registru2_debl_reg[8]/D
  -------------------------------------------------------------------    -------------------





