// Seed: 3671488918
module module_0 (
    output supply0 id_0,
    output supply1 id_1,
    input tri id_2,
    output wire id_3
    , id_5
);
  assign id_3 = 1'b0 + id_5;
  wire id_6, id_7;
endmodule
module module_1 (
    input uwire id_0,
    output uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input wire id_4
);
  wand id_6, id_7;
  assign id_7 = -1;
  logic id_8;
  ;
  assign id_8 = id_4;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4,
      id_1
  );
  assign modCall_1.id_2 = 0;
  logic
      id_9,
      id_10 (
          id_1,
          {id_6},
          1
      );
endmodule
