{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539217383902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 17:23:03 2018 " "Processing started: Wed Oct 10 17:23:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1539217384910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1539217384910 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) register_64.sv(7) " "Verilog HDL syntax error at register_64.sv(7) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "register_64.sv" "" { Text "U:/ECE469/lab1/register_64.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register_64 register_64.sv(1) " "Ignored design unit \"register_64\" at register_64.sv(1) due to previous errors" {  } { { "register_64.sv" "" { Text "U:/ECE469/lab1/register_64.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 0 0 " "Found 0 design units, including 0 entities, in source file register_64.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1 " "Found entity 1: register_1" {  } { { "register_1.sv" "" { Text "U:/ECE469/lab1/register_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) mux64x32_64.sv(7) " "Verilog HDL syntax error at mux64x32_64.sv(7) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux64x32_64.sv" "" { Text "U:/ECE469/lab1/mux64x32_64.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394377 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux64x32_64 mux64x32_64.sv(1) " "Ignored design unit \"mux64x32_64\" at mux64x32_64.sv(1) due to previous errors" {  } { { "mux64x32_64.sv" "" { Text "U:/ECE469/lab1/mux64x32_64.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_64.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux64x32_64.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/ECE469/lab1/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394563 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) mux32_1.sv(10) " "Verilog HDL syntax error at mux32_1.sv(10) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux32_1.sv" "" { Text "U:/ECE469/lab1/mux32_1.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394700 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux32_1 mux32_1.sv(2) " "Ignored design unit \"mux32_1\" at mux32_1.sv(2) due to previous errors" {  } { { "mux32_1.sv" "" { Text "U:/ECE469/lab1/mux32_1.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux32_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/ECE469/lab1/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394927 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/ECE469/lab1/mux2_1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/ECE469/lab1/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.sv" "" { Text "U:/ECE469/lab1/decoder4_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "U:/ECE469/lab1/decoder3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "U:/ECE469/lab1/decoder2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.sv" "" { Text "U:/ECE469/lab1/and_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395754 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(9) " "Verilog HDL syntax error at decoder5_32a.sv(9) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395895 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(15) " "Verilog HDL syntax error at decoder5_32a.sv(15) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(21) " "Verilog HDL syntax error at decoder5_32a.sv(21) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(22) " "Verilog HDL syntax error at decoder5_32a.sv(22) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(23) " "Verilog HDL syntax error at decoder5_32a.sv(23) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(24) " "Verilog HDL syntax error at decoder5_32a.sv(24) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(25) " "Verilog HDL syntax error at decoder5_32a.sv(25) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder5_32 decoder5_32a.sv(1) " "Ignored design unit \"decoder5_32\" at decoder5_32a.sv(1) due to previous errors" {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217395902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32a.sv 0 0 " "Found 0 design units, including 0 entities, in source file decoder5_32a.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and6_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file and6_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and6_1 " "Found entity 1: and6_1" {  } { { "and6_1.sv" "" { Text "U:/ECE469/lab1/and6_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217396063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217396063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE469/lab1/DE1_SoC.map.smsg " "Generated suppressed messages file U:/ECE469/lab1/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1539217396188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 14 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 14 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 10 17:23:16 2018 " "Processing ended: Wed Oct 10 17:23:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1539217396718 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539217383902 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition " "Version 17.0.1 Build 598 06/07/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 10 17:23:03 2018 " "Processing started: Wed Oct 10 17:23:03 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1539217383967 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Design Software" 0 -1 1539217384910 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1539217384910 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) register_64.sv(7) " "Verilog HDL syntax error at register_64.sv(7) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "register_64.sv" "" { Text "U:/ECE469/lab1/register_64.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394032 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "register_64 register_64.sv(1) " "Ignored design unit \"register_64\" at register_64.sv(1) due to previous errors" {  } { { "register_64.sv" "" { Text "U:/ECE469/lab1/register_64.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_64.sv 0 0 " "Found 0 design units, including 0 entities, in source file register_64.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file register_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register_1 " "Found entity 1: register_1" {  } { { "register_1.sv" "" { Text "U:/ECE469/lab1/register_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394223 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) mux64x32_64.sv(7) " "Verilog HDL syntax error at mux64x32_64.sv(7) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux64x32_64.sv" "" { Text "U:/ECE469/lab1/mux64x32_64.sv" 7 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394377 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux64x32_64 mux64x32_64.sv(1) " "Ignored design unit \"mux64x32_64\" at mux64x32_64.sv(1) due to previous errors" {  } { { "mux64x32_64.sv" "" { Text "U:/ECE469/lab1/mux64x32_64.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux64x32_64.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux64x32_64.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux4_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux4_1 " "Found entity 1: mux4_1" {  } { { "mux4_1.sv" "" { Text "U:/ECE469/lab1/mux4_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394563 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) mux32_1.sv(10) " "Verilog HDL syntax error at mux32_1.sv(10) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "mux32_1.sv" "" { Text "U:/ECE469/lab1/mux32_1.sv" 10 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217394700 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "mux32_1 mux32_1.sv(2) " "Ignored design unit \"mux32_1\" at mux32_1.sv(2) due to previous errors" {  } { { "mux32_1.sv" "" { Text "U:/ECE469/lab1/mux32_1.sv" 2 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217394704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32_1.sv 0 0 " "Found 0 design units, including 0 entities, in source file mux32_1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "U:/ECE469/lab1/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394927 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "U:/ECE469/lab1/mux2_1.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217394927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217394927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.sv 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.sv" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.sv" "" { Text "U:/ECE469/lab1/D_FF.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder4_16.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder4_16.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder4_16 " "Found entity 1: decoder4_16" {  } { { "decoder4_16.sv" "" { Text "U:/ECE469/lab1/decoder4_16.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder3_8.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder3_8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder3_8 " "Found entity 1: decoder3_8" {  } { { "decoder3_8.sv" "" { Text "U:/ECE469/lab1/decoder3_8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395451 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder2_4.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder2_4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder2_4 " "Found entity 1: decoder2_4" {  } { { "decoder2_4.sv" "" { Text "U:/ECE469/lab1/decoder2_4.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3.sv 1 1 " "Found 1 design units, including 1 entities, in source file and_3.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and_3 " "Found entity 1: and_3" {  } { { "and_3.sv" "" { Text "U:/ECE469/lab1/and_3.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217395754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395754 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(9) " "Verilog HDL syntax error at decoder5_32a.sv(9) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 9 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395895 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(15) " "Verilog HDL syntax error at decoder5_32a.sv(15) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 15 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(21) " "Verilog HDL syntax error at decoder5_32a.sv(21) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(22) " "Verilog HDL syntax error at decoder5_32a.sv(22) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395897 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(23) " "Verilog HDL syntax error at decoder5_32a.sv(23) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(24) " "Verilog HDL syntax error at decoder5_32a.sv(24) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 24 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ) decoder5_32a.sv(25) " "Verilog HDL syntax error at decoder5_32a.sv(25) near text: \"genvar\";  expecting an identifier (\"genvar\" is a reserved keyword ). Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 25 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Design Software" 0 -1 1539217395899 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "decoder5_32 decoder5_32a.sv(1) " "Ignored design unit \"decoder5_32\" at decoder5_32a.sv(1) due to previous errors" {  } { { "decoder5_32a.sv" "" { Text "U:/ECE469/lab1/decoder5_32a.sv" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Design Software" 0 -1 1539217395902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder5_32a.sv 0 0 " "Found 0 design units, including 0 entities, in source file decoder5_32a.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217395917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and6_1.sv 1 1 " "Found 1 design units, including 1 entities, in source file and6_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 and6_1 " "Found entity 1: and6_1" {  } { { "and6_1.sv" "" { Text "U:/ECE469/lab1/and6_1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539217396063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1539217396063 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/ECE469/lab1/DE1_SoC.map.smsg " "Generated suppressed messages file U:/ECE469/lab1/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1539217396188 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 14 s 0 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 14 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4787 " "Peak virtual memory: 4787 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 10 17:23:16 2018 " "Processing ended: Wed Oct 10 17:23:16 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539217396718 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1539217396718 ""}
