#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000019f704addd0 .scope module, "tristate_TB" "tristate_TB" 2 2;
 .timescale -9 -9;
v0000019f704a1f50_0 .var "en", 0 0;
v0000019f704aa0d0_0 .var "in", 0 0;
v0000019f704a1460_0 .net8 "out", 0 0, L_0000019f704a1500;  1 drivers, strength-aware
S_0000019f704adf60 .scope module, "mytsb" "tristate_buff" 2 6, 3 2 0, S_0000019f704addd0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /INPUT 1 "en";
    .port_info 2 /OUTPUT 1 "out";
L_0000019f704a1500 .functor BUFIF1 1, v0000019f704aa0d0_0, v0000019f704a1f50_0, C4<0>, C4<0>;
v0000019f704ae0f0_0 .net "en", 0 0, v0000019f704a1f50_0;  1 drivers
v0000019f704a1d30_0 .net "in", 0 0, v0000019f704aa0d0_0;  1 drivers
v0000019f704a1b10_0 .net8 "out", 0 0, L_0000019f704a1500;  alias, 1 drivers, strength-aware
    .scope S_0000019f704addd0;
T_0 ;
    %delay 5000, 0;
    %load/vec4 v0000019f704aa0d0_0;
    %inv;
    %store/vec4 v0000019f704aa0d0_0, 0, 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0000019f704addd0;
T_1 ;
    %vpi_call 2 10 "$dumpfile", "out.vcd" {0 0 0};
    %vpi_call 2 11 "$dumpvars", 32'sb00000000000000000000000000000001, S_0000019f704addd0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f704aa0d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f704a1f50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019f704a1f50_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019f704a1f50_0, 0, 1;
    %delay 20000, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "module_tsb_TB.v";
    "design_primitive.v";
