{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd 2 0 " "Found 2 design units and 0 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_utils " "Found design unit 1: cpu_utils" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd" 118 -1 0 } }  } 0} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 cpu_utils-body " "Found design unit 2: cpu_utils-body" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd" "cpu_utils-body" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_utils.vhd" 118 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_cu-cu_struct " "Found design unit 1: cpu_cu-cu_struct" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu-cu_struct" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" 31 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_cu " "Found entity 1: cpu_cu" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" "cpu_cu" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_du-du_struct " "Found design unit 1: cpu_du-du_struct" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du-du_struct" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 27 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_du " "Found entity 1: cpu_du" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "cpu_du" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 12 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_iu-iu_struct " "Found design unit 1: cpu_iu-iu_struct" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu-iu_struct" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" 25 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_iu " "Found entity 1: cpu_iu" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" "cpu_iu" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu_oa-oa_struct " "Found design unit 1: cpu_oa-oa_struct" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa-oa_struct" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 34 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu_oa " "Found entity 1: cpu_oa" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "cpu_oa" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 13 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpu_arch " "Found design unit 1: cpu-cpu_arch" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd" "cpu-cpu_arch" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd" 29 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd" "cpu" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu.vhd" 14 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Components\\pwm.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Components\\pwm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pwm-pwm_struct " "Found design unit 1: pwm-pwm_struct" {  } { { "C:\\CpuGen\\Applications\\Components\\pwm.vhd" "pwm-pwm_struct" "" { Text "C:\\CpuGen\\Applications\\Components\\pwm.vhd" 23 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 pwm " "Found entity 1: pwm" {  } { { "C:\\CpuGen\\Applications\\Components\\pwm.vhd" "pwm" "" { Text "C:\\CpuGen\\Applications\\Components\\pwm.vhd" 9 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ctrl4cpu-ctrl4cpu_struct " "Found design unit 1: ctrl4cpu-ctrl4cpu_struct" {  } { { "C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu-ctrl4cpu_struct" "" { Text "C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd" 31 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 ctrl4cpu " "Found entity 1: ctrl4cpu" {  } { { "C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd" "ctrl4cpu" "" { Text "C:\\CpuGen\\Applications\\Components\\ctrl4cpu.vhd" 8 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf 1 1 " "Found 1 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 cpu4bit " "Found entity 1: cpu4bit" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "cpu4bit" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { } } } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_ram_dq0-syn " "Found design unit 1: lpm_ram_dq0-syn" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0-syn" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 55 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq0 " "Found entity 1: lpm_ram_dq0" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" "lpm_ram_dq0" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_ram_dq0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_ram_dq " "Found entity 1: lpm_ram_dq" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" "lpm_ram_dq" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_ram_dq.tdf" 55 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\altram.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\altram.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altram " "Found entity 1: altram" {  } { { "C:\\quartus\\libraries\\megafunctions\\altram.tdf" "altram" "" { Text "C:\\quartus\\libraries\\megafunctions\\altram.tdf" 92 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd 2 1 " "Found 2 design units and 1 entities in source file C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_rom0-syn " "Found design unit 1: lpm_rom0-syn" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0-syn" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 53 -1 0 } }  } 0} { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom0 " "Found entity 1: lpm_rom0" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" "lpm_rom0" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\lpm_rom0.vhd" 43 -1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_rom " "Found entity 1: lpm_rom" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "lpm_rom" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 46 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\altrom.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\altrom.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altrom " "Found entity 1: altrom" {  } { { "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" "altrom" "" { Text "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" 77 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_add_sub " "Found entity 1: lpm_add_sub" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" "lpm_add_sub" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_add_sub.tdf" 97 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\addcore.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\addcore.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 addcore " "Found entity 1: addcore" {  } { { "C:\\quartus\\libraries\\megafunctions\\addcore.tdf" "addcore" "" { Text "C:\\quartus\\libraries\\megafunctions\\addcore.tdf" 73 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_csnbuffer " "Found entity 1: a_csnbuffer" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "a_csnbuffer" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 10 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "C:\\quartus\\libraries\\megafunctions\\altshift.tdf 1 1 " "Found 1 design units and 1 entities in source file C:\\quartus\\libraries\\megafunctions\\altshift.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altshift " "Found entity 1: altshift" {  } { { "C:\\quartus\\libraries\\megafunctions\\altshift.tdf" "altshift" "" { Text "C:\\quartus\\libraries\\megafunctions\\altshift.tdf" 34 1 0 } }  } 0}  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_PREPROCESS_STAT" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c 22 0 " "State machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c contains 22 states and 0 state bits" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_REPORT_PROCESSOR" "Auto \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Selected Auto state machine encoding method for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" {  } {  } 0 }
{  "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_HEADER" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c " "Encoding result for state machine \|cpu4bit\|cpu:inst\|cpu_du:I3\|code_c" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS_HEADER" "22 " "Completed encoding using 22 state bits" { { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~25 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~25" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~24 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~24" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~23 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~23" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~22 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~22" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~21 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~21" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~20 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~20" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~19 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~19" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~18 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~18" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~17 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~17" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~16 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~16" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~15 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~15" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~14 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~14" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~13 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~13" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~12 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~12" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~11 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~11" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~10 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~10" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~9 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~9" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~8 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~8" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~7 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~7" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~6 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~6" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~5 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~5" {  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_BITS" "cpu:inst\|cpu_du:I3\|code_c~4 " "Encoded state bit cpu:inst\|cpu_du:I3\|code_c~4" {  } {  } 0}  } {  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|nop_i 0000000000000000000000 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|nop_i uses code string 0000000000000000000000" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|rol_i 0000000000000000000011 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|rol_i uses code string 0000000000000000000011" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|ror_i 0000000000000000000101 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|ror_i uses code string 0000000000000000000101" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|shl_i 0000000000000000001001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|shl_i uses code string 0000000000000000001001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|shr_i 0000000000000000010001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|shr_i uses code string 0000000000000000010001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|not_i 0000000000000000100001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|not_i uses code string 0000000000000000100001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|cla_i 0000000000000001000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|cla_i uses code string 0000000000000001000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|skz_i 0000000000000010000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|skz_i uses code string 0000000000000010000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|skc_i 0000000000000100000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|skc_i uses code string 0000000000000100000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|sknz_i 0000000000001000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|sknz_i uses code string 0000000000001000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|sknc_i 0000000000010000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|sknc_i uses code string 0000000000010000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|rts_i 0000000000100000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|rts_i uses code string 0000000000100000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|rti_i 0000000001000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|rti_i uses code string 0000000001000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|jmp_i 0000000010000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|jmp_i uses code string 0000000010000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|jms_i 0000000100000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|jms_i uses code string 0000000100000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|sta_i 0000001000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|sta_i uses code string 0000001000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|lda_i 0000010000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|lda_i uses code string 0000010000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|xor_i 0000100000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|xor_i uses code string 0000100000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|add_i 0001000000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|add_i uses code string 0001000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|and_i 0010000000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|and_i uses code string 0010000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|sub_i 0100000000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|sub_i uses code string 0100000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ISMP_SMP_MACHINE_POSTPROCESS_STAT_CODE" "\|cpu4bit\|cpu:inst\|cpu_du:I3\|or_i 1000000000000000000001 " "State \|cpu4bit\|cpu:inst\|cpu_du:I3\|or_i uses code string 1000000000000000000001" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Converted TRI buffer to OR gate or removed OPNDRN" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[9\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[8\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[7\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[6\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[5\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[4\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[1\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[0\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[2\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] " "Converting TRI node lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|otri\[3\] that feeds logic to an OR gate" {  } { { "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\lpm_rom.tdf" 70 6 0 } }  } 0}  } {  } 0 }
{  "Info" "IMLS_MLS_DUP_REG_INFO_HDR" "" "Duplicate registers merged to single register" { { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:inst\|cpu_du:I3\|nreset_c " "Duplicate registers merged to single register cpu:inst\|cpu_du:I3\|nreset_c" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:inst\|cpu_cu:I2\|nreset_c " "Duplicate registers merged to single register cpu:inst\|cpu_cu:I2\|nreset_c" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" 84 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:inst\|cpu_iu:I1\|nreset_c " "Duplicate registers merged to single register cpu:inst\|cpu_iu:I1\|nreset_c" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_iu.vhd" 48 -1 0 } }  } 0} { "Info" "IMLS_MLS_DUP_REG_INFO" "cpu:inst\|cpu_du:I3\|nreset_d " "Duplicate registers merged to single register cpu:inst\|cpu_du:I3\|nreset_d" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0}  } {  } 0 }
{  "Warning" "WFTM_IGNORED_UNIMPLEMENTABLE_CARRY" "3 " "Ignored 3 CARRY_SUM primitives" { { "Warning" "WFTM_CARRY_MERGE_FANOUT_HDR" "3 " "Ignored 3 CARRY_SUM primitive(s) -- cannot place fan-out logic in single logic cell" { { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] " "Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~13 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] " "Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~25 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_CARRY_MERGE_FANOUT" "cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] " "Can't place logic fed by CARRY_SUM primitive cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\] into a single logic cell" { { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~33 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Warning" "WFTM_NODE_NAME" "LUT cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 " "Node cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 of type LUT" {  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } { { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0}  } {  } 0}  } {  } 0 }
{  "Info" "ISCL_SCL_TM_SUMMARY" "479 " "Implemented 479 device resources" { { "Info" "ISCL_SCL_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0} { "Info" "ISCL_SCL_TM_LCELLS" "434 " "Implemented 434 logic cells" {  } {  } 0} { "Info" "ISCL_SCL_TM_RAMS" "14 " "Implemented 14 RAM segments" {  } {  } 0}  } {  } 0 }
{  "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "cpu4bit EP1K10TC100-1 " "Automatically selected device EP1K10TC100-1 for design cpu4bit" {  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "Device Migration " "Feature Device Migration is not available with your current license" {  } {  } 0 }
{  "Warning" "WCPT_FEATURE_DISABLED_POST" "SignalProbe " "Feature SignalProbe is not available with your current license" {  } {  } 0 }
{  "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Inserted 0 logic cells in first fitting attempt" {  } {  } 0 }
{  "Info" "IFIT_FIT_ATTEMPT" "1 Sun Jun 22 2003 18:53:34 " "Started  fitting attempt 1 on Sun Jun 22 2003 at 18:53:34" {  } {  } 0 }
{  "Warning" "WTDB_NO_CLOCKS" "" "Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITDB_NODE_MAP_TO_CLK" "clk " "Assuming node clk is an undefined clock" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "clk" "" } } } } }  } 0}  } {  } 0 }
{  "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk memory lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] register cpu:inst\|cpu_du:I3\|acc_c\[3\] 36.23 MHz 27.6 ns Internal " "Clock clk has Internal fmax of 36.23 MHz between source memory lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] and destination register cpu:inst\|cpu_du:I3\|acc_c\[3\] (period= 27.6 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.900 ns + Longest memory register " "+ Longest memory to register delay is 26.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.500 ns) 0.500 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] 1 MEM EC9_C " "1: + IC(0.000 ns) + CELL(0.500 ns) = 0.500 ns; Loc. = EC9_C; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(1.000 ns) 2.600 ns rtl~1732 2 COMB LC4_C22 " "2: + IC(1.100 ns) + CELL(1.000 ns) = 2.600 ns; Loc. = LC4_C22; COMB Node = 'rtl~1732'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "2.100 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] rtl~1732 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 3.700 ns cpu:inst\|cpu_cu:I2\|data_c_x\[0\]~45 3 COMB LC5_C22 " "3: + IC(0.100 ns) + CELL(1.000 ns) = 3.700 ns; Loc. = LC5_C22; COMB Node = 'cpu:inst\|cpu_cu:I2\|data_c_x\[0\]~45'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { rtl~1732 cpu:inst|cpu_cu:I2|data_c_x[0]~45 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 4.800 ns cpu:inst\|cpu_cu:I2\|data_c_x\[0\]~53 4 COMB LC1_C22 " "4: + IC(0.100 ns) + CELL(1.000 ns) = 4.800 ns; Loc. = LC1_C22; COMB Node = 'cpu:inst\|cpu_cu:I2\|data_c_x\[0\]~53'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_cu:I2|data_c_x[0]~45 cpu:inst|cpu_cu:I2|data_c_x[0]~53 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_cu.vhd" 39 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(0.700 ns) 5.900 ns cpu:inst\|cpu_cu:I2\|i~239 5 COMB LC4_C23 " "5: + IC(0.400 ns) + CELL(0.700 ns) = 5.900 ns; Loc. = LC4_C23; COMB Node = 'cpu:inst\|cpu_cu:I2\|i~239'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_cu:I2|data_c_x[0]~53 cpu:inst|cpu_cu:I2|i~239 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.600 ns) 6.500 ns cpu:inst\|cpu_cu:I2\|i~277 6 COMB LC5_C23 " "6: + IC(0.000 ns) + CELL(0.600 ns) = 6.500 ns; Loc. = LC5_C23; COMB Node = 'cpu:inst\|cpu_cu:I2\|i~277'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.600 ns" { cpu:inst|cpu_cu:I2|i~239 cpu:inst|cpu_cu:I2|i~277 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.000 ns) 7.500 ns cpu:inst\|cpu_cu:I2\|i~276 7 COMB LC6_C23 " "7: + IC(0.000 ns) + CELL(1.000 ns) = 7.500 ns; Loc. = LC6_C23; COMB Node = 'cpu:inst\|cpu_cu:I2\|i~276'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.000 ns" { cpu:inst|cpu_cu:I2|i~277 cpu:inst|cpu_cu:I2|i~276 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 8.400 ns cpu:inst\|cpu_cu:I2\|i~244 8 COMB LC2_C23 " "8: + IC(0.100 ns) + CELL(0.800 ns) = 8.400 ns; Loc. = LC2_C23; COMB Node = 'cpu:inst\|cpu_cu:I2\|i~244'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_cu:I2|i~276 cpu:inst|cpu_cu:I2|i~244 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.100 ns) 9.900 ns cpu:inst\|cpu_cu:I2\|i~36 9 COMB LC7_C24 " "9: + IC(0.400 ns) + CELL(1.100 ns) = 9.900 ns; Loc. = LC7_C24; COMB Node = 'cpu:inst\|cpu_cu:I2\|i~36'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { cpu:inst|cpu_cu:I2|i~244 cpu:inst|cpu_cu:I2|i~36 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 10.800 ns cpu:inst\|cpu_oa:I4\|i~840 10 COMB LC1_C24 " "10: + IC(0.100 ns) + CELL(0.800 ns) = 10.800 ns; Loc. = LC1_C24; COMB Node = 'cpu:inst\|cpu_oa:I4\|i~840'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_cu:I2|i~36 cpu:inst|cpu_oa:I4|i~840 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 12.100 ns cpu:inst\|cpu_oa:I4\|data_ix\[1\]~530 11 COMB LC5_B24 " "11: + IC(0.500 ns) + CELL(0.800 ns) = 12.100 ns; Loc. = LC5_B24; COMB Node = 'cpu:inst\|cpu_oa:I4\|data_ix\[1\]~530'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.300 ns" { cpu:inst|cpu_oa:I4|i~840 cpu:inst|cpu_oa:I4|data_ix[1]~530 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 13.000 ns cpu:inst\|cpu_oa:I4\|data_ix\[3\]~48 12 COMB LC7_B24 " "12: + IC(0.100 ns) + CELL(0.800 ns) = 13.000 ns; Loc. = LC7_B24; COMB Node = 'cpu:inst\|cpu_oa:I4\|data_ix\[3\]~48'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_oa:I4|data_ix[1]~530 cpu:inst|cpu_oa:I4|data_ix[3]~48 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.100 ns) 14.200 ns cpu:inst\|cpu_oa:I4\|data_ix\[0\]~97 13 COMB LC1_B24 " "13: + IC(0.100 ns) + CELL(1.100 ns) = 14.200 ns; Loc. = LC1_B24; COMB Node = 'cpu:inst\|cpu_oa:I4\|data_ix\[0\]~97'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.200 ns" { cpu:inst|cpu_oa:I4|data_ix[3]~48 cpu:inst|cpu_oa:I4|data_ix[0]~97 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 15.300 ns cpu:inst\|cpu_oa:I4\|data_ix\[0\]~95 14 COMB LC8_B24 " "14: + IC(0.100 ns) + CELL(1.000 ns) = 15.300 ns; Loc. = LC8_B24; COMB Node = 'cpu:inst\|cpu_oa:I4\|data_ix\[0\]~95'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_oa:I4|data_ix[0]~97 cpu:inst|cpu_oa:I4|data_ix[0]~95 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_oa.vhd" 43 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.400 ns) + CELL(1.000 ns) 16.700 ns cpu:inst\|cpu_du:I3\|data_x\[0\]~84 15 COMB LC6_B23 " "15: + IC(0.400 ns) + CELL(1.000 ns) = 16.700 ns; Loc. = LC6_B23; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[0\]~84'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.400 ns" { cpu:inst|cpu_oa:I4|data_ix[0]~95 cpu:inst|cpu_du:I3|data_x[0]~84 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 31 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 17.800 ns cpu:inst\|cpu_du:I3\|data_x\[0\]~89 16 COMB LC1_B23 " "16: + IC(0.100 ns) + CELL(1.000 ns) = 17.800 ns; Loc. = LC1_B23; COMB Node = 'cpu:inst\|cpu_du:I3\|data_x\[0\]~89'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_du:I3|data_x[0]~84 cpu:inst|cpu_du:I3|data_x[0]~89 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 31 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 19.100 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37 17 COMB LC8_B22 " "17: + IC(0.500 ns) + CELL(0.800 ns) = 19.100 ns; Loc. = LC8_B22; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~37'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.300 ns" { cpu:inst|cpu_du:I3|data_x[0]~89 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 20.000 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29 18 COMB LC2_B22 " "18: + IC(0.100 ns) + CELL(0.800 ns) = 20.000 ns; Loc. = LC2_B22; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~29'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 20.900 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21 19 COMB LC7_B22 " "19: + IC(0.100 ns) + CELL(0.800 ns) = 20.900 ns; Loc. = LC7_B22; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~21'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.800 ns) 22.200 ns cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17 20 COMB LC8_B20 " "20: + IC(0.500 ns) + CELL(0.800 ns) = 22.200 ns; Loc. = LC8_B20; COMB Node = 'cpu:inst\|cpu_du:I3\|lpm_add_sub:add_71\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~17'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.300 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~17 } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\a_csnbuffer.tdf" 25 13 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 23.300 ns cpu:inst\|cpu_du:I3\|Mux_79_rtl_0~0 21 COMB LC4_B20 " "21: + IC(0.100 ns) + CELL(1.000 ns) = 23.300 ns; Loc. = LC4_B20; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_79_rtl_0~0'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~17 cpu:inst|cpu_du:I3|Mux_79_rtl_0~0 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 24.400 ns cpu:inst\|cpu_du:I3\|Mux_79_rtl_0~1 22 COMB LC5_B20 " "22: + IC(0.100 ns) + CELL(1.000 ns) = 24.400 ns; Loc. = LC5_B20; COMB Node = 'cpu:inst\|cpu_du:I3\|Mux_79_rtl_0~1'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_du:I3|Mux_79_rtl_0~0 cpu:inst|cpu_du:I3|Mux_79_rtl_0~1 } "NODE_NAME" } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.800 ns) 25.300 ns cpu:inst\|cpu_du:I3\|acc\[3\]~3290 23 COMB LC7_B20 " "23: + IC(0.100 ns) + CELL(0.800 ns) = 25.300 ns; Loc. = LC7_B20; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[3\]~3290'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.900 ns" { cpu:inst|cpu_du:I3|Mux_79_rtl_0~1 cpu:inst|cpu_du:I3|acc[3]~3290 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(1.000 ns) 26.400 ns cpu:inst\|cpu_du:I3\|acc\[3\]~5680 24 COMB LC3_B20 " "24: + IC(0.100 ns) + CELL(1.000 ns) = 26.400 ns; Loc. = LC3_B20; COMB Node = 'cpu:inst\|cpu_du:I3\|acc\[3\]~5680'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.100 ns" { cpu:inst|cpu_du:I3|acc[3]~3290 cpu:inst|cpu_du:I3|acc[3]~5680 } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 29 -1 0 } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.100 ns) + CELL(0.400 ns) 26.900 ns cpu:inst\|cpu_du:I3\|acc_c\[3\] 25 REG LC6_B20 " "25: + IC(0.100 ns) + CELL(0.400 ns) = 26.900 ns; Loc. = LC6_B20; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[3\]'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.500 ns" { cpu:inst|cpu_du:I3|acc[3]~5680 cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "21.600 ns " "Total cell delay = 21.600 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.300 ns " "Total interconnect delay = 5.300 ns" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "26.900 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] rtl~1732 cpu:inst|cpu_cu:I2|data_c_x[0]~45 cpu:inst|cpu_cu:I2|data_c_x[0]~53 cpu:inst|cpu_cu:I2|i~239 cpu:inst|cpu_cu:I2|i~277 cpu:inst|cpu_cu:I2|i~276 cpu:inst|cpu_cu:I2|i~244 cpu:inst|cpu_cu:I2|i~36 cpu:inst|cpu_oa:I4|i~840 cpu:inst|cpu_oa:I4|data_ix[1]~530 cpu:inst|cpu_oa:I4|data_ix[3]~48 cpu:inst|cpu_oa:I4|data_ix[0]~97 cpu:inst|cpu_oa:I4|data_ix[0]~95 cpu:inst|cpu_du:I3|data_x[0]~84 cpu:inst|cpu_du:I3|data_x[0]~89 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~17 cpu:inst|cpu_du:I3|Mux_79_rtl_0~0 cpu:inst|cpu_du:I3|Mux_79_rtl_0~1 cpu:inst|cpu_du:I3|acc[3]~3290 cpu:inst|cpu_du:I3|acc[3]~5680 cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "- Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 1.500 ns + Shortest register " "+ Shortest clock path from clock clk to destination register is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK Pin_39 " "1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns cpu:inst\|cpu_du:I3\|acc_c\[3\] 2 REG LC6_B20 " "2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = LC6_B20; REG Node = 'cpu:inst\|cpu_du:I3\|acc_c\[3\]'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.200 ns" { clk cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns " "Total cell delay = 1.300 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns " "Total interconnect delay = 0.200 ns" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 1.500 ns - Longest memory " "- Longest clock path from clock clk to source memory is 1.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 1.300 ns clk 1 CLK Pin_39 " "1: + IC(0.000 ns) + CELL(1.300 ns) = 1.300 ns; Loc. = Pin_39; CLK Node = 'clk'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "" { clk } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" "" "" { Schematic "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\cpu4bit.bdf" { { { 168 -232 -64 184 "clk" "" } } } } }  } 0} { "Info" "ITDB_NODE_DELAY" "IC(0.200 ns) + CELL(0.000 ns) 1.500 ns lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\] 2 MEM EC9_C " "2: + IC(0.200 ns) + CELL(0.000 ns) = 1.500 ns; Loc. = EC9_C; MEM Node = 'lpm_rom0:inst1\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[6\]'" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "0.200 ns" { clk lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } } { "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.300 ns " "Total cell delay = 1.300 ns" {  } {  } 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.200 ns " "Total interconnect delay = 0.200 ns" {  } {  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } }  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } }  } 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.300 ns + " "+ Micro clock to output delay of source is 0.300 ns" {  } { { "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" "" "" { Text "C:\\quartus\\libraries\\megafunctions\\altrom.tdf" 82 2 0 } }  } 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.400 ns + " "+ Micro setup delay of destination is 0.400 ns" {  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" "" "" { Text "C:\\CpuGen\\Applications\\Cpu4Bit\\cpu_du.vhd" 56 -1 0 } }  } 0}  } { { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "26.900 ns" { lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] rtl~1732 cpu:inst|cpu_cu:I2|data_c_x[0]~45 cpu:inst|cpu_cu:I2|data_c_x[0]~53 cpu:inst|cpu_cu:I2|i~239 cpu:inst|cpu_cu:I2|i~277 cpu:inst|cpu_cu:I2|i~276 cpu:inst|cpu_cu:I2|i~244 cpu:inst|cpu_cu:I2|i~36 cpu:inst|cpu_oa:I4|i~840 cpu:inst|cpu_oa:I4|data_ix[1]~530 cpu:inst|cpu_oa:I4|data_ix[3]~48 cpu:inst|cpu_oa:I4|data_ix[0]~97 cpu:inst|cpu_oa:I4|data_ix[0]~95 cpu:inst|cpu_du:I3|data_x[0]~84 cpu:inst|cpu_du:I3|data_x[0]~89 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~37 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~29 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~21 cpu:inst|cpu_du:I3|lpm_add_sub:add_71|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~17 cpu:inst|cpu_du:I3|Mux_79_rtl_0~0 cpu:inst|cpu_du:I3|Mux_79_rtl_0~1 cpu:inst|cpu_du:I3|acc[3]~3290 cpu:inst|cpu_du:I3|acc[3]~5680 cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out cpu:inst|cpu_du:I3|acc_c[3] } "NODE_NAME" } } } { "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" "" "" { Report "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit_P1000_V1_cmp.qrpt" Compiler "cpu4bit" "P1000" "V1" "C:\\CpuGen\\Applications\\Cpu4Bit\\Altera\\db\\cpu4bit.quartus_db" { Floorplan "" "" "1.500 ns" { clk clk~out lpm_rom0:inst1|lpm_rom:lpm_rom_component|altrom:srom|q[6] } "NODE_NAME" } } }  } 0 }
{  "Info" "IBASEO_DONE_VHO_SDO_GENERATION" "cpu4bit simulation " "Generated files cpu4bit.vho and cpu4bit_vhd.sdo for simulation EDA tool" {  } {  } 0 }
{  "Info" "IDBC_ERROR_COUNT" "0 5 s s Full compilation cpu4bit successful was " "Design cpu4bit: Full compilation was successful. 0 errors, 5 warnings" {  } {  } 2 }
