	 pln0338
	 compiled:  Sep 19 2024  10:03:23

    pin_c
Flags :
Params :
	--assign_unconstrained_pins	in_define_order
	--blif	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif
	--clk_map	I_DELAY_primitive_inst.temp_file_clkmap
	--csv	/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
	--edits	/nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/config.json
	--output	I_DELAY_primitive_inst_pin_loc.place
	--read_repack	/nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml
	--write_repack	I_DELAY_primitive_inst_repack_constraints.xml

********************************


********************************


  === pin_c options ===
        xml_name (--xml) : 
        csv_name (--csv) : /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       user_pcf_ (--pcf) : 
      blif_name (--blif) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif
 json_name (--port_info) : 
    edits_file (--edits) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/config.json
    output_name (--output) : I_DELAY_primitive_inst_pin_loc.place
	 assign_method= in_define_order

... reading /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif

____ BEGIN pinc_check_blif:  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif

  (blif_file)   #inputs= 13  #outputs= 24  topModel= fabric_I_DELAY_primitive_inst

>>>>> checking BLIF /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif  ...


=====   passed: YES
-----   topModel: fabric_I_DELAY_primitive_inst
-----       file: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif
-----    #inputs= 13
-----   #outputs= 24
-----      #LUTs= 1
-----      #LUT1= 0
-----      #LUT5= 0
-----      #LUT6= 0
-----       #FFs= 1
-----    #I_BUFs= 0
-----    #O_BUFs= 0
-----  #CLK_BUFs= 0
-----  #I_SERDES= 0
-----    #DSP19X= 0
-----     #DSP38= 0
-----   PinGraph: 
=====   passed: YES

=====  BLIF is OK.

           pinc_check_blif STATUS = PASS

------ END pinc_check_blif:  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif

  (blif_file)   #inputs= 13  #outputs= 24  topModel= fabric_I_DELAY_primitive_inst

pin_c: finished read_blif().  #inputs= 13  #outputs= 24

DONE read_design_ports()  #udes_inputs= 13  #udes_outputs= 24


read_PT_CSV() __ Reading csv
  cvs_name= /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
pin_c CsvReader::read_csv( /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv )  num_udes_pins= 37
pin_c CSV:  #rows= 5270   #colums= 76
  #RX_cols= 17  #TX_cols= 17  #GPIO_cols= 1

initRows:  num_rows= 5270  num_cols= 76  start_GBOX_GPIO_row_= 367


	  ***  pin_c  read_PT_CSV  SUCCEEDED  ***


	  has_edits_ : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/config.json

translatePinNames() @ (auto-PCF)

DONE translatePinNames() @ (auto-PCF)
     number of translated pins = 7

 ---- dumping user_design_inputs_ after translation (13) --
  inp-0  CLK_IN
  inp-1  DLY_ADJ
  inp-2  DLY_INCDEC
  inp-3  DLY_LOAD
  inp-4  in
  inp-5  reset
  inp-6  $ifab_$obuf_DLY_TAP_VALUE[0]
  inp-7  $ifab_$obuf_DLY_TAP_VALUE[1]
  inp-8  $ifab_$obuf_DLY_TAP_VALUE[2]
  inp-9  $ifab_$obuf_DLY_TAP_VALUE[3]
  inp-10  $ifab_$obuf_DLY_TAP_VALUE[4]
  inp-11  $ifab_$obuf_DLY_TAP_VALUE[5]
  inp-12  dff
 ----
 ---- dumping user_design_outputs_ after translation (24) --
  out-0  $auto_440
  out-1  $auto_441
  out-2  $auto_442
  out-3  $auto_443
  out-4  $auto_444
  out-5  $auto_445
  out-6  $auto_446
  out-7  $auto_447
  out-8  $auto_448
  out-9  $auto_449
  out-10  $auto_450
  out-11  $auto_451
  out-12  $auto_452
  out-13  $auto_453
  out-14  $f2g_trx_dly_adj_$ibuf_DLY_ADJ
  out-15  $f2g_trx_dly_inc_$ibuf_DLY_INCDEC
  out-16  $f2g_trx_dly_ld_$ibuf_DLY_LOAD
  out-17  $f2g_tx_out_$obuf_DLY_TAP_VALUE[0]
  out-18  $f2g_tx_out_$obuf_DLY_TAP_VALUE[1]
  out-19  $f2g_tx_out_$obuf_DLY_TAP_VALUE[2]
  out-20  $f2g_tx_out_$obuf_DLY_TAP_VALUE[3]
  out-21  $f2g_tx_out_$obuf_DLY_TAP_VALUE[4]
  out-22  $f2g_tx_out_$obuf_DLY_TAP_VALUE[5]
  out-23  dff
 ----

  [CRITICAL_WARNING]  pin 'dff' is both input and output (after NL-edits).


create_temp_pcf() : 128755.temp_pcf.pcf

--- writing pcf inputs (13)

--- writing pcf outputs (24)

pin_c: reading .pcf from 128755.temp_pcf.pcf

PcfReader::read_pcf_file( 128755.temp_pcf.pcf )
pin_c PCF:  num_pcf_commands= 37  num_internal_pins= 0

	  ***  pin_c  read_PCF  SUCCEEDED  ***
translatePinNames() @ (finalize_edits)

DONE translatePinNames() @ (finalize_edits)
     number of translated pins = 7
PCF command translation:  #input translations= 8  #output translations= 0
total number of translated PCF commands = 8

pin_c: writing .place output file: I_DELAY_primitive_inst_pin_loc.place

written 37 pins to I_DELAY_primitive_inst_pin_loc.place
  min_pt_row= 13  max_pt_row= 60
pin_c:  write_clocks_logical_to_physical()..
pin_c:  current directory= /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement

clock mapping:  # user-design clocks = 1  # device clocks = 1pin_c:  written OK: I_DELAY_primitive_inst_repack_constraints.xml
full path: /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/impl_1_1_1/placement/I_DELAY_primitive_inst_repack_constraints.xml
input was: /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml
pin_c:  removed clock-map file: I_DELAY_primitive_inst.temp_file_clkmap
PinPlacer::map_clocks() returns OK

pin_c done:  read_and_write() succeeded.  map_clk_status= 1

======== pin_c stats:
 --> got 13 inputs and 24 outputs

 ---- inputs(13): ---- 
  I  $clk_buf_$ibuf_CLK_IN   trans-->  $clk_buf_$ibuf_CLK_IN   placed at (51 44 _23)  device: BOOT_PWM2_GPIO_12  pt_row: 59  Fullchip_N: fpga_pad_c[12]
  I  $ibuf_DLY_ADJ   trans-->  $ibuf_DLY_ADJ   placed at (51 44 _22)  device: BOOT_PWM3_GPIO_13  pt_row: 60  Fullchip_N: fpga_pad_c[13]
  I  $ibuf_DLY_INCDEC   trans-->  $ibuf_DLY_INCDEC   placed at (51 44 _21)  device: BOOT_UART_CTS_GPIO_14  pt_row: 61  Fullchip_N: fpga_pad_c[14]
  I  $ibuf_DLY_LOAD   trans-->  $ibuf_DLY_LOAD   placed at (51 44 _20)  device: BOOT_UART_RTS_GPIO_15  pt_row: 62  Fullchip_N: fpga_pad_c[15]
  I  $ibuf_in   trans-->  $ibuf_in   placed at (48 44 _23)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 47  Fullchip_N: fpga_pad_c[0]
  I  $ibuf_reset   trans-->  $ibuf_reset   placed at (48 44 _22)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 48  Fullchip_N: fpga_pad_c[1]
  I  $ifab_$obuf_DLY_TAP_VALUE[0]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[0]   placed at (48 44 _21)  device: BOOT_UART_TX_GPIO_2  pt_row: 49  Fullchip_N: fpga_pad_c[2]
  I  $ifab_$obuf_DLY_TAP_VALUE[1]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[1]   placed at (48 44 _20)  device: BOOT_UART_RX_GPIO_3  pt_row: 50  Fullchip_N: fpga_pad_c[3]
  I  $ifab_$obuf_DLY_TAP_VALUE[2]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[2]   placed at (48 44 _19)  device: BOOT_SPI_CS_GPIO_4  pt_row: 51  Fullchip_N: fpga_pad_c[4]
  I  $ifab_$obuf_DLY_TAP_VALUE[3]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[3]   placed at (48 44 _18)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 52  Fullchip_N: fpga_pad_c[5]
  I  $ifab_$obuf_DLY_TAP_VALUE[4]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[4]   placed at (48 44 _17)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 53  Fullchip_N: fpga_pad_c[6]
  I  $ifab_$obuf_DLY_TAP_VALUE[5]   trans-->  $ifab_$obuf_DLY_TAP_VALUE[5]   placed at (48 44 _16)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 54  Fullchip_N: fpga_pad_c[7]
  I  $obuf_O   trans-->  $obuf_O   placed at (48 44 _15)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 55  Fullchip_N: fpga_pad_c[8]

 ---- outputs(24): ---- 
  O  $auto_440   trans-->  $auto_440   placed at (49 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 15  Fullchip_N: fpga_pad_i[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $auto_441   trans-->  $auto_441   placed at (49 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 16  Fullchip_N: fpga_pad_i[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $auto_442   trans-->  $auto_442   placed at (49 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 17  Fullchip_N: fpga_pad_i[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $auto_443   trans-->  $auto_443   placed at (49 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 18  Fullchip_N: fpga_pad_i[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $auto_444   trans-->  $auto_444   placed at (49 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 19  Fullchip_N: fpga_pad_i[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $auto_445   trans-->  $auto_445   placed at (49 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 20  Fullchip_N: fpga_pad_i[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  $auto_446   trans-->  $auto_446   placed at (49 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 21  Fullchip_N: fpga_pad_i[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  $auto_447   trans-->  $auto_447   placed at (49 44 _64)  device: BOOT_SPI_DQ2_GPIO_7  pt_row: 22  Fullchip_N: fpga_pad_i[7]  CustomerInternal_BU: SOC_GPIO7_O
  O  $auto_448   trans-->  $auto_448   placed at (49 44 _63)  device: BOOT_SPI_DQ3_GPIO_8  pt_row: 23  Fullchip_N: fpga_pad_i[8]  CustomerInternal_BU: SOC_GPIO16_O
  O  $auto_449   trans-->  $auto_449   placed at (49 44 _62)  device: BOOT_I2C_SDA_GPIO_9  pt_row: 24  Fullchip_N: fpga_pad_i[9]  CustomerInternal_BU: SOC_GPIO17_O
  O  $auto_450   trans-->  $auto_450   placed at (49 44 _61)  device: BOOT_PWM0_GPIO_10  pt_row: 25  Fullchip_N: fpga_pad_i[10]  CustomerInternal_BU: SOC_GPIO18_O
  O  $auto_451   trans-->  $auto_451   placed at (49 44 _60)  device: BOOT_PWM1_GPIO_11  pt_row: 26  Fullchip_N: fpga_pad_i[11]  CustomerInternal_BU: SOC_GPIO19_O
  O  $auto_452   trans-->  $auto_452   placed at (49 44 _59)  device: BOOT_PWM2_GPIO_12  pt_row: 27  Fullchip_N: fpga_pad_i[12]  CustomerInternal_BU: SOC_GPIO20_O
  O  $auto_453   trans-->  $auto_453   placed at (49 44 _58)  device: BOOT_PWM3_GPIO_13  pt_row: 28  Fullchip_N: fpga_pad_i[13]  CustomerInternal_BU: SOC_GPIO21_O
  O  $f2g_trx_dly_adj_$ibuf_DLY_ADJ   trans-->  $f2g_trx_dly_adj_$ibuf_DLY_ADJ   placed at (49 44 _57)  device: BOOT_UART_CTS_GPIO_14  pt_row: 29  Fullchip_N: fpga_pad_i[14]  CustomerInternal_BU: SOC_GPIO22_O
  O  $f2g_trx_dly_inc_$ibuf_DLY_INCDEC   trans-->  $f2g_trx_dly_inc_$ibuf_DLY_INCDEC   placed at (49 44 _56)  device: BOOT_UART_RTS_GPIO_15  pt_row: 30  Fullchip_N: fpga_pad_i[15]  CustomerInternal_BU: SOC_GPIO23_O
  O  $f2g_trx_dly_ld_$ibuf_DLY_LOAD   trans-->  $f2g_trx_dly_ld_$ibuf_DLY_LOAD   placed at (51 44 _71)  device: BOOT_CONFIG_DONE_GPIO_0  pt_row: 31  Fullchip_N: fpga_pad_oen[0]  CustomerInternal_BU: SOC_GPIO0_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[0]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[0]   placed at (51 44 _70)  device: BOOT_CONFIG_ERROR_GPIO_1  pt_row: 32  Fullchip_N: fpga_pad_oen[1]  CustomerInternal_BU: SOC_GPIO1_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[1]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[1]   placed at (51 44 _69)  device: BOOT_UART_TX_GPIO_2  pt_row: 33  Fullchip_N: fpga_pad_oen[2]  CustomerInternal_BU: SOC_GPIO2_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[2]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[2]   placed at (51 44 _68)  device: BOOT_UART_RX_GPIO_3  pt_row: 34  Fullchip_N: fpga_pad_oen[3]  CustomerInternal_BU: SOC_GPIO3_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[3]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[3]   placed at (51 44 _67)  device: BOOT_SPI_CS_GPIO_4  pt_row: 35  Fullchip_N: fpga_pad_oen[4]  CustomerInternal_BU: SOC_GPIO4_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[4]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[4]   placed at (51 44 _66)  device: BOOT_SPI_MOSI_DQ0_GPIO_5  pt_row: 36  Fullchip_N: fpga_pad_oen[5]  CustomerInternal_BU: SOC_GPIO5_O
  O  $f2g_tx_out_$obuf_DLY_TAP_VALUE[5]   trans-->  $f2g_tx_out_$obuf_DLY_TAP_VALUE[5]   placed at (51 44 _65)  device: BOOT_SPI_MISO_DQ1_GPIO_6  pt_row: 37  Fullchip_N: fpga_pad_oen[6]  CustomerInternal_BU: SOC_GPIO6_O
  O  dff   trans-->  dff 

 <----- pin_c got 13 inputs and 24 outputs
 <-- pin_c placed 14 inputs and 23 outputs
  min_pt_row= 15  max_pt_row= 62

ROW-RECORD stats ( numRows= 5270 )
              No_dir : 710
           Input_dir : 1992
          Output_dir : 1320
         HasBoth_dir : 840
      AllEnabled_dir : 408
        #AXI = 0
       #GPIO = 50
  #GBOX_GPIO = 4840
   #inp_colm A2F = 1815
   #out_colm F2A = 3355
======== end pin_c stats.

======== pin_c summary:
   Pin Table csv :  /nfs_eda_sw/softwares/Raptor/instl_dir/09_19_2024_09_15_02/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv
       BLIF file :  /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/fabric_I_DELAY_primitive_inst_post_synth.eblif
        total design inputs: 13   placed design inputs: 14
       total design outputs: 24   placed design outputs: 23
     pin_c output :  I_DELAY_primitive_inst_pin_loc.place
     auto-PCF : TRUE
     has edits (config.json) : /nfs_scratch/scratch/CompilerValidation/zaheer_ahmad/os_fpga2/Validation/RTL_testcases/RS_FPGA_PRIMITIVES_new/I_DELAY_primitive_inst/I_DELAY_primitive_inst/run_1/synth_1_1/synthesis/config.json
                clk_map_file : I_DELAY_primitive_inst.temp_file_clkmap
           check BLIF status : PASS
  pinc_trace verbosity= 3

  [Error] NOTE CRITICAL_WARNINGs (1)

======== end pin_c summary.

deal_pinc() succeeded.

