# Generated 05/12/2024 GMT

# Copyright Â© 2024, Microchip Technology Inc. and its subsidiaries ("Microchip")
# All rights reserved.
# 
# This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
# 
# Redistribution and use in source and binary forms, with or without modification, are
# permitted provided that the following conditions are met:
# 
#     1. Redistributions of source code must retain the above copyright notice, this list of
#        conditions and the following disclaimer.
# 
#     2. Redistributions in binary form must reproduce the above copyright notice, this list
#        of conditions and the following disclaimer in the documentation and/or other
#        materials provided with the distribution. Publication is not required when
#        this file is used in an embedded application.
# 
#     3. Microchip's name may not be used to endorse or promote products derived from this
#        software without specific prior written permission.
# 
# THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
# INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
# PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
# INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
# PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
# INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
# LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
# THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.

#	PICC-18.INI
#	This file defines the memory sizes and organization
#	of a PIC18 device
#
#	Fields used are:
#
#	MAKE=<Name_of_manufacturer>
#			Identifies the manufacturer of this part.
#	ARCH=<processor_architecture>
#			PIC18 corresponds to the PIC18 architecture.
#	PROCID=<id>
#			Microchip processor identifier. This corresponds
#			to the processor field in Microchip COFF output.
#	ROMSIZE=<size_of_rom>
#			Size of program memory (bytes) in hex
#	RAMSIZE=<size_of_ram>
#			Size of data RAM (bytes) in hex
#	GPRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used as GPRs, each range must be
#			be wholly located within a bank
#	SFRBANKS=<range_start>-<range_end>,...
#			Specifies regions of banked memory used for SFRs
#	COMMON=<range_start>-<range_end>
#			Specifies an area of GPRs that is mirrored in all banks.
#	SFRCOMMON=<range_start>-<range_end>
#			Specifies an area of SFRs that is mirrored in all banks.
#	ICD2RAM=<range_start>-<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-ICD2
#	ICD2ROM=<range_start>-<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-ICD2
#	CFGMEM=<range_start>-<range_end>
#			The region in memory in which the configuration bits are programmed.
#	USERIDMEM=<range_start>-<range_end>
#			The region in memory in which the user ids are programmed.
#	DEVIDMEM=<range_start>-<range_end>
#			The region in memory in which the device id is located.
#	REVIDMEM=<range_start>-<range_end>
#			The region in memory in which the revision id is located.
#	DIAMEM=<range_start>-<range_end>
#			The region in memory in which the Device Information Area (DIA) is located.
#	DCIMEM=<range_start>-<range_end>
#			The region in memory in which the Device Configuration Information (DCI) is located.
#	REALICE ranges apply to both the MPLAB REALICE and ICD3
#	They must include sufficient resources for both hardware and software
#   breakpoints where applicable
#	REALICEROM=<range_start>,<range_end>
#			Specifies an area of ROM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	REALICERAM=<range_start>,<range_end>
#			Specifies an area of RAM that is used by
#			MPLAB-REALICE and MPLAB-ICD3
#	EXTMEM=<range_start>-<range-end>
#			Defines the address range of the external memory interface
#			for those chips which have one.
#	EEPROM=<range_start>,<range_end>
#			The addressable region of memory which contains EEPROM
#	FLASH_EW=<erase_size,write_size>
#			Defines the block erase size (bytes) of flash erase operations,
#			and the buffered write size (bytes) of flash write operations.
#	ERRATA=<bug1,bug2,bug3...>
#			List the default errata conditions to apply to this device
#			Handled errata types are:
#			4000 - Program mem accesses/jumps across 4000h address boundary
#			LFSR - Broken LFSR instruction
#			DAW - Broken DAW instruction
#			MINUS40 - Program memory reads at -40.C
#			EEPROMRD - Read EEDAT in immeadiate instruction after RD set
#			EEPROMADR - Don't set RD bit immediately after loading EEADR
#			EEPROMLVD - LVD must stabilise before writing EEPROM
#			FLASHLVD - LVD must stabilise before writing Flash
#			RESET - Needs NOP at Reset vector
#			FASTINTS - Fast interrupt shadow registers corruption
#			BSR15 - Flag problems when BSR holds value 15
#			TBLWTINT - clear interrupt registers before tblwt instruction
#			FW4000 - flash write exe must act on opposite side of 4000h boundary.
#			RESETRAM - RAM content can be corrupted during asynchronous reset
#			FETCH - Instruction fetches can be corrupted. FFFF after TBLRD, RETxx,
#				 at destination of GOTO/CALL instructions and at ISR vector addresses.
#	STACKDEPTH=<limit>
#			This is used set the maximum stack level depth for a processor. If not specified,
#			the default setting will be 31.
#	PLIB=[0|1]
#			Whether the peripheral library is supported for this device.
#   PCBITS=<number of bits>
#           How many implemented bits are there in the PC?
#   EEADRBITS=<number of bits)
#           How many bits are available to address EEPROM, if any.
#   BSTBITS=<number of bits>
#           How many bits are avalable in BSR for bank selection.
#	IVTBASE=<IVTBASEL address>,<IVTBASEL reset>,<IVTBASEH address>,<IVTBASEH reset>,<IVTBASEU address>,<IVTBASEU reset>
#			If the device has can have an interrupt vector table, this will describe the address and reset value of the
#			IVTBASE registers.  All values are in unqualified hexadecimal.
#	INTSTAT=<address>,<high-priority bit>,<low-priority bit>
#			If the device has can have an interrupt vector table, this will describe the location of the
#			INTCON1<INTSTAT> bits.  The first value is the address of the INTCON1 register in unqualified hexadecimal.
#			The remaining values are the positions of the bits that indicate which interrupt priority-levels are active.
#	INTSRC=<name>,<irq number>,<description>
#			If the device has can have an interrupt vector table, then each interrupt source will be described by one
#			of these fields.  The IRQ number is in decimal.
#	IVTENABLE=<config_setting>,<value>
#			If the device can have an interrupt vector table, then what is the configuration programming required
#			to enable it?
#	VOLSFRS=<range_start>-<range_end>,...
#			Instructions generated by the compiler that access SFRs in the given memory
#			ranges will won't be optimized by the assembly optimizer
#	SFR=<name>,<address>,<bit-width>
#			Describes a SFR of the device.  The address is in hexadecimal, and the bit-width decimal.
#			SFRs are sorted in order of address, and then by bit-width in descending order.  If an SFR duplicates
#			an address, then that SFR is an alias of the first with that address.  An SFR that has a bit-width
#			greater than the next, but the next also shares the same address, then that SFR is a joined SFR
#			of those that follow, but limited by its bit-width.
#	SFRFLD=<name>,<address>,<bit-position>,<bit-width>
#			Describes a SFR bit-fieldof the device.  The address is in hexadecimal, and the bit-width and
#			bit-position are decimal. SFRFLDs are sorted in order of address.
#	CFGPROG=<num_regs>,<delta>,<alignment>
#	USERIDPROG=<num_regs>,<delta>,<alignment>
#			These describe the programming characteristics of configuration and user id memory.
#			Where,
#			<num_regs> = the number of registers (equivalent to a CWORD in CFGDATA files) per programming unit.
#			<delta> = the address delta between contiguous registers, i.e. the addresses of a CWORD.
#			<alignment> = the address alignment of programming units, where the address is that of the first CWORD
#							in the programming unit.
#

[18F23K22]
ARCH=PIC18
BSRBITS=0x4
CFGMEM=300000-30000D
CFGPROG=2,1,2
COMMON=00-5F
DEVIDMEM=3FFFFE-3FFFFF
EEADRBITS=0x8
EEPROM=F00000-F000FF
FAMILY=18f2xk22
FLASH_EW=40,40
GPRBANKS=060-0FF,100-1FF
MAKE=MICROCHIP
PCBITS=0x15
PLIB=1
PROCID=D322
RAMSIZE=200
REALICERAM=FFD-FFF
ROMSIZE=2000
SFR=ANSELA,F38,8
SFR=ANSELB,F39,8
SFR=ANSELC,F3A,8
SFR=PMD2,F3D,8
SFR=PMD1,F3E,8
SFR=PMD0,F3F,8
SFR=VREFCON2,F40,8
SFR=DACCON1,F40,8
SFR=VREFCON1,F41,8
SFR=DACCON0,F41,8
SFR=VREFCON0,F42,8
SFR=FVRCON,F42,8
SFR=CTMUICON,F43,8
SFR=CTMUICONH,F43,8
SFR=CTMUCONL,F44,8
SFR=CTMUCON1,F44,8
SFR=CTMUCONH,F45,8
SFR=CTMUCON0,F45,8
SFR=SRCON1,F46,8
SFR=SRCON0,F47,8
SFR=CCPTMRS1,F48,8
SFR=CCPTMRS0,F49,8
SFR=T6CON,F4A,8
SFR=PR6,F4B,8
SFR=TMR6,F4C,8
SFR=T5GCON,F4D,8
SFR=T5CON,F4E,8
SFR=TMR5,F4F,16
SFR=TMR5L,F4F,8
SFR=TMR5H,F50,8
SFR=T4CON,F51,8
SFR=PR4,F52,8
SFR=TMR4,F53,8
SFR=CCP5CON,F54,8
SFR=CCPR5,F55,16
SFR=CCPR5L,F55,8
SFR=CCPR5H,F56,8
SFR=CCP4CON,F57,8
SFR=CCPR4,F58,16
SFR=CCPR4L,F58,8
SFR=CCPR4H,F59,8
SFR=PSTR3CON,F5A,8
SFR=ECCP3AS,F5B,8
SFR=CCP3AS,F5B,8
SFR=PWM3CON,F5C,8
SFR=CCP3CON,F5D,8
SFR=CCPR3,F5E,16
SFR=CCPR3L,F5E,8
SFR=CCPR3H,F5F,8
SFR=SLRCON,F60,8
SFR=WPUB,F61,8
SFR=IOCB,F62,8
SFR=PSTR2CON,F63,8
SFR=ECCP2AS,F64,8
SFR=CCP2AS,F64,8
SFR=PWM2CON,F65,8
SFR=CCP2CON,F66,8
SFR=CCPR2,F67,16
SFR=CCPR2L,F67,8
SFR=CCPR2H,F68,8
SFR=SSP2CON3,F69,8
SFR=SSP2MSK,F6A,8
SFR=SSP2CON2,F6B,8
SFR=SSP2CON1,F6C,8
SFR=SSP2STAT,F6D,8
SFR=SSP2ADD,F6E,8
SFR=SSP2BUF,F6F,8
SFR=BAUDCON2,F70,8
SFR=BAUD2CON,F70,8
SFR=RCSTA2,F71,8
SFR=RC2STA,F71,8
SFR=TXSTA2,F72,8
SFR=TX2STA,F72,8
SFR=TXREG2,F73,8
SFR=TX2REG,F73,8
SFR=RCREG2,F74,8
SFR=RC2REG,F74,8
SFR=SPBRG2,F75,8
SFR=SP2BRG,F75,8
SFR=SPBRGH2,F76,8
SFR=SP2BRGH,F76,8
SFR=CM2CON1,F77,8
SFR=CM12CON,F77,8
SFR=CM2CON0,F78,8
SFR=CM2CON,F78,8
SFR=CM1CON0,F79,8
SFR=CM1CON,F79,8
SFR=PIE4,F7A,8
SFR=PIR4,F7B,8
SFR=IPR4,F7C,8
SFR=PIE5,F7D,8
SFR=PIR5,F7E,8
SFR=IPR5,F7F,8
SFR=PORTA,F80,8
SFR=PORTB,F81,8
SFR=PORTC,F82,8
SFR=PORTE,F84,8
SFR=LATA,F89,8
SFR=LATB,F8A,8
SFR=LATC,F8B,8
SFR=TRISA,F92,8
SFR=DDRA,F92,8
SFR=TRISB,F93,8
SFR=DDRB,F93,8
SFR=TRISC,F94,8
SFR=DDRC,F94,8
SFR=TRISE,F96,8
SFR=OSCTUNE,F9B,8
SFR=HLVDCON,F9C,8
SFR=LVDCON,F9C,8
SFR=PIE1,F9D,8
SFR=PIR1,F9E,8
SFR=IPR1,F9F,8
SFR=PIE2,FA0,8
SFR=PIR2,FA1,8
SFR=IPR2,FA2,8
SFR=PIE3,FA3,8
SFR=PIR3,FA4,8
SFR=IPR3,FA5,8
SFR=EECON1,FA6,8
SFR=EECON2,FA7,8
SFR=EEDATA,FA8,8
SFR=EEADR,FA9,8
SFR=RCSTA1,FAB,8
SFR=RCSTA,FAB,8
SFR=RC1STA,FAB,8
SFR=TXSTA1,FAC,8
SFR=TXSTA,FAC,8
SFR=TX1STA,FAC,8
SFR=TXREG1,FAD,8
SFR=TXREG,FAD,8
SFR=TX1REG,FAD,8
SFR=RCREG1,FAE,8
SFR=RCREG,FAE,8
SFR=RC1REG,FAE,8
SFR=SPBRG1,FAF,8
SFR=SPBRG,FAF,8
SFR=SP1BRG,FAF,8
SFR=SPBRGH1,FB0,8
SFR=SPBRGH,FB0,8
SFR=SP1BRGH,FB0,8
SFR=T3CON,FB1,8
SFR=TMR3,FB2,16
SFR=TMR3L,FB2,8
SFR=TMR3H,FB3,8
SFR=T3GCON,FB4,8
SFR=ECCP1AS,FB6,8
SFR=ECCPAS,FB6,8
SFR=PWM1CON,FB7,8
SFR=PWMCON,FB7,8
SFR=BAUDCON1,FB8,8
SFR=BAUDCON,FB8,8
SFR=BAUDCTL,FB8,8
SFR=BAUD1CON,FB8,8
SFR=PSTR1CON,FB9,8
SFR=PSTRCON,FB9,8
SFR=T2CON,FBA,8
SFR=PR2,FBB,8
SFR=TMR2,FBC,8
SFR=CCP1CON,FBD,8
SFR=CCPR1,FBE,16
SFR=CCPR1L,FBE,8
SFR=CCPR1H,FBF,8
SFR=ADCON2,FC0,8
SFR=ADCON1,FC1,8
SFR=ADCON0,FC2,8
SFR=ADRES,FC3,16
SFR=ADRESL,FC3,8
SFR=ADRESH,FC4,8
SFR=SSP1CON2,FC5,8
SFR=SSPCON2,FC5,8
SFR=SSP1CON1,FC6,8
SFR=SSPCON1,FC6,8
SFR=SSP1STAT,FC7,8
SFR=SSPSTAT,FC7,8
SFR=SSP1ADD,FC8,8
SFR=SSPADD,FC8,8
SFR=SSP1BUF,FC9,8
SFR=SSPBUF,FC9,8
SFR=SSP1MSK,FCA,8
SFR=SSPMSK,FCA,8
SFR=SSP1CON3,FCB,8
SFR=SSPCON3,FCB,8
SFR=T1GCON,FCC,8
SFR=T1CON,FCD,8
SFR=TMR1,FCE,16
SFR=TMR1L,FCE,8
SFR=TMR1H,FCF,8
SFR=RCON,FD0,8
SFR=WDTCON,FD1,8
SFR=OSCCON2,FD2,8
SFR=OSCCON,FD3,8
SFR=T0CON,FD5,8
SFR=TMR0,FD6,16
SFR=TMR0L,FD6,8
SFR=TMR0H,FD7,8
SFR=STATUS,FD8,8
SFR=FSR2,FD9,16
SFR=FSR2L,FD9,8
SFR=FSR2H,FDA,8
SFR=PLUSW2,FDB,8
SFR=PREINC2,FDC,8
SFR=POSTDEC2,FDD,8
SFR=POSTINC2,FDE,8
SFR=INDF2,FDF,8
SFR=BSR,FE0,8
SFR=FSR1,FE1,16
SFR=FSR1L,FE1,8
SFR=FSR1H,FE2,8
SFR=PLUSW1,FE3,8
SFR=PREINC1,FE4,8
SFR=POSTDEC1,FE5,8
SFR=POSTINC1,FE6,8
SFR=INDF1,FE7,8
SFR=WREG,FE8,8
SFR=W,FE8,8
SFR=FSR0,FE9,16
SFR=FSR0L,FE9,8
SFR=FSR0H,FEA,8
SFR=PLUSW0,FEB,8
SFR=PREINC0,FEC,8
SFR=POSTDEC0,FED,8
SFR=POSTINC0,FEE,8
SFR=INDF0,FEF,8
SFR=INTCON3,FF0,8
SFR=INTCON2,FF1,8
SFR=INTCON,FF2,8
SFR=PROD,FF3,16
SFR=PRODL,FF3,8
SFR=PRODH,FF4,8
SFR=TABLAT,FF5,8
SFR=TBLPTR,FF6,24
SFR=TBLPTRL,FF6,8
SFR=TBLPTRH,FF7,8
SFR=TBLPTRU,FF8,8
SFR=PCLAT,FF9,24
SFR=PC,FF9,24
SFR=PCL,FF9,8
SFR=PCLATH,FFA,8
SFR=PCLATU,FFB,8
SFR=STKPTR,FFC,8
SFR=TOS,FFD,24
SFR=TOSL,FFD,8
SFR=TOSH,FFE,8
SFR=TOSU,FFF,8
SFRBANKS=F38-F5F,F60-FFF
SFRCOMMON=F60-FFF
SFRFLD=ANSA0,F38,0,1
SFRFLD=ANSA1,F38,1,1
SFRFLD=ANSA2,F38,2,1
SFRFLD=ANSA3,F38,3,1
SFRFLD=ANSA5,F38,5,1
SFRFLD=ANSB0,F39,0,1
SFRFLD=ANSB1,F39,1,1
SFRFLD=ANSB2,F39,2,1
SFRFLD=ANSB3,F39,3,1
SFRFLD=ANSB4,F39,4,1
SFRFLD=ANSB5,F39,5,1
SFRFLD=ANSC2,F3A,2,1
SFRFLD=ANSC3,F3A,3,1
SFRFLD=ANSC4,F3A,4,1
SFRFLD=ANSC5,F3A,5,1
SFRFLD=ANSC6,F3A,6,1
SFRFLD=ANSC7,F3A,7,1
SFRFLD=ADCMD,F3D,0,1
SFRFLD=CMP1MD,F3D,1,1
SFRFLD=CMP2MD,F3D,2,1
SFRFLD=CTMUMD,F3D,3,1
SFRFLD=CCP1MD,F3E,0,1
SFRFLD=CCP2MD,F3E,1,1
SFRFLD=CCP3MD,F3E,2,1
SFRFLD=CCP4MD,F3E,3,1
SFRFLD=CCP5MD,F3E,4,1
SFRFLD=MSSP1MD,F3E,6,1
SFRFLD=MSSP2MD,F3E,7,1
SFRFLD=EMBMD,F3E,0,1
SFRFLD=TMR1MD,F3F,0,1
SFRFLD=TMR2MD,F3F,1,1
SFRFLD=TMR3MD,F3F,2,1
SFRFLD=TMR4MD,F3F,3,1
SFRFLD=TMR5MD,F3F,4,1
SFRFLD=TMR6MD,F3F,5,1
SFRFLD=UART1MD,F3F,6,1
SFRFLD=UART2MD,F3F,7,1
SFRFLD=SPI1MD,F3F,1,1
SFRFLD=SPI2MD,F3F,2,1
SFRFLD=DACR,F40,0,5
SFRFLD=DACR0,F40,0,1
SFRFLD=DACR1,F40,1,1
SFRFLD=DACR2,F40,2,1
SFRFLD=DACR3,F40,3,1
SFRFLD=DACR4,F40,4,1
SFRFLD=DACNSS,F41,0,1
SFRFLD=DACPSS,F41,2,2
SFRFLD=DACOE,F41,5,1
SFRFLD=DACLPS,F41,6,1
SFRFLD=DACEN,F41,7,1
SFRFLD=DACPSS0,F41,2,1
SFRFLD=DACPSS1,F41,3,1
SFRFLD=FVRS,F42,4,2
SFRFLD=FVRST,F42,6,1
SFRFLD=FVREN,F42,7,1
SFRFLD=FVRS0,F42,4,1
SFRFLD=FVRS1,F42,5,1
SFRFLD=IRNG,F43,0,2
SFRFLD=ITRIM,F43,2,6
SFRFLD=IRNG0,F43,0,1
SFRFLD=IRNG1,F43,1,1
SFRFLD=ITRIM0,F43,2,1
SFRFLD=ITRIM1,F43,3,1
SFRFLD=ITRIM2,F43,4,1
SFRFLD=ITRIM3,F43,5,1
SFRFLD=ITRIM4,F43,6,1
SFRFLD=ITRIM5,F43,7,1
SFRFLD=EDG1STAT,F44,0,1
SFRFLD=EDG2STAT,F44,1,1
SFRFLD=EDG1SEL,F44,2,2
SFRFLD=EDG1POL,F44,4,1
SFRFLD=EDG2SEL,F44,5,2
SFRFLD=EDG2POL,F44,7,1
SFRFLD=EDG1SEL0,F44,2,1
SFRFLD=EDG1SEL1,F44,3,1
SFRFLD=EDG2SEL0,F44,5,1
SFRFLD=EDG2SEL1,F44,6,1
SFRFLD=CTTRIG,F45,0,1
SFRFLD=IDISSEN,F45,1,1
SFRFLD=EDGSEQEN,F45,2,1
SFRFLD=EDGEN,F45,3,1
SFRFLD=TGEN,F45,4,1
SFRFLD=CTMUSIDL,F45,5,1
SFRFLD=CTMUFRZ,F45,6,1
SFRFLD=CTMUEN,F45,7,1
SFRFLD=SRRC1E,F46,0,1
SFRFLD=SRRC2E,F46,1,1
SFRFLD=SRRCKE,F46,2,1
SFRFLD=SRRPE,F46,3,1
SFRFLD=SRSC1E,F46,4,1
SFRFLD=SRSC2E,F46,5,1
SFRFLD=SRSCKE,F46,6,1
SFRFLD=SRSPE,F46,7,1
SFRFLD=SRPR,F47,0,1
SFRFLD=SRPS,F47,1,1
SFRFLD=SRNQEN,F47,2,1
SFRFLD=SRQEN,F47,3,1
SFRFLD=SRCLK,F47,4,3
SFRFLD=SRLEN,F47,7,1
SFRFLD=SRCLK0,F47,4,1
SFRFLD=SRCLK1,F47,5,1
SFRFLD=SRCLK2,F47,6,1
SFRFLD=C4TSEL,F48,0,2
SFRFLD=C5TSEL,F48,2,2
SFRFLD=C4TSEL0,F48,0,1
SFRFLD=C4TSEL1,F48,1,1
SFRFLD=C5TSEL0,F48,2,1
SFRFLD=C5TSEL1,F48,3,1
SFRFLD=C1TSEL,F49,0,2
SFRFLD=C2TSEL,F49,3,2
SFRFLD=C3TSEL,F49,6,2
SFRFLD=C1TSEL0,F49,0,1
SFRFLD=C1TSEL1,F49,1,1
SFRFLD=C2TSEL0,F49,3,1
SFRFLD=C2TSEL1,F49,4,1
SFRFLD=C3TSEL0,F49,6,1
SFRFLD=C3TSEL1,F49,7,1
SFRFLD=T6CKPS,F4A,0,2
SFRFLD=TMR6ON,F4A,2,1
SFRFLD=T6OUTPS,F4A,3,4
SFRFLD=T6CKPS0,F4A,0,1
SFRFLD=T6CKPS1,F4A,1,1
SFRFLD=T6OUTPS0,F4A,3,1
SFRFLD=T6OUTPS1,F4A,4,1
SFRFLD=T6OUTPS2,F4A,5,1
SFRFLD=T6OUTPS3,F4A,6,1
SFRFLD=PR6,F4B,0,8
SFRFLD=TMR6,F4C,0,8
SFRFLD=T5GGO_NOT_DONE,F4D,3,1
SFRFLD=T5GSS,F4D,0,2
SFRFLD=T5GVAL,F4D,2,1
SFRFLD=T5GGO_nDONE,F4D,3,1
SFRFLD=T5GSPM,F4D,4,1
SFRFLD=T5GTM,F4D,5,1
SFRFLD=T5GPOL,F4D,6,1
SFRFLD=TMR5GE,F4D,7,1
SFRFLD=T5GSS0,F4D,0,1
SFRFLD=T5GSS1,F4D,1,1
SFRFLD=T5GGO,F4D,3,1
SFRFLD=T5G_DONE,F4D,3,1
SFRFLD=NOT_T5SYNC,F4E,2,1
SFRFLD=TMR5ON,F4E,0,1
SFRFLD=T5RD16,F4E,1,1
SFRFLD=nT5SYNC,F4E,2,1
SFRFLD=T5SOSCEN,F4E,3,1
SFRFLD=T5CKPS,F4E,4,2
SFRFLD=TMR5CS,F4E,6,2
SFRFLD=T5SYNC,F4E,2,1
SFRFLD=T5CKPS0,F4E,4,1
SFRFLD=T5CKPS1,F4E,5,1
SFRFLD=TMR5CS0,F4E,6,1
SFRFLD=TMR5CS1,F4E,7,1
SFRFLD=RD165,F4E,1,1
SFRFLD=SOSCEN5,F4E,3,1
SFRFLD=TMR5L,F4F,0,8
SFRFLD=TMR5H,F50,0,8
SFRFLD=T4CKPS,F51,0,2
SFRFLD=TMR4ON,F51,2,1
SFRFLD=T4OUTPS,F51,3,4
SFRFLD=T4CKPS0,F51,0,1
SFRFLD=T4CKPS1,F51,1,1
SFRFLD=T4OUTPS0,F51,3,1
SFRFLD=T4OUTPS1,F51,4,1
SFRFLD=T4OUTPS2,F51,5,1
SFRFLD=T4OUTPS3,F51,6,1
SFRFLD=PR4,F52,0,8
SFRFLD=TMR4,F53,0,8
SFRFLD=CCP5M,F54,0,4
SFRFLD=DC5B,F54,4,2
SFRFLD=CCP5M0,F54,0,1
SFRFLD=CCP5M1,F54,1,1
SFRFLD=CCP5M2,F54,2,1
SFRFLD=CCP5M3,F54,3,1
SFRFLD=DC5B0,F54,4,1
SFRFLD=DC5B1,F54,5,1
SFRFLD=CCPR5L,F55,0,8
SFRFLD=CCPR5H,F56,0,8
SFRFLD=CCP4M,F57,0,4
SFRFLD=DC4B,F57,4,2
SFRFLD=CCP4M0,F57,0,1
SFRFLD=CCP4M1,F57,1,1
SFRFLD=CCP4M2,F57,2,1
SFRFLD=CCP4M3,F57,3,1
SFRFLD=DC4B0,F57,4,1
SFRFLD=DC4B1,F57,5,1
SFRFLD=CCPR4L,F58,0,8
SFRFLD=CCPR4H,F59,0,8
SFRFLD=STR3A,F5A,0,1
SFRFLD=STR3B,F5A,1,1
SFRFLD=STR3C,F5A,2,1
SFRFLD=STR3D,F5A,3,1
SFRFLD=STR3SYNC,F5A,4,1
SFRFLD=STRA3,F5A,0,1
SFRFLD=STRB3,F5A,1,1
SFRFLD=STRC3,F5A,2,1
SFRFLD=STRD3,F5A,3,1
SFRFLD=STRSYNC3,F5A,4,1
SFRFLD=P3SSBD,F5B,0,2
SFRFLD=P3SSAC,F5B,2,2
SFRFLD=CCP3AS,F5B,4,3
SFRFLD=CCP3ASE,F5B,7,1
SFRFLD=P3SSBD0,F5B,0,1
SFRFLD=P3SSBD1,F5B,1,1
SFRFLD=P3SSAC0,F5B,2,1
SFRFLD=P3SSAC1,F5B,3,1
SFRFLD=CCP3AS0,F5B,4,1
SFRFLD=CCP3AS1,F5B,5,1
SFRFLD=CCP3AS2,F5B,6,1
SFRFLD=PSS3BD,F5B,0,2
SFRFLD=PSS3AC,F5B,2,2
SFRFLD=PSS3BD0,F5B,0,1
SFRFLD=PSS3BD1,F5B,1,1
SFRFLD=PSS3AC0,F5B,2,1
SFRFLD=PSS3AC1,F5B,3,1
SFRFLD=P3DC,F5C,0,7
SFRFLD=P3RSEN,F5C,7,1
SFRFLD=P3DC0,F5C,0,1
SFRFLD=P3DC1,F5C,1,1
SFRFLD=P3DC2,F5C,2,1
SFRFLD=P3DC3,F5C,3,1
SFRFLD=P3DC4,F5C,4,1
SFRFLD=P3DC5,F5C,5,1
SFRFLD=P3DC6,F5C,6,1
SFRFLD=CCP3M,F5D,0,4
SFRFLD=DC3B,F5D,4,2
SFRFLD=P3M,F5D,6,2
SFRFLD=CCP3M0,F5D,0,1
SFRFLD=CCP3M1,F5D,1,1
SFRFLD=CCP3M2,F5D,2,1
SFRFLD=CCP3M3,F5D,3,1
SFRFLD=DC3B0,F5D,4,1
SFRFLD=DC3B1,F5D,5,1
SFRFLD=P3M0,F5D,6,1
SFRFLD=P3M1,F5D,7,1
SFRFLD=CCPR3L,F5E,0,8
SFRFLD=CCPR3H,F5F,0,8
SFRFLD=SLRA,F60,0,1
SFRFLD=SLRB,F60,1,1
SFRFLD=SLRC,F60,2,1
SFRFLD=WPUB0,F61,0,1
SFRFLD=WPUB1,F61,1,1
SFRFLD=WPUB2,F61,2,1
SFRFLD=WPUB3,F61,3,1
SFRFLD=WPUB4,F61,4,1
SFRFLD=WPUB5,F61,5,1
SFRFLD=WPUB6,F61,6,1
SFRFLD=WPUB7,F61,7,1
SFRFLD=IOCB4,F62,4,1
SFRFLD=IOCB5,F62,5,1
SFRFLD=IOCB6,F62,6,1
SFRFLD=IOCB7,F62,7,1
SFRFLD=STR2A,F63,0,1
SFRFLD=STR2B,F63,1,1
SFRFLD=STR2C,F63,2,1
SFRFLD=STR2D,F63,3,1
SFRFLD=STR2SYNC,F63,4,1
SFRFLD=P2DC02,F63,0,1
SFRFLD=P2DC12,F63,1,1
SFRFLD=P2DC22,F63,2,1
SFRFLD=P2DC32,F63,3,1
SFRFLD=P2DC42,F63,4,1
SFRFLD=P2DC0CON,F63,0,1
SFRFLD=P2DC1CON,F63,1,1
SFRFLD=P2DC2CON,F63,2,1
SFRFLD=P2DC3CON,F63,3,1
SFRFLD=P2DC4CON,F63,4,1
SFRFLD=STRA2,F63,0,1
SFRFLD=STRB2,F63,1,1
SFRFLD=STRC2,F63,2,1
SFRFLD=STRD2,F63,3,1
SFRFLD=STRSYNC2,F63,4,1
SFRFLD=P2SSBD,F64,0,2
SFRFLD=P2SSAC,F64,2,2
SFRFLD=CCP2AS,F64,4,3
SFRFLD=CCP2ASE,F64,7,1
SFRFLD=P2SSBD0,F64,0,1
SFRFLD=P2SSBD1,F64,1,1
SFRFLD=P2SSAC0,F64,2,1
SFRFLD=P2SSAC1,F64,3,1
SFRFLD=CCP2AS0,F64,4,1
SFRFLD=CCP2AS1,F64,5,1
SFRFLD=CCP2AS2,F64,6,1
SFRFLD=PSS2BD,F64,0,2
SFRFLD=PSS2AC,F64,2,2
SFRFLD=PSS2BD0,F64,0,1
SFRFLD=PSS2BD1,F64,1,1
SFRFLD=PSS2AC0,F64,2,1
SFRFLD=PSS2AC1,F64,3,1
SFRFLD=P2DC,F65,0,7
SFRFLD=P2RSEN,F65,7,1
SFRFLD=P2DC0,F65,0,1
SFRFLD=P2DC1,F65,1,1
SFRFLD=P2DC2,F65,2,1
SFRFLD=P2DC3,F65,3,1
SFRFLD=P2DC4,F65,4,1
SFRFLD=P2DC5,F65,5,1
SFRFLD=P2DC6,F65,6,1
SFRFLD=CCP2M,F66,0,4
SFRFLD=DC2B,F66,4,2
SFRFLD=P2M,F66,6,2
SFRFLD=CCP2M0,F66,0,1
SFRFLD=CCP2M1,F66,1,1
SFRFLD=CCP2M2,F66,2,1
SFRFLD=CCP2M3,F66,3,1
SFRFLD=DC2B0,F66,4,1
SFRFLD=DC2B1,F66,5,1
SFRFLD=P2M0,F66,6,1
SFRFLD=P2M1,F66,7,1
SFRFLD=CCPR2,F67,0,16
SFRFLD=CCPR2L,F67,0,8
SFRFLD=CCPR2H,F68,0,8
SFRFLD=DHEN,F69,0,1
SFRFLD=AHEN,F69,1,1
SFRFLD=SBCDE,F69,2,1
SFRFLD=SDAHT,F69,3,1
SFRFLD=BOEN,F69,4,1
SFRFLD=SCIE,F69,5,1
SFRFLD=PCIE,F69,6,1
SFRFLD=ACKTIM,F69,7,1
SFRFLD=MSK0,F6A,0,1
SFRFLD=MSK1,F6A,1,1
SFRFLD=MSK2,F6A,2,1
SFRFLD=MSK3,F6A,3,1
SFRFLD=MSK4,F6A,4,1
SFRFLD=MSK5,F6A,5,1
SFRFLD=MSK6,F6A,6,1
SFRFLD=MSK7,F6A,7,1
SFRFLD=MSK,F6A,0,8
SFRFLD=SEN,F6B,0,1
SFRFLD=RSEN,F6B,1,1
SFRFLD=PEN,F6B,2,1
SFRFLD=RCEN,F6B,3,1
SFRFLD=ACKEN,F6B,4,1
SFRFLD=ACKDT,F6B,5,1
SFRFLD=ACKSTAT,F6B,6,1
SFRFLD=GCEN,F6B,7,1
SFRFLD=SEN2,F6B,0,1
SFRFLD=ADMSK12,F6B,1,1
SFRFLD=ADMSK22,F6B,2,1
SFRFLD=ADMSK32,F6B,3,1
SFRFLD=ACKEN2,F6B,4,1
SFRFLD=ACKDT2,F6B,5,1
SFRFLD=ACKSTAT2,F6B,6,1
SFRFLD=GCEN2,F6B,7,1
SFRFLD=RSEN2,F6B,1,1
SFRFLD=PEN2,F6B,2,1
SFRFLD=RCEN2,F6B,3,1
SFRFLD=ADMSK42,F6B,4,1
SFRFLD=ADMSK52,F6B,5,1
SFRFLD=SSPM,F6C,0,4
SFRFLD=CKP,F6C,4,1
SFRFLD=SSPEN,F6C,5,1
SFRFLD=SSPOV,F6C,6,1
SFRFLD=WCOL,F6C,7,1
SFRFLD=SSPM0,F6C,0,1
SFRFLD=SSPM1,F6C,1,1
SFRFLD=SSPM2,F6C,2,1
SFRFLD=SSPM3,F6C,3,1
SFRFLD=SSPM02,F6C,0,1
SFRFLD=SSPM12,F6C,1,1
SFRFLD=SSPM22,F6C,2,1
SFRFLD=SSPM32,F6C,3,1
SFRFLD=CKP2,F6C,4,1
SFRFLD=SSPEN2,F6C,5,1
SFRFLD=SSPOV2,F6C,6,1
SFRFLD=WCOL2,F6C,7,1
SFRFLD=R_NOT_W,F6D,2,1
SFRFLD=D_NOT_A,F6D,5,1
SFRFLD=BF,F6D,0,1
SFRFLD=UA,F6D,1,1
SFRFLD=R_nW,F6D,2,1
SFRFLD=S,F6D,3,1
SFRFLD=P,F6D,4,1
SFRFLD=D_nA,F6D,5,1
SFRFLD=CKE,F6D,6,1
SFRFLD=SMP,F6D,7,1
SFRFLD=R,F6D,2,1
SFRFLD=D,F6D,5,1
SFRFLD=W,F6D,2,1
SFRFLD=A,F6D,5,1
SFRFLD=nW,F6D,2,1
SFRFLD=nA,F6D,5,1
SFRFLD=R_W,F6D,2,1
SFRFLD=D_A,F6D,5,1
SFRFLD=NOT_WRITE,F6D,2,1
SFRFLD=NOT_ADDRESS,F6D,5,1
SFRFLD=nWRITE,F6D,2,1
SFRFLD=nADDRESS,F6D,5,1
SFRFLD=BF2,F6D,0,1
SFRFLD=UA2,F6D,1,1
SFRFLD=I2C_READ2,F6D,2,1
SFRFLD=I2C_START2,F6D,3,1
SFRFLD=I2C_STOP2,F6D,4,1
SFRFLD=DA2,F6D,5,1
SFRFLD=CKE2,F6D,6,1
SFRFLD=SMP2,F6D,7,1
SFRFLD=READ_WRITE2,F6D,2,1
SFRFLD=S2,F6D,3,1
SFRFLD=P2,F6D,4,1
SFRFLD=DATA_ADDRESS2,F6D,5,1
SFRFLD=RW2,F6D,2,1
SFRFLD=START2,F6D,3,1
SFRFLD=STOP2,F6D,4,1
SFRFLD=D_A2,F6D,5,1
SFRFLD=D_NOT_A2,F6D,5,1
SFRFLD=R_W2,F6D,2,1
SFRFLD=D_nA2,F6D,5,1
SFRFLD=R_NOT_W2,F6D,2,1
SFRFLD=R_nW2,F6D,2,1
SFRFLD=I2C_DAT2,F6D,5,1
SFRFLD=NOT_W2,F6D,2,1
SFRFLD=NOT_A2,F6D,5,1
SFRFLD=nW2,F6D,2,1
SFRFLD=nA2,F6D,5,1
SFRFLD=NOT_WRITE2,F6D,2,1
SFRFLD=NOT_ADDRESS2,F6D,5,1
SFRFLD=nWRITE2,F6D,2,1
SFRFLD=nADDRESS2,F6D,5,1
SFRFLD=SSPADD,F6E,0,8
SFRFLD=MSK02,F6E,0,1
SFRFLD=MSK12,F6E,1,1
SFRFLD=MSK22,F6E,2,1
SFRFLD=MSK32,F6E,3,1
SFRFLD=MSK42,F6E,4,1
SFRFLD=MSK52,F6E,5,1
SFRFLD=MSK62,F6E,6,1
SFRFLD=MSK72,F6E,7,1
SFRFLD=SSPBUF,F6F,0,8
SFRFLD=ABDEN,F70,0,1
SFRFLD=WUE,F70,1,1
SFRFLD=BRG16,F70,3,1
SFRFLD=CKTXP,F70,4,1
SFRFLD=DTRXP,F70,5,1
SFRFLD=RCIDL,F70,6,1
SFRFLD=ABDOVF,F70,7,1
SFRFLD=SCKP,F70,4,1
SFRFLD=ABDEN2,F70,0,1
SFRFLD=WUE2,F70,1,1
SFRFLD=BRG162,F70,3,1
SFRFLD=SCKP2,F70,4,1
SFRFLD=DTRXP2,F70,5,1
SFRFLD=RCIDL2,F70,6,1
SFRFLD=ABDOVF2,F70,7,1
SFRFLD=TXCKP2,F70,4,1
SFRFLD=RXDTP2,F70,5,1
SFRFLD=RCMT2,F70,6,1
SFRFLD=RX9D,F71,0,1
SFRFLD=OERR,F71,1,1
SFRFLD=FERR,F71,2,1
SFRFLD=ADDEN,F71,3,1
SFRFLD=CREN,F71,4,1
SFRFLD=SREN,F71,5,1
SFRFLD=RX9,F71,6,1
SFRFLD=SPEN,F71,7,1
SFRFLD=ADEN,F71,3,1
SFRFLD=RX9D2,F71,0,1
SFRFLD=OERR2,F71,1,1
SFRFLD=FERR2,F71,2,1
SFRFLD=ADDEN2,F71,3,1
SFRFLD=CREN2,F71,4,1
SFRFLD=SREN2,F71,5,1
SFRFLD=RX92,F71,6,1
SFRFLD=SPEN2,F71,7,1
SFRFLD=RCD82,F71,0,1
SFRFLD=RC8_92,F71,6,1
SFRFLD=RC92,F71,6,1
SFRFLD=TX9D,F72,0,1
SFRFLD=TRMT,F72,1,1
SFRFLD=BRGH,F72,2,1
SFRFLD=SENDB,F72,3,1
SFRFLD=SYNC,F72,4,1
SFRFLD=TXEN,F72,5,1
SFRFLD=TX9,F72,6,1
SFRFLD=CSRC,F72,7,1
SFRFLD=TX9D2,F72,0,1
SFRFLD=TRMT2,F72,1,1
SFRFLD=BRGH2,F72,2,1
SFRFLD=SENDB2,F72,3,1
SFRFLD=SYNC2,F72,4,1
SFRFLD=TXEN2,F72,5,1
SFRFLD=TX92,F72,6,1
SFRFLD=CSRC2,F72,7,1
SFRFLD=TXD82,F72,0,1
SFRFLD=TX8_92,F72,6,1
SFRFLD=TX2REG,F73,0,8
SFRFLD=RC2REG,F74,0,8
SFRFLD=SP2BRG,F75,0,8
SFRFLD=SP2BRGH,F76,0,8
SFRFLD=C2SYNC,F77,0,1
SFRFLD=C1SYNC,F77,1,1
SFRFLD=C2HYS,F77,2,1
SFRFLD=C1HYS,F77,3,1
SFRFLD=C2RSEL,F77,4,1
SFRFLD=C1RSEL,F77,5,1
SFRFLD=MC2OUT,F77,6,1
SFRFLD=MC1OUT,F77,7,1
SFRFLD=C2CH,F78,0,2
SFRFLD=C2R,F78,2,1
SFRFLD=C2SP,F78,3,1
SFRFLD=C2POL,F78,4,1
SFRFLD=C2OE,F78,5,1
SFRFLD=C2OUT,F78,6,1
SFRFLD=C2ON,F78,7,1
SFRFLD=C2CH0,F78,0,1
SFRFLD=C2CH1,F78,1,1
SFRFLD=CCH02,F78,0,1
SFRFLD=CCH12,F78,1,1
SFRFLD=COE2,F78,6,1
SFRFLD=CON2,F78,7,1
SFRFLD=CPOL2,F78,5,1
SFRFLD=CREF2,F78,2,1
SFRFLD=EVPOL02,F78,3,1
SFRFLD=EVPOL12,F78,4,1
SFRFLD=C1CH,F79,0,2
SFRFLD=C1R,F79,2,1
SFRFLD=C1SP,F79,3,1
SFRFLD=C1POL,F79,4,1
SFRFLD=C1OE,F79,5,1
SFRFLD=C1OUT,F79,6,1
SFRFLD=C1ON,F79,7,1
SFRFLD=C1CH0,F79,0,1
SFRFLD=C1CH1,F79,1,1
SFRFLD=CCH0,F79,0,1
SFRFLD=CCH01,F79,0,1
SFRFLD=CCH1,F79,1,1
SFRFLD=CCH11,F79,1,1
SFRFLD=COE,F79,6,1
SFRFLD=COE1,F79,6,1
SFRFLD=CON,F79,7,1
SFRFLD=CON1,F79,7,1
SFRFLD=CPOL,F79,5,1
SFRFLD=CPOL1,F79,5,1
SFRFLD=CREF,F79,2,1
SFRFLD=CREF1,F79,2,1
SFRFLD=EVPOL0,F79,3,1
SFRFLD=EVPOL01,F79,3,1
SFRFLD=EVPOL1,F79,4,1
SFRFLD=EVPOL11,F79,4,1
SFRFLD=CCP3IE,F7A,0,1
SFRFLD=CCP4IE,F7A,1,1
SFRFLD=CCP5IE,F7A,2,1
SFRFLD=CCP3IF,F7B,0,1
SFRFLD=CCP4IF,F7B,1,1
SFRFLD=CCP5IF,F7B,2,1
SFRFLD=CCP3IP,F7C,0,1
SFRFLD=CCP4IP,F7C,1,1
SFRFLD=CCP5IP,F7C,2,1
SFRFLD=CCIP3IP,F7C,0,1
SFRFLD=TMR4IE,F7D,0,1
SFRFLD=TMR5IE,F7D,1,1
SFRFLD=TMR6IE,F7D,2,1
SFRFLD=TMR4IF,F7E,0,1
SFRFLD=TMR5IF,F7E,1,1
SFRFLD=TMR6IF,F7E,2,1
SFRFLD=TMR4IP,F7F,0,1
SFRFLD=TMR5IP,F7F,1,1
SFRFLD=TMR6IP,F7F,2,1
SFRFLD=CCH05,F7F,0,1
SFRFLD=CCH15,F7F,1,1
SFRFLD=RA0,F80,0,1
SFRFLD=RA1,F80,1,1
SFRFLD=RA2,F80,2,1
SFRFLD=RA3,F80,3,1
SFRFLD=RA4,F80,4,1
SFRFLD=RA5,F80,5,1
SFRFLD=RA6,F80,6,1
SFRFLD=RA7,F80,7,1
SFRFLD=AN0,F80,0,1
SFRFLD=AN1,F80,1,1
SFRFLD=AN2,F80,2,1
SFRFLD=AN3,F80,3,1
SFRFLD=AN4,F80,5,1
SFRFLD=C12IN0M,F80,0,1
SFRFLD=C12IN1M,F80,1,1
SFRFLD=C2INP,F80,2,1
SFRFLD=C1INP,F80,3,1
SFRFLD=C1OUT,F80,4,1
SFRFLD=C2OUT,F80,5,1
SFRFLD=C12IN0N,F80,0,1
SFRFLD=C12IN1N,F80,1,1
SFRFLD=VREFM,F80,2,1
SFRFLD=VREFP,F80,3,1
SFRFLD=T0CKI,F80,4,1
SFRFLD=SS,F80,5,1
SFRFLD=NOT_SS,F80,5,1
SFRFLD=VREFN,F80,2,1
SFRFLD=SRQ,F80,4,1
SFRFLD=nSS,F80,5,1
SFRFLD=CVREF,F80,2,1
SFRFLD=CCP5,F80,4,1
SFRFLD=LVDIN,F80,5,1
SFRFLD=DACOUT,F80,2,1
SFRFLD=HLVDIN,F80,5,1
SFRFLD=SS1,F80,5,1
SFRFLD=NOT_SS1,F80,5,1
SFRFLD=nSS1,F80,5,1
SFRFLD=SRNQ,F80,5,1
SFRFLD=ULPWUIN,F80,0,1
SFRFLD=RJPU,F80,7,1
SFRFLD=RB0,F81,0,1
SFRFLD=RB1,F81,1,1
SFRFLD=RB2,F81,2,1
SFRFLD=RB3,F81,3,1
SFRFLD=RB4,F81,4,1
SFRFLD=RB5,F81,5,1
SFRFLD=RB6,F81,6,1
SFRFLD=RB7,F81,7,1
SFRFLD=INT0,F81,0,1
SFRFLD=INT1,F81,1,1
SFRFLD=INT2,F81,2,1
SFRFLD=CCP2,F81,3,1
SFRFLD=KBI0,F81,4,1
SFRFLD=KBI1,F81,5,1
SFRFLD=KBI2,F81,6,1
SFRFLD=KBI3,F81,7,1
SFRFLD=AN12,F81,0,1
SFRFLD=AN10,F81,1,1
SFRFLD=AN8,F81,2,1
SFRFLD=AN9,F81,3,1
SFRFLD=AN11,F81,4,1
SFRFLD=AN13,F81,5,1
SFRFLD=TX2,F81,6,1
SFRFLD=RX2,F81,7,1
SFRFLD=FLT0,F81,0,1
SFRFLD=C12IN3M,F81,1,1
SFRFLD=P1B,F81,2,1
SFRFLD=C12IN2M,F81,3,1
SFRFLD=T5G,F81,4,1
SFRFLD=T1G,F81,5,1
SFRFLD=CK2,F81,6,1
SFRFLD=DT2,F81,7,1
SFRFLD=SRI,F81,0,1
SFRFLD=C12IN3N,F81,1,1
SFRFLD=CTED1,F81,2,1
SFRFLD=C12IN2N,F81,3,1
SFRFLD=P1D,F81,4,1
SFRFLD=CCP3,F81,5,1
SFRFLD=PGC,F81,6,1
SFRFLD=PGD,F81,7,1
SFRFLD=CCP4,F81,0,1
SFRFLD=P1C,F81,1,1
SFRFLD=SDA2,F81,2,1
SFRFLD=CTED2,F81,3,1
SFRFLD=T3CKI,F81,5,1
SFRFLD=SS2,F81,0,1
SFRFLD=SCL2,F81,1,1
SFRFLD=SDI2,F81,2,1
SFRFLD=P2A,F81,3,1
SFRFLD=P3A,F81,5,1
SFRFLD=NOT_SS2,F81,0,1
SFRFLD=nSS2,F81,0,1
SFRFLD=SCK2,F81,1,1
SFRFLD=SDO2,F81,3,1
SFRFLD=P2B,F81,5,1
SFRFLD=CCP2_PA2,F81,3,1
SFRFLD=RC0,F82,0,1
SFRFLD=RC1,F82,1,1
SFRFLD=RC2,F82,2,1
SFRFLD=RC3,F82,3,1
SFRFLD=RC4,F82,4,1
SFRFLD=RC5,F82,5,1
SFRFLD=RC6,F82,6,1
SFRFLD=RC7,F82,7,1
SFRFLD=T1OSO,F82,0,1
SFRFLD=T1OSI,F82,1,1
SFRFLD=T5CKI,F82,2,1
SFRFLD=SCK,F82,3,1
SFRFLD=SDI,F82,4,1
SFRFLD=SDO,F82,5,1
SFRFLD=TX,F82,6,1
SFRFLD=RX,F82,7,1
SFRFLD=P2B,F82,0,1
SFRFLD=P2A,F82,1,1
SFRFLD=P1A,F82,2,1
SFRFLD=SCL,F82,3,1
SFRFLD=SDA,F82,4,1
SFRFLD=CK,F82,6,1
SFRFLD=DT,F82,7,1
SFRFLD=T1CKI,F82,0,1
SFRFLD=CCP2,F82,1,1
SFRFLD=CCP1,F82,2,1
SFRFLD=SCK1,F82,3,1
SFRFLD=SDI1,F82,4,1
SFRFLD=SDO1,F82,5,1
SFRFLD=TX1,F82,6,1
SFRFLD=RX1,F82,7,1
SFRFLD=T3CKI,F82,0,1
SFRFLD=CTPLS,F82,2,1
SFRFLD=SCL1,F82,3,1
SFRFLD=SDA1,F82,4,1
SFRFLD=CK1,F82,6,1
SFRFLD=DT1,F82,7,1
SFRFLD=T3G,F82,0,1
SFRFLD=AN14,F82,2,1
SFRFLD=AN15,F82,3,1
SFRFLD=AN16,F82,4,1
SFRFLD=AN17,F82,5,1
SFRFLD=AN18,F82,6,1
SFRFLD=AN19,F82,7,1
SFRFLD=CCP3,F82,6,1
SFRFLD=P3B,F82,7,1
SFRFLD=P3A,F82,6,1
SFRFLD=PA2,F82,1,1
SFRFLD=PA1,F82,2,1
SFRFLD=RE3,F84,3,1
SFRFLD=MCLR,F84,3,1
SFRFLD=NOT_MCLR,F84,3,1
SFRFLD=nMCLR,F84,3,1
SFRFLD=VPP,F84,3,1
SFRFLD=CCP9E,F84,3,1
SFRFLD=PC3E,F84,3,1
SFRFLD=LATA0,F89,0,1
SFRFLD=LATA1,F89,1,1
SFRFLD=LATA2,F89,2,1
SFRFLD=LATA3,F89,3,1
SFRFLD=LATA4,F89,4,1
SFRFLD=LATA5,F89,5,1
SFRFLD=LATA6,F89,6,1
SFRFLD=LATA7,F89,7,1
SFRFLD=LA0,F89,0,1
SFRFLD=LA1,F89,1,1
SFRFLD=LA2,F89,2,1
SFRFLD=LA3,F89,3,1
SFRFLD=LA4,F89,4,1
SFRFLD=LA5,F89,5,1
SFRFLD=LA6,F89,6,1
SFRFLD=LA7,F89,7,1
SFRFLD=LATB0,F8A,0,1
SFRFLD=LATB1,F8A,1,1
SFRFLD=LATB2,F8A,2,1
SFRFLD=LATB3,F8A,3,1
SFRFLD=LATB4,F8A,4,1
SFRFLD=LATB5,F8A,5,1
SFRFLD=LATB6,F8A,6,1
SFRFLD=LATB7,F8A,7,1
SFRFLD=LB0,F8A,0,1
SFRFLD=LB1,F8A,1,1
SFRFLD=LB2,F8A,2,1
SFRFLD=LB3,F8A,3,1
SFRFLD=LB4,F8A,4,1
SFRFLD=LB5,F8A,5,1
SFRFLD=LB6,F8A,6,1
SFRFLD=LB7,F8A,7,1
SFRFLD=LATC0,F8B,0,1
SFRFLD=LATC1,F8B,1,1
SFRFLD=LATC2,F8B,2,1
SFRFLD=LATC3,F8B,3,1
SFRFLD=LATC4,F8B,4,1
SFRFLD=LATC5,F8B,5,1
SFRFLD=LATC6,F8B,6,1
SFRFLD=LATC7,F8B,7,1
SFRFLD=LC0,F8B,0,1
SFRFLD=LC1,F8B,1,1
SFRFLD=LC2,F8B,2,1
SFRFLD=LC3,F8B,3,1
SFRFLD=LC4,F8B,4,1
SFRFLD=LC5,F8B,5,1
SFRFLD=LC6,F8B,6,1
SFRFLD=LC7,F8B,7,1
SFRFLD=TRISA0,F92,0,1
SFRFLD=TRISA1,F92,1,1
SFRFLD=TRISA2,F92,2,1
SFRFLD=TRISA3,F92,3,1
SFRFLD=TRISA4,F92,4,1
SFRFLD=TRISA5,F92,5,1
SFRFLD=TRISA6,F92,6,1
SFRFLD=TRISA7,F92,7,1
SFRFLD=RA0,F92,0,1
SFRFLD=RA1,F92,1,1
SFRFLD=RA2,F92,2,1
SFRFLD=RA3,F92,3,1
SFRFLD=RA4,F92,4,1
SFRFLD=RA5,F92,5,1
SFRFLD=RA6,F92,6,1
SFRFLD=RA7,F92,7,1
SFRFLD=TRISB0,F93,0,1
SFRFLD=TRISB1,F93,1,1
SFRFLD=TRISB2,F93,2,1
SFRFLD=TRISB3,F93,3,1
SFRFLD=TRISB4,F93,4,1
SFRFLD=TRISB5,F93,5,1
SFRFLD=TRISB6,F93,6,1
SFRFLD=TRISB7,F93,7,1
SFRFLD=RB0,F93,0,1
SFRFLD=RB1,F93,1,1
SFRFLD=RB2,F93,2,1
SFRFLD=RB3,F93,3,1
SFRFLD=RB4,F93,4,1
SFRFLD=RB5,F93,5,1
SFRFLD=RB6,F93,6,1
SFRFLD=RB7,F93,7,1
SFRFLD=TRISC0,F94,0,1
SFRFLD=TRISC1,F94,1,1
SFRFLD=TRISC2,F94,2,1
SFRFLD=TRISC3,F94,3,1
SFRFLD=TRISC4,F94,4,1
SFRFLD=TRISC5,F94,5,1
SFRFLD=TRISC6,F94,6,1
SFRFLD=TRISC7,F94,7,1
SFRFLD=RC0,F94,0,1
SFRFLD=RC1,F94,1,1
SFRFLD=RC2,F94,2,1
SFRFLD=RC3,F94,3,1
SFRFLD=RC4,F94,4,1
SFRFLD=RC5,F94,5,1
SFRFLD=RC6,F94,6,1
SFRFLD=RC7,F94,7,1
SFRFLD=WPUE3,F96,7,1
SFRFLD=TUN,F9B,0,6
SFRFLD=PLLEN,F9B,6,1
SFRFLD=INTSRC,F9B,7,1
SFRFLD=TUN0,F9B,0,1
SFRFLD=TUN1,F9B,1,1
SFRFLD=TUN2,F9B,2,1
SFRFLD=TUN3,F9B,3,1
SFRFLD=TUN4,F9B,4,1
SFRFLD=TUN5,F9B,5,1
SFRFLD=HLVDL,F9C,0,4
SFRFLD=HLVDEN,F9C,4,1
SFRFLD=IRVST,F9C,5,1
SFRFLD=BGVST,F9C,6,1
SFRFLD=VDIRMAG,F9C,7,1
SFRFLD=HLVDL0,F9C,0,1
SFRFLD=HLVDL1,F9C,1,1
SFRFLD=HLVDL2,F9C,2,1
SFRFLD=HLVDL3,F9C,3,1
SFRFLD=LVDL0,F9C,0,1
SFRFLD=LVDL1,F9C,1,1
SFRFLD=LVDL2,F9C,2,1
SFRFLD=LVDL3,F9C,3,1
SFRFLD=LVDEN,F9C,4,1
SFRFLD=IVRST,F9C,5,1
SFRFLD=LVV0,F9C,0,1
SFRFLD=LVV1,F9C,1,1
SFRFLD=LVV2,F9C,2,1
SFRFLD=LVV3,F9C,3,1
SFRFLD=BGST,F9C,5,1
SFRFLD=TMR1IE,F9D,0,1
SFRFLD=TMR2IE,F9D,1,1
SFRFLD=CCP1IE,F9D,2,1
SFRFLD=SSP1IE,F9D,3,1
SFRFLD=TX1IE,F9D,4,1
SFRFLD=RC1IE,F9D,5,1
SFRFLD=ADIE,F9D,6,1
SFRFLD=SSPIE,F9D,3,1
SFRFLD=TXIE,F9D,4,1
SFRFLD=RCIE,F9D,5,1
SFRFLD=TMR1IF,F9E,0,1
SFRFLD=TMR2IF,F9E,1,1
SFRFLD=CCP1IF,F9E,2,1
SFRFLD=SSP1IF,F9E,3,1
SFRFLD=TX1IF,F9E,4,1
SFRFLD=RC1IF,F9E,5,1
SFRFLD=ADIF,F9E,6,1
SFRFLD=SSPIF,F9E,3,1
SFRFLD=TXIF,F9E,4,1
SFRFLD=RCIF,F9E,5,1
SFRFLD=TMR1IP,F9F,0,1
SFRFLD=TMR2IP,F9F,1,1
SFRFLD=CCP1IP,F9F,2,1
SFRFLD=SSP1IP,F9F,3,1
SFRFLD=TX1IP,F9F,4,1
SFRFLD=RC1IP,F9F,5,1
SFRFLD=ADIP,F9F,6,1
SFRFLD=SSPIP,F9F,3,1
SFRFLD=TXIP,F9F,4,1
SFRFLD=RCIP,F9F,5,1
SFRFLD=CCP2IE,FA0,0,1
SFRFLD=TMR3IE,FA0,1,1
SFRFLD=HLVDIE,FA0,2,1
SFRFLD=BCL1IE,FA0,3,1
SFRFLD=EEIE,FA0,4,1
SFRFLD=C2IE,FA0,5,1
SFRFLD=C1IE,FA0,6,1
SFRFLD=OSCFIE,FA0,7,1
SFRFLD=LVDIE,FA0,2,1
SFRFLD=BCLIE,FA0,3,1
SFRFLD=CMIE,FA0,6,1
SFRFLD=CCP2IF,FA1,0,1
SFRFLD=TMR3IF,FA1,1,1
SFRFLD=HLVDIF,FA1,2,1
SFRFLD=BCL1IF,FA1,3,1
SFRFLD=EEIF,FA1,4,1
SFRFLD=C2IF,FA1,5,1
SFRFLD=C1IF,FA1,6,1
SFRFLD=OSCFIF,FA1,7,1
SFRFLD=LVDIF,FA1,2,1
SFRFLD=BCLIF,FA1,3,1
SFRFLD=CMIF,FA1,6,1
SFRFLD=CCP2IP,FA2,0,1
SFRFLD=TMR3IP,FA2,1,1
SFRFLD=HLVDIP,FA2,2,1
SFRFLD=BCL1IP,FA2,3,1
SFRFLD=EEIP,FA2,4,1
SFRFLD=C2IP,FA2,5,1
SFRFLD=C1IP,FA2,6,1
SFRFLD=OSCFIP,FA2,7,1
SFRFLD=LVDIP,FA2,2,1
SFRFLD=BCLIP,FA2,3,1
SFRFLD=CMIP,FA2,6,1
SFRFLD=TMR1GIE,FA3,0,1
SFRFLD=TMR3GIE,FA3,1,1
SFRFLD=TMR5GIE,FA3,2,1
SFRFLD=CTMUIE,FA3,3,1
SFRFLD=TX2IE,FA3,4,1
SFRFLD=RC2IE,FA3,5,1
SFRFLD=BCL2IE,FA3,6,1
SFRFLD=SSP2IE,FA3,7,1
SFRFLD=RXB0IE,FA3,0,1
SFRFLD=RXB1IE,FA3,1,1
SFRFLD=TXB0IE,FA3,2,1
SFRFLD=TXB1IE,FA3,3,1
SFRFLD=TXB2IE,FA3,4,1
SFRFLD=RXBNIE,FA3,1,1
SFRFLD=TXBNIE,FA3,4,1
SFRFLD=TMR1GIF,FA4,0,1
SFRFLD=TMR3GIF,FA4,1,1
SFRFLD=TMR5GIF,FA4,2,1
SFRFLD=CTMUIF,FA4,3,1
SFRFLD=TX2IF,FA4,4,1
SFRFLD=RC2IF,FA4,5,1
SFRFLD=BCL2IF,FA4,6,1
SFRFLD=SSP2IF,FA4,7,1
SFRFLD=RXBNIF,FA4,1,1
SFRFLD=TXBNIF,FA4,4,1
SFRFLD=TMR1GIP,FA5,0,1
SFRFLD=TMR3GIP,FA5,1,1
SFRFLD=TMR5GIP,FA5,2,1
SFRFLD=CTMUIP,FA5,3,1
SFRFLD=TX2IP,FA5,4,1
SFRFLD=RC2IP,FA5,5,1
SFRFLD=BCL2IP,FA5,6,1
SFRFLD=SSP2IP,FA5,7,1
SFRFLD=RXBNIP,FA5,1,1
SFRFLD=TXBNIP,FA5,4,1
SFRFLD=RD,FA6,0,1
SFRFLD=WR,FA6,1,1
SFRFLD=WREN,FA6,2,1
SFRFLD=WRERR,FA6,3,1
SFRFLD=FREE,FA6,4,1
SFRFLD=CFGS,FA6,6,1
SFRFLD=EEPGD,FA6,7,1
SFRFLD=EEFS,FA6,6,1
SFRFLD=EECON2,FA7,0,8
SFRFLD=EEDATA,FA8,0,8
SFRFLD=EEADR,FA9,0,8
SFRFLD=EEADR0,FA9,0,1
SFRFLD=EEADR1,FA9,1,1
SFRFLD=EEADR2,FA9,2,1
SFRFLD=EEADR3,FA9,3,1
SFRFLD=EEADR4,FA9,4,1
SFRFLD=EEADR5,FA9,5,1
SFRFLD=EEADR6,FA9,6,1
SFRFLD=EEADR7,FA9,7,1
SFRFLD=RX9D,FAB,0,1
SFRFLD=OERR,FAB,1,1
SFRFLD=FERR,FAB,2,1
SFRFLD=ADDEN,FAB,3,1
SFRFLD=CREN,FAB,4,1
SFRFLD=SREN,FAB,5,1
SFRFLD=RX9,FAB,6,1
SFRFLD=SPEN,FAB,7,1
SFRFLD=ADEN,FAB,3,1
SFRFLD=RX9D1,FAB,0,1
SFRFLD=OERR1,FAB,1,1
SFRFLD=FERR1,FAB,2,1
SFRFLD=ADDEN1,FAB,3,1
SFRFLD=CREN1,FAB,4,1
SFRFLD=SREN1,FAB,5,1
SFRFLD=RX91,FAB,6,1
SFRFLD=SPEN1,FAB,7,1
SFRFLD=RCD8,FAB,0,1
SFRFLD=RC8_9,FAB,6,1
SFRFLD=RC9,FAB,6,1
SFRFLD=SRENA,FAB,5,1
SFRFLD=TX9D,FAC,0,1
SFRFLD=TRMT,FAC,1,1
SFRFLD=BRGH,FAC,2,1
SFRFLD=SENDB,FAC,3,1
SFRFLD=SYNC,FAC,4,1
SFRFLD=TXEN,FAC,5,1
SFRFLD=TX9,FAC,6,1
SFRFLD=CSRC,FAC,7,1
SFRFLD=TX9D1,FAC,0,1
SFRFLD=TRMT1,FAC,1,1
SFRFLD=BRGH1,FAC,2,1
SFRFLD=SENDB1,FAC,3,1
SFRFLD=SYNC1,FAC,4,1
SFRFLD=TXEN1,FAC,5,1
SFRFLD=TX91,FAC,6,1
SFRFLD=CSRC1,FAC,7,1
SFRFLD=TXD8,FAC,0,1
SFRFLD=TX8_9,FAC,6,1
SFRFLD=TX1REG,FAD,0,8
SFRFLD=TXREG,FAD,0,8
SFRFLD=RC1REG,FAE,0,8
SFRFLD=RCREG,FAE,0,8
SFRFLD=SP1BRG,FAF,0,8
SFRFLD=SPBRG,FAF,0,8
SFRFLD=SP1BRGH,FB0,0,8
SFRFLD=SPBRGH,FB0,0,8
SFRFLD=NOT_T3SYNC,FB1,2,1
SFRFLD=TMR3ON,FB1,0,1
SFRFLD=T3RD16,FB1,1,1
SFRFLD=nT3SYNC,FB1,2,1
SFRFLD=T3SOSCEN,FB1,3,1
SFRFLD=T3CKPS,FB1,4,2
SFRFLD=TMR3CS,FB1,6,2
SFRFLD=T3OSCEN,FB1,3,1
SFRFLD=T3CKPS0,FB1,4,1
SFRFLD=T3CKPS1,FB1,5,1
SFRFLD=TMR3CS0,FB1,6,1
SFRFLD=TMR3CS1,FB1,7,1
SFRFLD=SOSCEN3,FB1,3,1
SFRFLD=RD163,FB1,7,1
SFRFLD=TMR3,FB2,0,16
SFRFLD=TMR3L,FB2,0,8
SFRFLD=TMR3H,FB3,0,8
SFRFLD=T3GGO_NOT_DONE,FB4,3,1
SFRFLD=T3GSS,FB4,0,2
SFRFLD=T3GVAL,FB4,2,1
SFRFLD=T3GGO_nDONE,FB4,3,1
SFRFLD=T3GSPM,FB4,4,1
SFRFLD=T3GTM,FB4,5,1
SFRFLD=T3GPOL,FB4,6,1
SFRFLD=TMR3GE,FB4,7,1
SFRFLD=T3GSS0,FB4,0,1
SFRFLD=T3GSS1,FB4,1,1
SFRFLD=T3G_DONE,FB4,3,1
SFRFLD=T3GGO,FB4,3,1
SFRFLD=P1SSBD,FB6,0,2
SFRFLD=P1SSAC,FB6,2,2
SFRFLD=CCP1AS,FB6,4,3
SFRFLD=CCP1ASE,FB6,7,1
SFRFLD=P1SSBD0,FB6,0,1
SFRFLD=P1SSBD1,FB6,1,1
SFRFLD=P1SSAC0,FB6,2,1
SFRFLD=P1SSAC1,FB6,3,1
SFRFLD=CCP1AS0,FB6,4,1
SFRFLD=CCP1AS1,FB6,5,1
SFRFLD=CCP1AS2,FB6,6,1
SFRFLD=PSS1BD,FB6,0,2
SFRFLD=PSS1AC,FB6,2,2
SFRFLD=PSS1BD0,FB6,0,1
SFRFLD=PSS1BD1,FB6,1,1
SFRFLD=PSS1AC0,FB6,2,1
SFRFLD=PSS1AC1,FB6,3,1
SFRFLD=PSSBD,FB6,0,2
SFRFLD=PSSAC,FB6,2,2
SFRFLD=ECCPAS,FB6,4,3
SFRFLD=ECCPASE,FB6,7,1
SFRFLD=PSSBD0,FB6,0,1
SFRFLD=PSSBD1,FB6,1,1
SFRFLD=PSSAC0,FB6,2,1
SFRFLD=PSSAC1,FB6,3,1
SFRFLD=ECCPAS0,FB6,4,1
SFRFLD=ECCPAS1,FB6,5,1
SFRFLD=ECCPAS2,FB6,6,1
SFRFLD=P1DC,FB7,0,7
SFRFLD=P1RSEN,FB7,7,1
SFRFLD=P1DC0,FB7,0,1
SFRFLD=P1DC1,FB7,1,1
SFRFLD=P1DC2,FB7,2,1
SFRFLD=P1DC3,FB7,3,1
SFRFLD=P1DC4,FB7,4,1
SFRFLD=P1DC5,FB7,5,1
SFRFLD=P1DC6,FB7,6,1
SFRFLD=PDC,FB7,0,7
SFRFLD=PRSEN,FB7,7,1
SFRFLD=PDC0,FB7,0,1
SFRFLD=PDC1,FB7,1,1
SFRFLD=PDC2,FB7,2,1
SFRFLD=PDC3,FB7,3,1
SFRFLD=PDC4,FB7,4,1
SFRFLD=PDC5,FB7,5,1
SFRFLD=PDC6,FB7,6,1
SFRFLD=ABDEN,FB8,0,1
SFRFLD=WUE,FB8,1,1
SFRFLD=BRG16,FB8,3,1
SFRFLD=CKTXP,FB8,4,1
SFRFLD=DTRXP,FB8,5,1
SFRFLD=RCIDL,FB8,6,1
SFRFLD=ABDOVF,FB8,7,1
SFRFLD=SCKP,FB8,4,1
SFRFLD=ABDEN1,FB8,0,1
SFRFLD=WUE1,FB8,1,1
SFRFLD=BRG161,FB8,3,1
SFRFLD=SCKP1,FB8,4,1
SFRFLD=DTRXP1,FB8,5,1
SFRFLD=RCIDL1,FB8,6,1
SFRFLD=ABDOVF1,FB8,7,1
SFRFLD=TXCKP,FB8,4,1
SFRFLD=RXDTP,FB8,5,1
SFRFLD=RCMT,FB8,6,1
SFRFLD=TXCKP1,FB8,4,1
SFRFLD=RXDTP1,FB8,5,1
SFRFLD=RCMT1,FB8,6,1
SFRFLD=RXCKP,FB8,5,1
SFRFLD=W4E,FB8,1,1
SFRFLD=STR1A,FB9,0,1
SFRFLD=STR1B,FB9,1,1
SFRFLD=STR1C,FB9,2,1
SFRFLD=STR1D,FB9,3,1
SFRFLD=STR1SYNC,FB9,4,1
SFRFLD=STRA,FB9,0,1
SFRFLD=STRB,FB9,1,1
SFRFLD=STRC,FB9,2,1
SFRFLD=STRD,FB9,3,1
SFRFLD=STRSYNC,FB9,4,1
SFRFLD=T2CKPS,FBA,0,2
SFRFLD=TMR2ON,FBA,2,1
SFRFLD=T2OUTPS,FBA,3,4
SFRFLD=T2CKPS0,FBA,0,1
SFRFLD=T2CKPS1,FBA,1,1
SFRFLD=T2OUTPS0,FBA,3,1
SFRFLD=T2OUTPS1,FBA,4,1
SFRFLD=T2OUTPS2,FBA,5,1
SFRFLD=T2OUTPS3,FBA,6,1
SFRFLD=PR2,FBB,0,8
SFRFLD=TMR2,FBC,0,8
SFRFLD=CCP1M,FBD,0,4
SFRFLD=DC1B,FBD,4,2
SFRFLD=P1M,FBD,6,2
SFRFLD=CCP1M0,FBD,0,1
SFRFLD=CCP1M1,FBD,1,1
SFRFLD=CCP1M2,FBD,2,1
SFRFLD=CCP1M3,FBD,3,1
SFRFLD=DC1B0,FBD,4,1
SFRFLD=DC1B1,FBD,5,1
SFRFLD=P1M0,FBD,6,1
SFRFLD=P1M1,FBD,7,1
SFRFLD=CCPR1,FBE,0,16
SFRFLD=CCPR1L,FBE,0,8
SFRFLD=CCPR1H,FBF,0,8
SFRFLD=ADCS,FC0,0,3
SFRFLD=ACQT,FC0,3,3
SFRFLD=ADFM,FC0,7,1
SFRFLD=ADCS0,FC0,0,1
SFRFLD=ADCS1,FC0,1,1
SFRFLD=ADCS2,FC0,2,1
SFRFLD=ACQT0,FC0,3,1
SFRFLD=ACQT1,FC0,4,1
SFRFLD=ACQT2,FC0,5,1
SFRFLD=NVCFG,FC1,0,2
SFRFLD=PVCFG,FC1,2,2
SFRFLD=TRIGSEL,FC1,7,1
SFRFLD=NVCFG0,FC1,0,1
SFRFLD=NVCFG1,FC1,1,1
SFRFLD=PVCFG0,FC1,2,1
SFRFLD=PVCFG1,FC1,3,1
SFRFLD=CHSN3,FC1,3,1
SFRFLD=GO_NOT_DONE,FC2,1,1
SFRFLD=ADON,FC2,0,1
SFRFLD=GO_nDONE,FC2,1,1
SFRFLD=CHS,FC2,2,5
SFRFLD=GO,FC2,1,1
SFRFLD=CHS0,FC2,2,1
SFRFLD=CHS1,FC2,3,1
SFRFLD=CHS2,FC2,4,1
SFRFLD=CHS3,FC2,5,1
SFRFLD=CHS4,FC2,6,1
SFRFLD=DONE,FC2,1,1
SFRFLD=NOT_DONE,FC2,1,1
SFRFLD=nDONE,FC2,1,1
SFRFLD=GO_DONE,FC2,1,1
SFRFLD=GODONE,FC2,1,1
SFRFLD=ADRES,FC3,0,16
SFRFLD=ADRESL,FC3,0,8
SFRFLD=ADRESH,FC4,0,8
SFRFLD=SEN,FC5,0,1
SFRFLD=RSEN,FC5,1,1
SFRFLD=PEN,FC5,2,1
SFRFLD=RCEN,FC5,3,1
SFRFLD=ACKEN,FC5,4,1
SFRFLD=ACKDT,FC5,5,1
SFRFLD=ACKSTAT,FC5,6,1
SFRFLD=GCEN,FC5,7,1
SFRFLD=SEN1,FC5,0,1
SFRFLD=ADMSK1,FC5,1,1
SFRFLD=ADMSK2,FC5,2,1
SFRFLD=ADMSK3,FC5,3,1
SFRFLD=ACKEN1,FC5,4,1
SFRFLD=ACKDT1,FC5,5,1
SFRFLD=ACKSTAT1,FC5,6,1
SFRFLD=GCEN1,FC5,7,1
SFRFLD=ADMSK11,FC5,1,1
SFRFLD=ADMSK21,FC5,2,1
SFRFLD=ADMSK31,FC5,3,1
SFRFLD=ADMSK4,FC5,4,1
SFRFLD=ADMSK5,FC5,5,1
SFRFLD=RSEN1,FC5,1,1
SFRFLD=PEN1,FC5,2,1
SFRFLD=RCEN1,FC5,3,1
SFRFLD=ADMSK41,FC5,4,1
SFRFLD=ADMSK51,FC5,5,1
SFRFLD=SSPM,FC6,0,4
SFRFLD=CKP,FC6,4,1
SFRFLD=SSPEN,FC6,5,1
SFRFLD=SSPOV,FC6,6,1
SFRFLD=WCOL,FC6,7,1
SFRFLD=SSPM0,FC6,0,1
SFRFLD=SSPM1,FC6,1,1
SFRFLD=SSPM2,FC6,2,1
SFRFLD=SSPM3,FC6,3,1
SFRFLD=SSPM01,FC6,0,1
SFRFLD=SSPM11,FC6,1,1
SFRFLD=SSPM21,FC6,2,1
SFRFLD=SSPM31,FC6,3,1
SFRFLD=CKP1,FC6,4,1
SFRFLD=SSPEN1,FC6,5,1
SFRFLD=SSPOV1,FC6,6,1
SFRFLD=WCOL1,FC6,7,1
SFRFLD=R_NOT_W,FC7,2,1
SFRFLD=D_NOT_A,FC7,5,1
SFRFLD=BF,FC7,0,1
SFRFLD=UA,FC7,1,1
SFRFLD=R_nW,FC7,2,1
SFRFLD=S,FC7,3,1
SFRFLD=P,FC7,4,1
SFRFLD=D_nA,FC7,5,1
SFRFLD=CKE,FC7,6,1
SFRFLD=SMP,FC7,7,1
SFRFLD=R,FC7,2,1
SFRFLD=D,FC7,5,1
SFRFLD=W,FC7,2,1
SFRFLD=A,FC7,5,1
SFRFLD=nW,FC7,2,1
SFRFLD=nA,FC7,5,1
SFRFLD=R_W,FC7,2,1
SFRFLD=D_A,FC7,5,1
SFRFLD=NOT_WRITE,FC7,2,1
SFRFLD=NOT_ADDRESS,FC7,5,1
SFRFLD=nWRITE,FC7,2,1
SFRFLD=nADDRESS,FC7,5,1
SFRFLD=BF1,FC7,0,1
SFRFLD=UA1,FC7,1,1
SFRFLD=I2C_READ,FC7,2,1
SFRFLD=I2C_START,FC7,3,1
SFRFLD=I2C_STOP,FC7,4,1
SFRFLD=DA,FC7,5,1
SFRFLD=CKE1,FC7,6,1
SFRFLD=SMP1,FC7,7,1
SFRFLD=READ_WRITE,FC7,2,1
SFRFLD=START,FC7,3,1
SFRFLD=STOP,FC7,4,1
SFRFLD=DA1,FC7,5,1
SFRFLD=RW,FC7,2,1
SFRFLD=START1,FC7,3,1
SFRFLD=STOP1,FC7,4,1
SFRFLD=DATA_ADDRESS,FC7,5,1
SFRFLD=RW1,FC7,2,1
SFRFLD=I2C_DAT,FC7,5,1
SFRFLD=NOT_W,FC7,2,1
SFRFLD=NOT_A,FC7,5,1
SFRFLD=SSPADD,FC8,0,8
SFRFLD=SSP1ADD,FC8,0,8
SFRFLD=MSK0,FC8,0,1
SFRFLD=MSK1,FC8,1,1
SFRFLD=MSK2,FC8,2,1
SFRFLD=MSK3,FC8,3,1
SFRFLD=MSK4,FC8,4,1
SFRFLD=MSK5,FC8,5,1
SFRFLD=MSK6,FC8,6,1
SFRFLD=MSK7,FC8,7,1
SFRFLD=MSK01,FC8,0,1
SFRFLD=MSK11,FC8,1,1
SFRFLD=MSK21,FC8,2,1
SFRFLD=MSK31,FC8,3,1
SFRFLD=MSK41,FC8,4,1
SFRFLD=MSK51,FC8,5,1
SFRFLD=MSK61,FC8,6,1
SFRFLD=MSK71,FC8,7,1
SFRFLD=SSPBUF,FC9,0,8
SFRFLD=SSP1BUF,FC9,0,8
SFRFLD=MSK0,FCA,0,1
SFRFLD=MSK1,FCA,1,1
SFRFLD=MSK2,FCA,2,1
SFRFLD=MSK3,FCA,3,1
SFRFLD=MSK4,FCA,4,1
SFRFLD=MSK5,FCA,5,1
SFRFLD=MSK6,FCA,6,1
SFRFLD=MSK7,FCA,7,1
SFRFLD=MSK,FCA,0,8
SFRFLD=DHEN,FCB,0,1
SFRFLD=AHEN,FCB,1,1
SFRFLD=SBCDE,FCB,2,1
SFRFLD=SDAHT,FCB,3,1
SFRFLD=BOEN,FCB,4,1
SFRFLD=SCIE,FCB,5,1
SFRFLD=PCIE,FCB,6,1
SFRFLD=ACKTIM,FCB,7,1
SFRFLD=T1GGO_NOT_DONE,FCC,3,1
SFRFLD=T1GSS,FCC,0,2
SFRFLD=T1GVAL,FCC,2,1
SFRFLD=T1GGO_nDONE,FCC,3,1
SFRFLD=T1GSPM,FCC,4,1
SFRFLD=T1GTM,FCC,5,1
SFRFLD=T1GPOL,FCC,6,1
SFRFLD=TMR1GE,FCC,7,1
SFRFLD=T1GSS0,FCC,0,1
SFRFLD=T1GSS1,FCC,1,1
SFRFLD=T1G_DONE,FCC,3,1
SFRFLD=T1GGO,FCC,3,1
SFRFLD=NOT_T1SYNC,FCD,2,1
SFRFLD=TMR1ON,FCD,0,1
SFRFLD=T1RD16,FCD,1,1
SFRFLD=nT1SYNC,FCD,2,1
SFRFLD=T1SOSCEN,FCD,3,1
SFRFLD=T1CKPS,FCD,4,2
SFRFLD=TMR1CS,FCD,6,2
SFRFLD=RD16,FCD,1,1
SFRFLD=T1SYNC,FCD,2,1
SFRFLD=T1OSCEN,FCD,3,1
SFRFLD=T1CKPS0,FCD,4,1
SFRFLD=T1CKPS1,FCD,5,1
SFRFLD=TMR1CS0,FCD,6,1
SFRFLD=TMR1CS1,FCD,7,1
SFRFLD=SOSCEN,FCD,3,1
SFRFLD=TMR1,FCE,0,16
SFRFLD=TMR1L,FCE,0,8
SFRFLD=TMR1H,FCF,0,8
SFRFLD=NOT_BOR,FD0,0,1
SFRFLD=NOT_POR,FD0,1,1
SFRFLD=NOT_PD,FD0,2,1
SFRFLD=NOT_TO,FD0,3,1
SFRFLD=NOT_RI,FD0,4,1
SFRFLD=nBOR,FD0,0,1
SFRFLD=nPOR,FD0,1,1
SFRFLD=nPD,FD0,2,1
SFRFLD=nTO,FD0,3,1
SFRFLD=nRI,FD0,4,1
SFRFLD=SBOREN,FD0,6,1
SFRFLD=IPEN,FD0,7,1
SFRFLD=BOR,FD0,0,1
SFRFLD=POR,FD0,1,1
SFRFLD=PD,FD0,2,1
SFRFLD=TO,FD0,3,1
SFRFLD=RI,FD0,4,1
SFRFLD=SWDTEN,FD1,0,1
SFRFLD=SWDTE,FD1,0,1
SFRFLD=LFIOFS,FD2,0,1
SFRFLD=MFIOFS,FD2,1,1
SFRFLD=PRISD,FD2,2,1
SFRFLD=SOSCGO,FD2,3,1
SFRFLD=MFIOSEL,FD2,4,1
SFRFLD=SOSCRUN,FD2,6,1
SFRFLD=PLLRDY,FD2,7,1
SFRFLD=SCS,FD3,0,2
SFRFLD=HFIOFS,FD3,2,1
SFRFLD=OSTS,FD3,3,1
SFRFLD=IRCF,FD3,4,3
SFRFLD=IDLEN,FD3,7,1
SFRFLD=SCS0,FD3,0,1
SFRFLD=SCS1,FD3,1,1
SFRFLD=IOFS,FD3,2,1
SFRFLD=IRCF0,FD3,4,1
SFRFLD=IRCF1,FD3,5,1
SFRFLD=IRCF2,FD3,6,1
SFRFLD=T0PS,FD5,0,3
SFRFLD=PSA,FD5,3,1
SFRFLD=T0SE,FD5,4,1
SFRFLD=T0CS,FD5,5,1
SFRFLD=T08BIT,FD5,6,1
SFRFLD=TMR0ON,FD5,7,1
SFRFLD=T0PS0,FD5,0,1
SFRFLD=T0PS1,FD5,1,1
SFRFLD=T0PS2,FD5,2,1
SFRFLD=TMR0,FD6,0,16
SFRFLD=TMR0L,FD6,0,8
SFRFLD=TMR0H,FD7,0,8
SFRFLD=C,FD8,0,1
SFRFLD=DC,FD8,1,1
SFRFLD=Z,FD8,2,1
SFRFLD=OV,FD8,3,1
SFRFLD=N,FD8,4,1
SFRFLD=CARRY,FD8,0,1
SFRFLD=ZERO,FD8,2,1
SFRFLD=OVERFLOW,FD8,3,1
SFRFLD=NEGATIVE,FD8,4,1
SFRFLD=FSR2,FD9,0,12
SFRFLD=FSR2L,FD9,0,8
SFRFLD=PLUSW2,FDB,0,8
SFRFLD=PREINC2,FDC,0,8
SFRFLD=POSTDEC2,FDD,0,8
SFRFLD=POSTINC2,FDE,0,8
SFRFLD=INDF2,FDF,0,8
SFRFLD=FSR1,FE1,0,12
SFRFLD=FSR1L,FE1,0,8
SFRFLD=PLUSW1,FE3,0,8
SFRFLD=PREINC1,FE4,0,8
SFRFLD=POSTDEC1,FE5,0,8
SFRFLD=POSTINC1,FE6,0,8
SFRFLD=INDF1,FE7,0,8
SFRFLD=WREG,FE8,0,8
SFRFLD=FSR0,FE9,0,12
SFRFLD=FSR0L,FE9,0,8
SFRFLD=PLUSW0,FEB,0,8
SFRFLD=PREINC0,FEC,0,8
SFRFLD=POSTDEC0,FED,0,8
SFRFLD=POSTINC0,FEE,0,8
SFRFLD=INDF0,FEF,0,8
SFRFLD=INT1IF,FF0,0,1
SFRFLD=INT2IF,FF0,1,1
SFRFLD=INT1IE,FF0,3,1
SFRFLD=INT2IE,FF0,4,1
SFRFLD=INT1IP,FF0,6,1
SFRFLD=INT2IP,FF0,7,1
SFRFLD=INT1F,FF0,0,1
SFRFLD=INT2F,FF0,1,1
SFRFLD=INT1E,FF0,3,1
SFRFLD=INT2E,FF0,4,1
SFRFLD=INT1P,FF0,6,1
SFRFLD=INT2P,FF0,7,1
SFRFLD=NOT_RBPU,FF1,7,1
SFRFLD=RBIP,FF1,0,1
SFRFLD=TMR0IP,FF1,2,1
SFRFLD=INTEDG2,FF1,4,1
SFRFLD=INTEDG1,FF1,5,1
SFRFLD=INTEDG0,FF1,6,1
SFRFLD=nRBPU,FF1,7,1
SFRFLD=RBPU,FF1,7,1
SFRFLD=RBIF,FF2,0,1
SFRFLD=INT0IF,FF2,1,1
SFRFLD=TMR0IF,FF2,2,1
SFRFLD=RBIE,FF2,3,1
SFRFLD=INT0IE,FF2,4,1
SFRFLD=TMR0IE,FF2,5,1
SFRFLD=PEIE_GIEL,FF2,6,1
SFRFLD=GIE_GIEH,FF2,7,1
SFRFLD=INT0F,FF2,1,1
SFRFLD=T0IF,FF2,2,1
SFRFLD=INT0E,FF2,4,1
SFRFLD=T0IE,FF2,5,1
SFRFLD=PEIE,FF2,6,1
SFRFLD=GIE,FF2,7,1
SFRFLD=GIEL,FF2,6,1
SFRFLD=GIEH,FF2,7,1
SFRFLD=PROD,FF3,0,16
SFRFLD=PRODL,FF3,0,8
SFRFLD=PRODH,FF4,0,8
SFRFLD=TABLAT,FF5,0,8
SFRFLD=TBLPTR,FF6,0,21
SFRFLD=ACSS,FF6,21,1
SFRFLD=TBLPTRL,FF6,0,8
SFRFLD=TBLPTRH,FF7,0,8
SFRFLD=TBLPTRU,FF8,0,6
SFRFLD=ACSS,FF8,5,1
SFRFLD=PCLAT,FF9,0,21
SFRFLD=PCL,FF9,0,8
SFRFLD=PCH,FFA,0,8
SFRFLD=STKPTR,FFC,0,5
SFRFLD=STKUNF,FFC,6,1
SFRFLD=STKFUL,FFC,7,1
SFRFLD=STKPTR0,FFC,0,1
SFRFLD=STKPTR1,FFC,1,1
SFRFLD=STKPTR2,FFC,2,1
SFRFLD=STKPTR3,FFC,3,1
SFRFLD=STKPTR4,FFC,4,1
SFRFLD=STKOVF,FFC,7,1
SFRFLD=SP0,FFC,0,1
SFRFLD=SP1,FFC,1,1
SFRFLD=SP2,FFC,2,1
SFRFLD=SP3,FFC,3,1
SFRFLD=SP4,FFC,4,1
SFRFLD=TOS,FFD,0,21
SFRFLD=TOSL,FFD,0,8
SFRFLD=TOSH,FFE,0,8
STACKDEPTH=1F
USERIDMEM=200000-200007
USERIDPROG=1,1,1
VOLSFRS=FA6-FA7
