# Precision-Scalable_MX
SystemVerilog implementation of precision-scalable Microscaling datapaths.

## Publication
If you use this code in your work, you can cite us:

<details>
<summary>BibTeX</summary>
<p>

```
@misc{cuyckens2025efficientprecisionscalablehardwaremicroscaling,
      title={Efficient Precision-Scalable Hardware for Microscaling (MX) Processing in Robotics Learning}, 
      author={Stef Cuyckens and Xiaoling Yi and Nitish Satya Murthy and Chao Fang and Marian Verhelst},
      year={2025},
      eprint={2505.22404},
      archivePrefix={arXiv},
      primaryClass={cs.AR},
      url={https://arxiv.org/abs/2505.22404}, 
}

@misc{cuyckens2025precisionscalablemicroscalingdatapathsoptimized,
      title={Precision-Scalable Microscaling Datapaths with Optimized Reduction Tree for Efficient NPU Integration}, 
      author={Stef Cuyckens and Xiaoling Yi and Robin Geens and Joren Dumoulin and Martin Wiesner and Chao Fang and Marian Verhelst},
      year={2025},
      eprint={2511.06313},
      archivePrefix={arXiv},
      primaryClass={cs.AR},
      url={https://arxiv.org/abs/2511.06313}, 
}
```
