set_property PACKAGE_PIN E22 [get_ports C0_SYS_CLK_0_clk_p]
set_property IOSTANDARD DIFF_SSTL12 [get_ports C0_SYS_CLK_0_clk_p]

set_property PACKAGE_PIN B10 [get_ports {C0_DDR4_0_dqs_t[0]}]
set_property PACKAGE_PIN A10 [get_ports {C0_DDR4_0_dqs_c[0]}]
set_property PACKAGE_PIN K10 [get_ports {C0_DDR4_0_dqs_t[1]}]
set_property PACKAGE_PIN J10 [get_ports {C0_DDR4_0_dqs_c[1]}]
set_property PACKAGE_PIN F13 [get_ports {C0_DDR4_0_dqs_t[2]}]
set_property PACKAGE_PIN E13 [get_ports {C0_DDR4_0_dqs_c[2]}]
set_property PACKAGE_PIN L13 [get_ports {C0_DDR4_0_dqs_t[3]}]
set_property PACKAGE_PIN K13 [get_ports {C0_DDR4_0_dqs_c[3]}]
set_property PACKAGE_PIN D19 [get_ports {C0_DDR4_0_dqs_t[4]}]
set_property PACKAGE_PIN D18 [get_ports {C0_DDR4_0_dqs_c[4]}]
set_property PACKAGE_PIN J19 [get_ports {C0_DDR4_0_dqs_t[5]}]
set_property PACKAGE_PIN J18 [get_ports {C0_DDR4_0_dqs_c[5]}]
set_property PACKAGE_PIN C19 [get_ports {C0_DDR4_0_dqs_t[6]}]
set_property PACKAGE_PIN B19 [get_ports {C0_DDR4_0_dqs_c[6]}]
set_property PACKAGE_PIN G19 [get_ports {C0_DDR4_0_dqs_t[7]}]
set_property PACKAGE_PIN F19 [get_ports {C0_DDR4_0_dqs_c[7]}]


set_property PACKAGE_PIN F8  [get_ports {C0_DDR4_0_dm_n[0]}]
set_property PACKAGE_PIN L8  [get_ports {C0_DDR4_0_dm_n[1]}]
set_property PACKAGE_PIN E11 [get_ports {C0_DDR4_0_dm_n[2]}]
set_property PACKAGE_PIN H11 [get_ports {C0_DDR4_0_dm_n[3]}]
set_property PACKAGE_PIN D14 [get_ports {C0_DDR4_0_dm_n[4]}]
set_property PACKAGE_PIN J15 [get_ports {C0_DDR4_0_dm_n[5]}]
set_property PACKAGE_PIN B14 [get_ports {C0_DDR4_0_dm_n[6]}]
set_property PACKAGE_PIN G17 [get_ports {C0_DDR4_0_dm_n[7]}]

set_property PACKAGE_PIN D10 [get_ports {C0_DDR4_0_dq[0]}]
set_property PACKAGE_PIN C8  [get_ports {C0_DDR4_0_dq[1]}]
set_property PACKAGE_PIN A9  [get_ports {C0_DDR4_0_dq[2]}]
set_property PACKAGE_PIN D9  [get_ports {C0_DDR4_0_dq[3]}]
set_property PACKAGE_PIN E10 [get_ports {C0_DDR4_0_dq[4]}]
set_property PACKAGE_PIN D8  [get_ports {C0_DDR4_0_dq[5]}]
set_property PACKAGE_PIN C9  [get_ports {C0_DDR4_0_dq[6]}]
set_property PACKAGE_PIN B9  [get_ports {C0_DDR4_0_dq[7]}]
set_property PACKAGE_PIN H9  [get_ports {C0_DDR4_0_dq[8]}]
set_property PACKAGE_PIN F10 [get_ports {C0_DDR4_0_dq[9]}]
set_property PACKAGE_PIN G9  [get_ports {C0_DDR4_0_dq[10]}]
set_property PACKAGE_PIN J9  [get_ports {C0_DDR4_0_dq[11]}]
set_property PACKAGE_PIN F9  [get_ports {C0_DDR4_0_dq[12]}]
set_property PACKAGE_PIN J8  [get_ports {C0_DDR4_0_dq[13]}]
set_property PACKAGE_PIN G10 [get_ports {C0_DDR4_0_dq[14]}]
set_property PACKAGE_PIN H8  [get_ports {C0_DDR4_0_dq[15]}]
set_property PACKAGE_PIN C13 [get_ports {C0_DDR4_0_dq[16]}]
set_property PACKAGE_PIN C11 [get_ports {C0_DDR4_0_dq[17]}]
set_property PACKAGE_PIN D13 [get_ports {C0_DDR4_0_dq[18]}]
set_property PACKAGE_PIN A12 [get_ports {C0_DDR4_0_dq[19]}]
set_property PACKAGE_PIN A13 [get_ports {C0_DDR4_0_dq[20]}]
set_property PACKAGE_PIN B11 [get_ports {C0_DDR4_0_dq[21]}]
set_property PACKAGE_PIN C12 [get_ports {C0_DDR4_0_dq[22]}]
set_property PACKAGE_PIN B12 [get_ports {C0_DDR4_0_dq[23]}]
set_property PACKAGE_PIN H13 [get_ports {C0_DDR4_0_dq[24]}]
set_property PACKAGE_PIN L12 [get_ports {C0_DDR4_0_dq[25]}]
set_property PACKAGE_PIN H12 [get_ports {C0_DDR4_0_dq[26]}]
set_property PACKAGE_PIN J13 [get_ports {C0_DDR4_0_dq[27]}]
set_property PACKAGE_PIN K12 [get_ports {C0_DDR4_0_dq[28]}]
set_property PACKAGE_PIN J11 [get_ports {C0_DDR4_0_dq[29]}]
set_property PACKAGE_PIN G12 [get_ports {C0_DDR4_0_dq[30]}]
set_property PACKAGE_PIN K11 [get_ports {C0_DDR4_0_dq[31]}]

set_property PACKAGE_PIN E17 [get_ports {C0_DDR4_0_dq[32]}]
set_property PACKAGE_PIN F14 [get_ports {C0_DDR4_0_dq[33]}]
set_property PACKAGE_PIN E16 [get_ports {C0_DDR4_0_dq[34]}]
set_property PACKAGE_PIN E15 [get_ports {C0_DDR4_0_dq[35]}]
set_property PACKAGE_PIN E18 [get_ports {C0_DDR4_0_dq[36]}]
set_property PACKAGE_PIN D15 [get_ports {C0_DDR4_0_dq[37]}]
set_property PACKAGE_PIN F15 [get_ports {C0_DDR4_0_dq[38]}]
set_property PACKAGE_PIN D16 [get_ports {C0_DDR4_0_dq[39]}]
set_property PACKAGE_PIN K17 [get_ports {C0_DDR4_0_dq[40]}]
set_property PACKAGE_PIN K15 [get_ports {C0_DDR4_0_dq[41]}]
set_property PACKAGE_PIN K18 [get_ports {C0_DDR4_0_dq[42]}]
set_property PACKAGE_PIN J16 [get_ports {C0_DDR4_0_dq[43]}]
set_property PACKAGE_PIN L18 [get_ports {C0_DDR4_0_dq[44]}]
set_property PACKAGE_PIN L15 [get_ports {C0_DDR4_0_dq[45]}]
set_property PACKAGE_PIN K16 [get_ports {C0_DDR4_0_dq[46]}]
set_property PACKAGE_PIN L19 [get_ports {C0_DDR4_0_dq[47]}]
set_property PACKAGE_PIN A19 [get_ports {C0_DDR4_0_dq[48]}]
set_property PACKAGE_PIN B17 [get_ports {C0_DDR4_0_dq[49]}]
set_property PACKAGE_PIN C18 [get_ports {C0_DDR4_0_dq[50]}]
set_property PACKAGE_PIN B16 [get_ports {C0_DDR4_0_dq[51]}]
set_property PACKAGE_PIN C17 [get_ports {C0_DDR4_0_dq[52]}]
set_property PACKAGE_PIN A15 [get_ports {C0_DDR4_0_dq[53]}]
set_property PACKAGE_PIN A18 [get_ports {C0_DDR4_0_dq[54]}]
set_property PACKAGE_PIN B15 [get_ports {C0_DDR4_0_dq[55]}]
set_property PACKAGE_PIN H17 [get_ports {C0_DDR4_0_dq[56]}]
set_property PACKAGE_PIN F18 [get_ports {C0_DDR4_0_dq[57]}]
set_property PACKAGE_PIN H19 [get_ports {C0_DDR4_0_dq[58]}]
set_property PACKAGE_PIN G15 [get_ports {C0_DDR4_0_dq[59]}]
set_property PACKAGE_PIN H18 [get_ports {C0_DDR4_0_dq[60]}]
set_property PACKAGE_PIN F17 [get_ports {C0_DDR4_0_dq[61]}]
set_property PACKAGE_PIN H16 [get_ports {C0_DDR4_0_dq[62]}]
set_property PACKAGE_PIN G14 [get_ports {C0_DDR4_0_dq[63]}]

set_property PACKAGE_PIN A29  [get_ports {C0_DDR4_0_adr[0]}]
set_property PACKAGE_PIN E26  [get_ports {C0_DDR4_0_adr[1]}]
set_property PACKAGE_PIN B29  [get_ports {C0_DDR4_0_adr[2]}]
set_property PACKAGE_PIN E25  [get_ports {C0_DDR4_0_adr[3]}]
set_property PACKAGE_PIN C28  [get_ports {C0_DDR4_0_adr[4]}]
set_property PACKAGE_PIN B26  [get_ports {C0_DDR4_0_adr[5]}]
set_property PACKAGE_PIN D26  [get_ports {C0_DDR4_0_adr[6]}]
set_property PACKAGE_PIN C27  [get_ports {C0_DDR4_0_adr[7]}]
set_property PACKAGE_PIN E27  [get_ports {C0_DDR4_0_adr[8]}]
set_property PACKAGE_PIN F27  [get_ports {C0_DDR4_0_adr[9]}]
set_property PACKAGE_PIN A28  [get_ports {C0_DDR4_0_adr[10]}]
set_property PACKAGE_PIN E28  [get_ports {C0_DDR4_0_adr[11]}]
set_property PACKAGE_PIN F25  [get_ports {C0_DDR4_0_adr[12]}]
set_property PACKAGE_PIN D28  [get_ports {C0_DDR4_0_adr[13]}]
set_property PACKAGE_PIN D24  [get_ports {C0_DDR4_0_adr[14]}]
set_property PACKAGE_PIN A25  [get_ports {C0_DDR4_0_adr[15]}]
set_property PACKAGE_PIN C24  [get_ports {C0_DDR4_0_adr[16]}]
set_property PACKAGE_PIN C26  [get_ports {C0_DDR4_0_ba[0]}]
set_property PACKAGE_PIN B25  [get_ports {C0_DDR4_0_ba[1]}]

set_property PACKAGE_PIN D25  [get_ports {C0_DDR4_0_bg[0]}]
set_property PACKAGE_PIN A27  [get_ports {C0_DDR4_0_odt[0]}]
set_property PACKAGE_PIN C23  [get_ports {C0_DDR4_0_cke[0]}]
set_property PACKAGE_PIN B24  [get_ports {C0_DDR4_0_ck_t[0]}]
set_property PACKAGE_PIN A24  [get_ports {C0_DDR4_0_ck_c[0]}]

set_property PACKAGE_PIN F24  [get_ports C0_DDR4_0_reset_n]
set_property PACKAGE_PIN B27  [get_ports C0_DDR4_0_act_n]
set_property PACKAGE_PIN D23  [get_ports {C0_DDR4_0_cs_n[0]}]

set_property IOSTANDARD LVCMOS18 [get_ports UART_0_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports UART_0_txd]
set_property PACKAGE_PIN AK31 [get_ports UART_0_txd]
set_property PACKAGE_PIN AK32 [get_ports UART_0_rxd]
set_property IOSTANDARD LVCMOS18 [get_ports sys_rst_0]
set_property PACKAGE_PIN AK30 [get_ports sys_rst_0]
set_property PACKAGE_PIN AP31 [get_ports {reset_rtl_0[0]}]
set_property PACKAGE_PIN AH26 [get_ports mdio_0_mdc]
set_property PACKAGE_PIN AJ26 [get_ports mdio_0_mdio_io]
set_property PACKAGE_PIN AL28 [get_ports {rgmii_0_td[0]}]
set_property PACKAGE_PIN AL27 [get_ports {rgmii_0_td[1]}]
set_property PACKAGE_PIN AK27 [get_ports {rgmii_0_td[2]}]
set_property PACKAGE_PIN AK26 [get_ports {rgmii_0_td[3]}]
set_property PACKAGE_PIN AN33 [get_ports {rgmii_0_rd[0]}]
set_property PACKAGE_PIN AN32 [get_ports {rgmii_0_rd[1]}]
set_property PACKAGE_PIN AM32 [get_ports {rgmii_0_rd[2]}]
set_property PACKAGE_PIN AM30 [get_ports {rgmii_0_rd[3]}]
set_property PACKAGE_PIN AM29 [get_ports rgmii_0_txc]
set_property PACKAGE_PIN AL29 [get_ports rgmii_0_tx_ctl]
set_property PACKAGE_PIN AL30 [get_ports rgmii_0_rxc]
set_property PACKAGE_PIN AP33 [get_ports rgmii_0_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_rd[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_rd[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_rd[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_rd[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_td[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_td[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_td[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {rgmii_0_td[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_0_rx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_0_rxc]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_0_tx_ctl]
set_property IOSTANDARD LVCMOS18 [get_ports rgmii_0_txc]
set_property IOSTANDARD LVCMOS18 [get_ports {reset_rtl_0[0]}]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_0_mdc]
set_property IOSTANDARD LVCMOS18 [get_ports mdio_0_mdio_io]

set_property PACKAGE_PIN AG11 [get_ports clk_in1_0]
set_property IOSTANDARD LVCMOS33 [get_ports clk_in1_0]
