#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 26 13:28:21 2025
# Process ID: 14812
# Current directory: C:/travail/s4InfoAtelier4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent22216 C:\travail\s4InfoAtelier4\s4InfoAtelier4.xpr
# Log file: C:/travail/s4InfoAtelier4/vivado.log
# Journal file: C:/travail/s4InfoAtelier4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/travail/s4InfoAtelier4/s4InfoAtelier4.xpr
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/travail/ip_repo/instructionRegister_1.0'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2207] Repository 'c:/travail/ip_repo/instructionRegister_1.0' already exists; ignoring attempt to add it again.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/travail/ip_repo/instructionRegister_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/mycolorRegister_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/pixelDataToVideoStream_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/rgb2dvi'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/travail/s4InfoAtelier4/s4InfoAtelier4.ipdefs/tmds_v1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1119.086 ; gain = 0.000
update_compile_order -fileset sources_1
launch_runs impl_1 -to_step write_bitstream -jobs 10
[Wed Mar 26 13:29:00 2025] Launched synth_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/synth_1/runme.log
[Wed Mar 26 13:29:00 2025] Launched impl_1...
Run output will be captured here: C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/runme.log
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_axi_vdma_0_0/atelier4_axi_vdma_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_clk_wiz_0_0/atelier4_clk_wiz_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_proc_sys_reset_0_0/atelier4_proc_sys_reset_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_processing_system7_0_0/atelier4_processing_system7_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_rgb2dvi_0_0/atelier4_rgb2dvi_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_0/atelier4_smartconnect_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_smartconnect_0_1/atelier4_smartconnect_0_1.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_axi4s_vid_out_0_0/atelier4_v_axi4s_vid_out_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_proc_ss_0_0/atelier4_v_proc_ss_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_v_tc_0_0/atelier4_v_tc_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_pixelDataToVideoStre_0_3/atelier4_pixelDataToVideoStre_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_mycolorRegister_0_0/atelier4_mycolorRegister_0_0.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_system_ila_0_3/atelier4_system_ila_0_3.xml. It will be created.
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/ip/atelier4_testPatternGen2_0_0/atelier4_testPatternGen2_0_0.xml. It will be created.
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210351A77E40A
open_hw_target: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2696.441 ; gain = 1569.645
set_property PROGRAM.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.bit} [get_hw_devices xc7z010_1]
set_property PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
set_property FULL_PROBES.FILE {C:/travail/s4InfoAtelier4/s4InfoAtelier4.runs/impl_1/atelier4_wrapper.ltx} [get_hw_devices xc7z010_1]
current_hw_device [get_hw_devices xc7z010_1]
refresh_hw_device [lindex [get_hw_devices xc7z010_1] 0]
INFO: [Labtools 27-2302] Device xc7z010 (JTAG device index = 1) is programmed with a design that has 1 ILA core(s).
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xc7z010_1] -filter {CELL_NAME=~"atelier4_i/system_ila_0/U0/ila_lib"}]]
write_hw_platform -fixed -include_bit -force -file C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Vivado/2020.2/data\embeddedsw) loading 0 seconds
WARNING: [Project 1-645] Board images not set in Hardware Platform.
INFO: [Vivado 12-12467] The Hardware Platform can be used for Hardware
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/travail/s4InfoAtelier4/atelier4_wrapper.xsa
write_hw_platform: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2967.668 ; gain = 174.777
open_bd_design {C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd}
Reading block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>...
Adding component instance block -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.4 - rgb2dvi_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding component instance block -- xilinx.com:ip:v_proc_ss:2.3 - v_proc_ss_0
Adding component instance block -- xilinx.com:ip:v_tc:6.2 - v_tc_0
Adding component instance block -- grams:gramslib:pixelDataToVideoStream:1.0 - pixelDataToVideoStre_0
Adding component instance block -- grams:gramslib:mycolorRegister:1.0 - mycolorRegister_0
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:module_ref:testPatternGen2:1.0 - testPatternGen2_0
Successfully read diagram <atelier4> from block design file <C:/travail/s4InfoAtelier4/s4InfoAtelier4.srcs/sources_1/bd/atelier4/atelier4.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 3022.457 ; gain = 54.789
save_wave_config {C:/travail/s4InfoAtelier4/s4InfoAtelier4.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 13:58:02 2025...
