# Reading C:/altera/13.0sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do Processador_run_msim_rtl_vhdl.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\13.0sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/dp.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity dp
# -- Compiling architecture rtl2 of dp
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/ctrl.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package NUMERIC_STD
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity ctrl
# -- Compiling architecture fsm of ctrl
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/cpu.vhdl}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity Processador
# -- Compiling architecture struc of Processador
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/acc.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity acc
# -- Compiling architecture bhv of acc
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/rf.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity rf
# -- Compiling architecture bhv of rf
# vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/alu.vhd}
# Model Technology ModelSim ALTERA vcom 10.1d Compiler 2012.11 Nov  2 2012
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Compiling entity alu
# -- Compiling architecture bhv of alu
# ** Error: C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/alu.vhd(34): (vcom-1436) Actual expression (prefix expression) of formal "B" is not globally static.
# 
# ** Error: C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/alu.vhd(52): VHDL Compiler exiting
# ** Error: C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Processador_run_msim_rtl_vhdl.do line 13
# C:/altera/13.0sp1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/W8.1/Documents/Projeto Processador/Meu Projeto (1)/Meu Projeto/alu.vhd}"
