-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
-- Version: 2019.1
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity process_ipv4_64_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    s_axis_tcp_data_TVALID : IN STD_LOGIC;
    rxEng_dataBuffer0_V_din : OUT STD_LOGIC_VECTOR (72 downto 0);
    rxEng_dataBuffer0_V_full_n : IN STD_LOGIC;
    rxEng_dataBuffer0_V_write : OUT STD_LOGIC;
    rx_process2dropLengt_1_din : OUT STD_LOGIC_VECTOR (3 downto 0);
    rx_process2dropLengt_1_full_n : IN STD_LOGIC;
    rx_process2dropLengt_1_write : OUT STD_LOGIC;
    rxEng_ipMetaFifo_V_t_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rxEng_ipMetaFifo_V_t_full_n : IN STD_LOGIC;
    rxEng_ipMetaFifo_V_t_write : OUT STD_LOGIC;
    rxEng_ipMetaFifo_V_o_din : OUT STD_LOGIC_VECTOR (31 downto 0);
    rxEng_ipMetaFifo_V_o_full_n : IN STD_LOGIC;
    rxEng_ipMetaFifo_V_o_write : OUT STD_LOGIC;
    rxEng_ipMetaFifo_V_l_din : OUT STD_LOGIC_VECTOR (15 downto 0);
    rxEng_ipMetaFifo_V_l_full_n : IN STD_LOGIC;
    rxEng_ipMetaFifo_V_l_write : OUT STD_LOGIC;
    s_axis_tcp_data_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    s_axis_tcp_data_TREADY : OUT STD_LOGIC;
    s_axis_tcp_data_TKEEP : IN STD_LOGIC_VECTOR (7 downto 0);
    s_axis_tcp_data_TLAST : IN STD_LOGIC_VECTOR (0 downto 0) );
end;


architecture behav of process_ipv4_64_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv16_0 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv23_40 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000001000000";
    constant ap_const_lv23_A0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000010100000";
    constant ap_const_lv22_3F : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000111111";
    constant ap_const_lv22_9F : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000010011111";
    constant ap_const_lv16_1 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000001";
    constant ap_const_lv8_9F : STD_LOGIC_VECTOR (7 downto 0) := "10011111";
    constant ap_const_lv32_9F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010011111";
    constant ap_const_lv160_lc_3 : STD_LOGIC_VECTOR (159 downto 0) := "1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111";
    constant ap_const_lv32_60 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001100000";
    constant ap_const_lv32_7F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001111111";
    constant ap_const_lv32_80 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000010000000";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";

    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal tmp_nbreadreq_fu_118_p5 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal tmp_reg_583 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_628 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op58_write_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal tmp_reg_583_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln73_reg_628_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_load_reg_637 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op76_write_state3 : BOOLEAN;
    signal io_acc_block_signal_op85 : STD_LOGIC;
    signal ap_predicate_op85_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal header_ready : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal header_idx_4 : STD_LOGIC_VECTOR (15 downto 0) := "0000000000000000";
    signal header_header_V_4 : STD_LOGIC_VECTOR (159 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000001000101";
    signal metaWritten : STD_LOGIC_VECTOR (0 downto 0) := "0";
    signal headerWordsDropped_V : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    signal s_axis_tcp_data_TDATA_blk_n : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal rxEng_dataBuffer0_V_blk_n : STD_LOGIC;
    signal rx_process2dropLengt_1_blk_n : STD_LOGIC;
    signal rxEng_ipMetaFifo_V_t_blk_n : STD_LOGIC;
    signal rxEng_ipMetaFifo_V_o_blk_n : STD_LOGIC;
    signal rxEng_ipMetaFifo_V_l_blk_n : STD_LOGIC;
    signal tmp_data_V_reg_587 : STD_LOGIC_VECTOR (63 downto 0);
    signal tmp_keep_V_reg_593 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_last_V_reg_598 : STD_LOGIC_VECTOR (0 downto 0);
    signal tmp_last_V_reg_598_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_load_fu_213_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal header_ready_load_reg_605 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_fu_222_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln58_reg_609 : STD_LOGIC_VECTOR (1 downto 0);
    signal icmp_ln58_1_fu_264_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln58_1_reg_614 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln58_1_fu_270_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln58_1_reg_622 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln73_fu_288_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln69_fu_294_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln69_reg_632 : STD_LOGIC_VECTOR (0 downto 0);
    signal metaWritten_load_load_fu_454_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln69_fu_466_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_phi_mux_phi_ln73_phi_fu_170_p4 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_reg_pp0_iter0_phi_ln73_reg_167 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln67_fu_281_p2 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln58_fu_274_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln69_fu_300_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln69_fu_306_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal or_ln58_fu_442_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal select_ln69_1_fu_570_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal Lo_assign_fu_226_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal zext_ln58_fu_234_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal add_ln58_fu_238_p2 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln58_fu_244_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln60_fu_250_p2 : STD_LOGIC_VECTOR (21 downto 0);
    signal select_ln58_fu_256_p3 : STD_LOGIC_VECTOR (21 downto 0);
    signal tmp_191_fu_333_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln58_fu_340_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_1_fu_346_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_3_fu_358_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal select_ln58_2_fu_352_p3 : STD_LOGIC_VECTOR (7 downto 0);
    signal sub_ln58_1_fu_365_p2 : STD_LOGIC_VECTOR (7 downto 0);
    signal tmp_V_11_fu_330_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_1_fu_371_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln58_fu_383_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal tmp_192_fu_389_p4 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_2_fu_375_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal zext_ln58_3_fu_379_p1 : STD_LOGIC_VECTOR (159 downto 0);
    signal shl_ln58_1_fu_406_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal lshr_ln58_fu_412_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_fu_418_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal xor_ln58_1_fu_424_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal select_ln58_4_fu_399_p3 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_1_fu_430_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal and_ln58_2_fu_436_p2 : STD_LOGIC_VECTOR (159 downto 0);
    signal trunc_ln647_fu_484_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal p_Result_126_1_i_i_fu_527_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal p_Result_126_i_i_fu_517_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal shl_ln_fu_545_p3 : STD_LOGIC_VECTOR (5 downto 0);
    signal agg_result_V_0_1_i_i_fu_537_p3 : STD_LOGIC_VECTOR (15 downto 0);
    signal zext_ln214_7_fu_553_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal add_ln700_fu_564_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_condition_496 : BOOLEAN;
    signal ap_condition_128 : BOOLEAN;
    signal ap_condition_109 : BOOLEAN;


begin




    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_109)) then
                if (((or_ln73_fu_288_p2 = ap_const_lv1_0) and (tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1))) then 
                    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186 <= ap_const_lv1_0;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186 <= ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_583_pp0_iter1_reg = ap_const_lv1_1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                headerWordsDropped_V <= select_ln69_1_fu_570_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((header_ready_load_reg_605 = ap_const_lv1_0) and (tmp_reg_583 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_header_V_4 <= or_ln58_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_idx_4 <= select_ln69_fu_306_p3;
                header_ready <= and_ln69_fu_300_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                header_ready_load_reg_605 <= header_ready;
                or_ln73_reg_628 <= or_ln73_fu_288_p2;
                tmp_data_V_reg_587 <= s_axis_tcp_data_TDATA;
                tmp_keep_V_reg_593 <= s_axis_tcp_data_TKEEP;
                tmp_last_V_reg_598 <= s_axis_tcp_data_TLAST;
                xor_ln69_reg_632 <= xor_ln69_fu_294_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((header_ready_load_load_fu_213_p1 = ap_const_lv1_0) and (tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                icmp_ln58_1_reg_614 <= icmp_ln58_1_fu_264_p2;
                    trunc_ln58_1_reg_622(7 downto 5) <= trunc_ln58_1_fu_270_p1(7 downto 5);
                trunc_ln58_reg_609 <= trunc_ln58_fu_222_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_583 = ap_const_lv1_1) and (or_ln69_fu_466_p2 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten <= xor_ln69_reg_632;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((tmp_reg_583 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                metaWritten_load_reg_637 <= metaWritten;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                or_ln73_reg_628_pp0_iter1_reg <= or_ln73_reg_628;
                tmp_last_V_reg_598_pp0_iter1_reg <= tmp_last_V_reg_598;
                tmp_reg_583 <= tmp_nbreadreq_fu_118_p5;
                tmp_reg_583_pp0_iter1_reg <= tmp_reg_583;
            end if;
        end if;
    end process;
    trunc_ln58_1_reg_622(4 downto 0) <= "11111";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage0_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    Lo_assign_fu_226_p3 <= (header_idx_4 & ap_const_lv6_0);
    add_ln58_fu_238_p2 <= std_logic_vector(unsigned(zext_ln58_fu_234_p1) + unsigned(ap_const_lv23_40));
    add_ln67_fu_281_p2 <= std_logic_vector(unsigned(header_idx_4) + unsigned(ap_const_lv16_1));
    add_ln700_fu_564_p2 <= std_logic_vector(unsigned(headerWordsDropped_V) + unsigned(ap_const_lv4_2));
    agg_result_V_0_1_i_i_fu_537_p3 <= (p_Result_126_1_i_i_fu_527_p4 & p_Result_126_i_i_fu_517_p4);
    and_ln58_1_fu_430_p2 <= (xor_ln58_1_fu_424_p2 and header_header_V_4);
    and_ln58_2_fu_436_p2 <= (select_ln58_4_fu_399_p3 and and_ln58_fu_418_p2);
    and_ln58_fu_418_p2 <= (shl_ln58_1_fu_406_p2 and lshr_ln58_fu_412_p2);
    and_ln69_fu_300_p2 <= (xor_ln69_fu_294_p2 and or_ln73_fu_288_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, s_axis_tcp_data_TVALID, tmp_nbreadreq_fu_118_p5, rxEng_dataBuffer0_V_full_n, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op76_write_state3, io_acc_block_signal_op85, ap_predicate_op85_write_state3)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op85 = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op76_write_state3 = ap_const_boolean_1)))) or ((rxEng_dataBuffer0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (s_axis_tcp_data_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, s_axis_tcp_data_TVALID, tmp_nbreadreq_fu_118_p5, rxEng_dataBuffer0_V_full_n, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op76_write_state3, io_acc_block_signal_op85, ap_predicate_op85_write_state3)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op85 = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op76_write_state3 = ap_const_boolean_1)))) or ((rxEng_dataBuffer0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (s_axis_tcp_data_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_done_reg, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, s_axis_tcp_data_TVALID, tmp_nbreadreq_fu_118_p5, rxEng_dataBuffer0_V_full_n, ap_predicate_op58_write_state2, rx_process2dropLengt_1_full_n, ap_predicate_op76_write_state3, io_acc_block_signal_op85, ap_predicate_op85_write_state3)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_done_reg = ap_const_logic_1) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (((io_acc_block_signal_op85 = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op76_write_state3 = ap_const_boolean_1)))) or ((rxEng_dataBuffer0_V_full_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_predicate_op58_write_state2 = ap_const_boolean_1)) or ((ap_start = ap_const_logic_1) and ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (s_axis_tcp_data_TVALID = ap_const_logic_0)))));
    end process;


    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start, ap_done_reg, s_axis_tcp_data_TVALID, tmp_nbreadreq_fu_118_p5)
    begin
                ap_block_state1_pp0_stage0_iter0 <= ((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1) or ((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (s_axis_tcp_data_TVALID = ap_const_logic_0)));
    end process;


    ap_block_state2_pp0_stage0_iter1_assign_proc : process(rxEng_dataBuffer0_V_full_n, ap_predicate_op58_write_state2)
    begin
                ap_block_state2_pp0_stage0_iter1 <= ((rxEng_dataBuffer0_V_full_n = ap_const_logic_0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage0_iter2_assign_proc : process(rx_process2dropLengt_1_full_n, ap_predicate_op76_write_state3, io_acc_block_signal_op85, ap_predicate_op85_write_state3)
    begin
                ap_block_state3_pp0_stage0_iter2 <= (((io_acc_block_signal_op85 = ap_const_logic_0) and (ap_predicate_op85_write_state3 = ap_const_boolean_1)) or ((rx_process2dropLengt_1_full_n = ap_const_logic_0) and (ap_predicate_op76_write_state3 = ap_const_boolean_1)));
    end process;


    ap_condition_109_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_109 <= ((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001));
    end process;


    ap_condition_128_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_118_p5, ap_block_pp0_stage0)
    begin
                ap_condition_128 <= ((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_condition_496_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, tmp_reg_583, or_ln73_reg_628, ap_block_pp0_stage0)
    begin
                ap_condition_496 <= ((or_ln73_reg_628 = ap_const_lv1_1) and (tmp_reg_583 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_enable_reg_pp0_iter2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start;

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6_assign_proc : process(metaWritten_load_load_fu_454_p1, ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186, ap_condition_496)
    begin
        if ((ap_const_boolean_1 = ap_condition_496)) then
            if ((metaWritten_load_load_fu_454_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 <= ap_const_lv1_1;
            elsif ((metaWritten_load_load_fu_454_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 <= ap_const_lv1_0;
            else 
                ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 <= ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186;
            end if;
        else 
            ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6 <= ap_phi_reg_pp0_iter1_metaWritten_flag_1_i_reg_186;
        end if; 
    end process;


    ap_phi_mux_phi_ln73_phi_fu_170_p4_assign_proc : process(header_idx_4, header_ready_load_load_fu_213_p1, ap_phi_reg_pp0_iter0_phi_ln73_reg_167, add_ln67_fu_281_p2, ap_condition_128)
    begin
        if ((ap_const_boolean_1 = ap_condition_128)) then
            if ((header_ready_load_load_fu_213_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_phi_ln73_phi_fu_170_p4 <= add_ln67_fu_281_p2;
            elsif ((header_ready_load_load_fu_213_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_phi_ln73_phi_fu_170_p4 <= header_idx_4;
            else 
                ap_phi_mux_phi_ln73_phi_fu_170_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_167;
            end if;
        else 
            ap_phi_mux_phi_ln73_phi_fu_170_p4 <= ap_phi_reg_pp0_iter0_phi_ln73_reg_167;
        end if; 
    end process;


    ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4_assign_proc : process(header_ready_load_load_fu_213_p1, ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176, xor_ln58_fu_274_p2, ap_condition_128)
    begin
        if ((ap_const_boolean_1 = ap_condition_128)) then
            if ((header_ready_load_load_fu_213_p1 = ap_const_lv1_0)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 <= xor_ln58_fu_274_p2;
            elsif ((header_ready_load_load_fu_213_p1 = ap_const_lv1_1)) then 
                ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 <= ap_const_lv1_0;
            else 
                ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176;
            end if;
        else 
            ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4 <= ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_metaWritten_flag_1_i_reg_186 <= "X";
    ap_phi_reg_pp0_iter0_phi_ln73_reg_167 <= "XXXXXXXXXXXXXXXX";
    ap_phi_reg_pp0_iter0_write_flag_1_i_i_reg_176 <= "X";

    ap_predicate_op58_write_state2_assign_proc : process(tmp_reg_583, or_ln73_reg_628)
    begin
                ap_predicate_op58_write_state2 <= ((or_ln73_reg_628 = ap_const_lv1_1) and (tmp_reg_583 = ap_const_lv1_1));
    end process;


    ap_predicate_op76_write_state3_assign_proc : process(tmp_reg_583_pp0_iter1_reg, or_ln73_reg_628_pp0_iter1_reg, metaWritten_load_reg_637)
    begin
                ap_predicate_op76_write_state3 <= ((metaWritten_load_reg_637 = ap_const_lv1_0) and (or_ln73_reg_628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_583_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_predicate_op85_write_state3_assign_proc : process(tmp_reg_583_pp0_iter1_reg, or_ln73_reg_628_pp0_iter1_reg, metaWritten_load_reg_637)
    begin
                ap_predicate_op85_write_state3 <= ((metaWritten_load_reg_637 = ap_const_lv1_0) and (or_ln73_reg_628_pp0_iter1_reg = ap_const_lv1_1) and (tmp_reg_583_pp0_iter1_reg = ap_const_lv1_1));
    end process;


    ap_ready_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    header_ready_load_load_fu_213_p1 <= header_ready;
    icmp_ln58_1_fu_264_p2 <= "1" when (unsigned(Lo_assign_fu_226_p3) > unsigned(select_ln58_fu_256_p3)) else "0";
    icmp_ln58_fu_244_p2 <= "1" when (unsigned(add_ln58_fu_238_p2) < unsigned(ap_const_lv23_A0)) else "0";
    io_acc_block_signal_op85 <= (rxEng_ipMetaFifo_V_t_full_n and rxEng_ipMetaFifo_V_o_full_n and rxEng_ipMetaFifo_V_l_full_n);
    lshr_ln58_fu_412_p2 <= std_logic_vector(shift_right(unsigned(ap_const_lv160_lc_3),to_integer(unsigned('0' & zext_ln58_3_fu_379_p1(31-1 downto 0)))));
    metaWritten_load_load_fu_454_p1 <= metaWritten;
    or_ln58_fu_442_p2 <= (and_ln58_2_fu_436_p2 or and_ln58_1_fu_430_p2);
    or_ln60_fu_250_p2 <= (ap_const_lv22_3F or Lo_assign_fu_226_p3);
    or_ln69_fu_466_p2 <= (tmp_last_V_reg_598 or ap_phi_mux_metaWritten_flag_1_i_phi_fu_190_p6);
    or_ln73_fu_288_p2 <= (header_ready or ap_phi_mux_write_flag_1_i_i_phi_fu_179_p4);
    p_Result_126_1_i_i_fu_527_p4 <= header_header_V_4(23 downto 16);
    p_Result_126_i_i_fu_517_p4 <= header_header_V_4(31 downto 24);

    rxEng_dataBuffer0_V_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, rxEng_dataBuffer0_V_full_n, ap_predicate_op58_write_state2, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_dataBuffer0_V_blk_n <= rxEng_dataBuffer0_V_full_n;
        else 
            rxEng_dataBuffer0_V_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_dataBuffer0_V_din <= ((tmp_last_V_reg_598 & tmp_keep_V_reg_593) & tmp_data_V_reg_587);

    rxEng_dataBuffer0_V_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_predicate_op58_write_state2, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_predicate_op58_write_state2 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_dataBuffer0_V_write <= ap_const_logic_1;
        else 
            rxEng_dataBuffer0_V_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_ipMetaFifo_V_l_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_ipMetaFifo_V_l_full_n, ap_predicate_op85_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_ipMetaFifo_V_l_blk_n <= rxEng_ipMetaFifo_V_l_full_n;
        else 
            rxEng_ipMetaFifo_V_l_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_ipMetaFifo_V_l_din <= std_logic_vector(unsigned(agg_result_V_0_1_i_i_fu_537_p3) - unsigned(zext_ln214_7_fu_553_p1));

    rxEng_ipMetaFifo_V_l_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op85_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_ipMetaFifo_V_l_write <= ap_const_logic_1;
        else 
            rxEng_ipMetaFifo_V_l_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_ipMetaFifo_V_o_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_ipMetaFifo_V_o_full_n, ap_predicate_op85_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_ipMetaFifo_V_o_blk_n <= rxEng_ipMetaFifo_V_o_full_n;
        else 
            rxEng_ipMetaFifo_V_o_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_ipMetaFifo_V_o_din <= header_header_V_4(159 downto 128);

    rxEng_ipMetaFifo_V_o_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op85_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_ipMetaFifo_V_o_write <= ap_const_logic_1;
        else 
            rxEng_ipMetaFifo_V_o_write <= ap_const_logic_0;
        end if; 
    end process;


    rxEng_ipMetaFifo_V_t_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rxEng_ipMetaFifo_V_t_full_n, ap_predicate_op85_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rxEng_ipMetaFifo_V_t_blk_n <= rxEng_ipMetaFifo_V_t_full_n;
        else 
            rxEng_ipMetaFifo_V_t_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rxEng_ipMetaFifo_V_t_din <= header_header_V_4(127 downto 96);

    rxEng_ipMetaFifo_V_t_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op85_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op85_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rxEng_ipMetaFifo_V_t_write <= ap_const_logic_1;
        else 
            rxEng_ipMetaFifo_V_t_write <= ap_const_logic_0;
        end if; 
    end process;


    rx_process2dropLengt_1_blk_n_assign_proc : process(ap_enable_reg_pp0_iter2, rx_process2dropLengt_1_full_n, ap_predicate_op76_write_state3, ap_block_pp0_stage0)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op76_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            rx_process2dropLengt_1_blk_n <= rx_process2dropLengt_1_full_n;
        else 
            rx_process2dropLengt_1_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    rx_process2dropLengt_1_din <= std_logic_vector(unsigned(trunc_ln647_fu_484_p1) - unsigned(headerWordsDropped_V));

    rx_process2dropLengt_1_write_assign_proc : process(ap_enable_reg_pp0_iter2, ap_predicate_op76_write_state3, ap_block_pp0_stage0_11001)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_predicate_op76_write_state3 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            rx_process2dropLengt_1_write <= ap_const_logic_1;
        else 
            rx_process2dropLengt_1_write <= ap_const_logic_0;
        end if; 
    end process;


    s_axis_tcp_data_TDATA_blk_n_assign_proc : process(ap_start, ap_done_reg, ap_CS_fsm_pp0_stage0, s_axis_tcp_data_TVALID, tmp_nbreadreq_fu_118_p5, ap_block_pp0_stage0)
    begin
        if ((not(((ap_start = ap_const_logic_0) or (ap_done_reg = ap_const_logic_1))) and (tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0))) then 
            s_axis_tcp_data_TDATA_blk_n <= s_axis_tcp_data_TVALID;
        else 
            s_axis_tcp_data_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    s_axis_tcp_data_TREADY_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, tmp_nbreadreq_fu_118_p5, ap_block_pp0_stage0_11001)
    begin
        if (((tmp_nbreadreq_fu_118_p5 = ap_const_lv1_1) and (ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then 
            s_axis_tcp_data_TREADY <= ap_const_logic_1;
        else 
            s_axis_tcp_data_TREADY <= ap_const_logic_0;
        end if; 
    end process;

    select_ln58_1_fu_346_p3 <= 
        tmp_191_fu_333_p3 when (icmp_ln58_1_reg_614(0) = '1') else 
        trunc_ln58_1_reg_622;
    select_ln58_2_fu_352_p3 <= 
        trunc_ln58_1_reg_622 when (icmp_ln58_1_reg_614(0) = '1') else 
        tmp_191_fu_333_p3;
    select_ln58_3_fu_358_p3 <= 
        sub_ln58_fu_340_p2 when (icmp_ln58_1_reg_614(0) = '1') else 
        tmp_191_fu_333_p3;
    select_ln58_4_fu_399_p3 <= 
        tmp_192_fu_389_p4 when (icmp_ln58_1_reg_614(0) = '1') else 
        shl_ln58_fu_383_p2;
    select_ln58_fu_256_p3 <= 
        or_ln60_fu_250_p2 when (icmp_ln58_fu_244_p2(0) = '1') else 
        ap_const_lv22_9F;
    select_ln69_1_fu_570_p3 <= 
        ap_const_lv4_0 when (tmp_last_V_reg_598_pp0_iter1_reg(0) = '1') else 
        add_ln700_fu_564_p2;
    select_ln69_fu_306_p3 <= 
        ap_const_lv16_0 when (s_axis_tcp_data_TLAST(0) = '1') else 
        ap_phi_mux_phi_ln73_phi_fu_170_p4;
    shl_ln58_1_fu_406_p2 <= std_logic_vector(shift_left(unsigned(ap_const_lv160_lc_3),to_integer(unsigned('0' & zext_ln58_2_fu_375_p1(31-1 downto 0)))));
    shl_ln58_fu_383_p2 <= std_logic_vector(shift_left(unsigned(tmp_V_11_fu_330_p1),to_integer(unsigned('0' & zext_ln58_1_fu_371_p1(31-1 downto 0)))));
    shl_ln_fu_545_p3 <= (trunc_ln647_fu_484_p1 & ap_const_lv2_0);
    sub_ln58_1_fu_365_p2 <= std_logic_vector(signed(ap_const_lv8_9F) - signed(select_ln58_1_fu_346_p3));
    sub_ln58_fu_340_p2 <= std_logic_vector(signed(ap_const_lv8_9F) - signed(tmp_191_fu_333_p3));
    tmp_191_fu_333_p3 <= (trunc_ln58_reg_609 & ap_const_lv6_0);
    
    tmp_192_fu_389_p4_proc : process(shl_ln58_fu_383_p2)
    variable vlo_cpy : STD_LOGIC_VECTOR(160+32 - 1 downto 0);
    variable vhi_cpy : STD_LOGIC_VECTOR(160+32 - 1 downto 0);
    variable v0_cpy : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable tmp_192_fu_389_p4_i : integer;
    variable section : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable tmp_mask : STD_LOGIC_VECTOR(160 - 1 downto 0);
    variable resvalue, res_value, res_mask : STD_LOGIC_VECTOR(160 - 1 downto 0);
    begin
        vlo_cpy := (others => '0');
        vlo_cpy(8 - 1 downto 0) := ap_const_lv32_9F(8 - 1 downto 0);
        vhi_cpy := (others => '0');
        vhi_cpy(8 - 1 downto 0) := ap_const_lv32_0(8 - 1 downto 0);
        v0_cpy := shl_ln58_fu_383_p2;
        if (vlo_cpy(8 - 1 downto 0) > vhi_cpy(8 - 1 downto 0)) then
            vhi_cpy(8-1 downto 0) := std_logic_vector(160-1-unsigned(ap_const_lv32_0(8-1 downto 0)));
            vlo_cpy(8-1 downto 0) := std_logic_vector(160-1-unsigned(ap_const_lv32_9F(8-1 downto 0)));
            for tmp_192_fu_389_p4_i in 0 to 160-1 loop
                v0_cpy(tmp_192_fu_389_p4_i) := shl_ln58_fu_383_p2(160-1-tmp_192_fu_389_p4_i);
            end loop;
        end if;
        res_value := std_logic_vector(shift_right(unsigned(v0_cpy), to_integer(unsigned('0' & vlo_cpy(8-1 downto 0)))));

        section := (others=>'0');
        section(8-1 downto 0) := std_logic_vector(unsigned(vhi_cpy(8-1 downto 0)) - unsigned(vlo_cpy(8-1 downto 0)));
        tmp_mask := (others => '1');
        res_mask := std_logic_vector(shift_left(unsigned(tmp_mask),to_integer(unsigned('0' & section(31-1 downto 0)))));
        res_mask := res_mask(160-2 downto 0) & '0';
        resvalue := res_value and not res_mask;
        tmp_192_fu_389_p4 <= resvalue(160-1 downto 0);
    end process;

    tmp_V_11_fu_330_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_data_V_reg_587),160));
    tmp_nbreadreq_fu_118_p5 <= (0=>(s_axis_tcp_data_TVALID), others=>'-');
    trunc_ln58_1_fu_270_p1 <= select_ln58_fu_256_p3(8 - 1 downto 0);
    trunc_ln58_fu_222_p1 <= header_idx_4(2 - 1 downto 0);
    trunc_ln647_fu_484_p1 <= header_header_V_4(4 - 1 downto 0);
    xor_ln58_1_fu_424_p2 <= (ap_const_lv160_lc_3 xor and_ln58_fu_418_p2);
    xor_ln58_fu_274_p2 <= (icmp_ln58_fu_244_p2 xor ap_const_lv1_1);
    xor_ln69_fu_294_p2 <= (s_axis_tcp_data_TLAST xor ap_const_lv1_1);
    zext_ln214_7_fu_553_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(shl_ln_fu_545_p3),16));
    zext_ln58_1_fu_371_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_3_fu_358_p3),160));
    zext_ln58_2_fu_375_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln58_2_fu_352_p3),160));
    zext_ln58_3_fu_379_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(sub_ln58_1_fu_365_p2),160));
    zext_ln58_fu_234_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(Lo_assign_fu_226_p3),23));
end behav;
