//! The interrupt controller, RISC-V: the PLIC.
//!
//! The arch side of the portable `arch::irq` surface, the twin of the aarch64 GIC adapter. Portable
//! code names `arch::irq`, and here it resolves to `drivers::plic`, keeping the driver name inside
//! `arch/` (rule #1, DECISIONS §4). Thin by design: the PLIC does the work.

use core::sync::atomic::{AtomicU16, AtomicUsize, Ordering};

/// Each hart's S-mode PLIC context, read from the device tree's `interrupts-extended` by
/// [`init_contexts`], indexed by hart id. [`CTX_UNKNOWN`] where the tree did not say, in which
/// case [`s_context_of`] falls back to the `2*hart + 1` formula.
///
/// A table, not a formula, because the formula is QEMU `virt`'s layout and not a law: the JH7110's
/// disabled S7 (hart 0) contributes only an M context, so there hart h's S context is `2h`, one
/// off from the formula on every hart, and a kernel using the formula programs its neighbour's
/// context: enables, claims and completes all land one context over, and every external interrupt
/// sits pending forever. See `machine_discovery::plic` and notes/visionfive2.md.
static S_CTX: [AtomicUsize; machine_discovery::plic::MAX_CONTEXT_HARTS] =
    [const { AtomicUsize::new(CTX_UNKNOWN) }; machine_discovery::plic::MAX_CONTEXT_HARTS];
const CTX_UNKNOWN: usize = usize::MAX;

/// **Record the PLIC context layout out of the device tree.** Called once on the boot hart, before
/// anything touches a PLIC context (the PLIC itself is initialized later on every path). A tree
/// that does not state the layout (no PLIC node, no `interrupts-extended`) leaves the table empty
/// and every lookup falls back to the QEMU formula, which is the behavior this kernel always had.
///
/// Prints only when the machine differs from the formula, because that is the fact worth a boot
/// line: on QEMU it is silence, on the JH7110 it is the reason interrupts work.
pub fn init_contexts(dtb_ptr: usize) {
    // SAFETY: the pointer firmware handed us, already parsed by memory::init on this boot, named
    // through the direct map.
    let Ok(dt) =
        (unsafe { dtb::Dtb::from_ptr(super::mmu::phys_to_virt(dtb_ptr as u64) as *const u8) })
    else {
        return;
    };
    let Ok(ctx) = machine_discovery::plic::PlicContexts::from_device_tree(&dt) else {
        return;
    };
    let mut differs = false;
    for (hart, slot) in S_CTX.iter().enumerate() {
        if let Some(c) = ctx.s_context(hart) {
            slot.store(c, Ordering::Relaxed);
            differs |= c != 2 * hart + 1;
        }
    }
    if differs {
        crate::println!(
            "  plic: S contexts from the device tree differ from the 2h+1 formula (expected on \
             the JH7110: the disabled S7 shifts every context down one)"
        );
    }
}

/// Hart `hart`'s S-mode context: the device tree's answer where it gave one, the QEMU `virt`
/// formula where it did not (a hart past the table, or a tree that never said).
fn s_context_of(hart: usize) -> usize {
    match S_CTX.get(hart).map(|s| s.load(Ordering::Relaxed)) {
        Some(c) if c != CTX_UNKNOWN => c,
        _ => 2 * hart + 1,
    }
}

/// This hart's S-mode PLIC context. On RISC-V the logical cpu id equals the hart id (see
/// `send_reschedule`), so the current hart's context is derived from [`S_CTX`], never stored
/// per-CPU. The external-interrupt handler claims and completes against this, so a secondary hart
/// uses its own context, not the boot hart's.
pub fn this_s_context() -> usize {
    s_context_of(crate::cpu::id())
}

/// Per-source target PLIC context, or [`CTX_UNASSIGNED`] until the first `enable` chooses one. A
/// device source's target must be **stable** across re-enables: the handler masks the source when it
/// fires, and the driver's ACK re-enables it (this file's `enable`); re-rolling the target each time
/// would leave the mask and the re-enable on different contexts. Assign once, then reuse. Indexed by
/// source number; QEMU `virt` uses small source ids (the UART is 10, virtio-mmio 1..8).
const CTX_UNASSIGNED: u16 = u16::MAX;
const MAX_SOURCES: usize = 128;
static SOURCE_CTX: [AtomicU16; MAX_SOURCES] =
    [const { AtomicU16::new(CTX_UNASSIGNED) }; MAX_SOURCES];

/// Round-robin cursor for spreading device sources over the online harts' contexts, the PLIC twin of
/// the GIC's `ITARGETSR` distribution. Consecutive sources get consecutive harts regardless of their
/// source numbers.
static NEXT_IRQ_HART: AtomicUsize = AtomicUsize::new(0);

/// The PLIC context a source should target: its stable assignment if it has one, otherwise the next
/// online hart's S-context in the round-robin, opened (its threshold lowered) so that hart can take
/// the interrupt, and recorded so every later re-enable reuses it. Bounded to the online harts, each
/// of which has `SEIE` set in [`init_this_cpu`], so we never route to a hart that would drop it.
fn target_context(source: u32) -> usize {
    let slot = &SOURCE_CTX[source as usize % MAX_SOURCES];
    let existing = slot.load(Ordering::Relaxed);
    if existing != CTX_UNASSIGNED {
        return existing as usize;
    }
    // The k-th ONLINE hart, not index k (first-silicon sweep, 2026-08-14): on the VisionFive 2 the
    // online set is {1,2,3}, and `cursor % count` as an index would route a source to parked hart
    // 0's PLIC context, where it sits pending forever with nothing claiming it (the same wedge as
    // the boot_s_context bug below), and would never route one to online hart 3.
    let hart = crate::smp::nth_online(NEXT_IRQ_HART.fetch_add(1, Ordering::Relaxed));
    let ctx = s_context_of(hart);
    // Open the target hart's context before the first source lands on it. The boot hart runs the
    // enables (test wiring, driver spawn), and the threshold register is global MMIO, so it can open
    // any hart's context. Idempotent, so a race just opens it twice.
    crate::drivers::plic::open_context(ctx);
    // First writer wins, so a racing second enable of the same source agrees on the context.
    match slot.compare_exchange(
        CTX_UNASSIGNED,
        ctx as u16,
        Ordering::Relaxed,
        Ordering::Relaxed,
    ) {
        Ok(_) => ctx,
        Err(other) => other as usize,
    }
}

/// Re-enable (unmask) an interrupt source at the PLIC.
///
/// Called by the `Irq` capability's ACK, after a userspace driver has serviced its device, and once
/// at setup. The external-interrupt handler `disable`d the source at the PLIC when it fired
/// (drivers/plic.rs), so a level-triggered device would not re-fire before the driver read it; this
/// brings the source back. The source is routed to its stable target hart (see [`target_context`]),
/// so device interrupts spread across harts instead of all landing on the boot hart.
pub fn enable(intid: u32) {
    crate::drivers::plic::enable(intid, target_context(intid));
}

/// The PLIC context that targets the **boot hart's** S-mode. This must be derived, not hardcoded
/// to 1: OpenSBI elects the boot hart by lottery, and a kernel that programs hart 0's context
/// while running (and setting `sie.SEIE`) on hart 3 leaves every external interrupt pending at the
/// PLIC forever, with all harts parked in `wfi`. Found by the parity-C disk test hanging on some
/// runs and passing on others, exactly the lottery's coin flip. The hart-to-context mapping itself
/// comes from [`S_CTX`], for the reason recorded there.
pub fn boot_s_context() -> usize {
    s_context_of(super::boot_hartid())
}

/// Bring the interrupt controller up on the boot core. On RISC-V this is the PLIC, but the shared
/// `interrupts_init` that calls this is on the full-boot path, which the port does not reach yet (the
/// RISC-V boot tour halts earlier and initializes the PLIC directly in its device-driver step, from
/// `memory::plic_region`). A no-op until the two paths converge; the PLIC is real (drivers/plic.rs).
pub fn init() {}

/// Per-core interrupt setup, run on each hart as it becomes a scheduler participant (the primary in
/// its boot tour, each secondary in `secondary_main`). Unmasks this hart's software interrupts
/// (`sie.SSIE`), the reschedule-IPI source, so a thread another hart hands it wakes it promptly, and
/// its supervisor external interrupts (`sie.SEIE`), so IRQ affinity ([`enable`]) can route a device
/// source to this hart's PLIC context and have it taken here. The context's threshold is opened, and
/// sources routed, later and by the boot hart (`target_context`); this only unmasks the CSR.
pub fn init_this_cpu() {
    super::exceptions::enable_software_interrupts();
    // Unmask this hart's supervisor external interrupts (`sie.SEIE`) too, so IRQ affinity can route a
    // device source to any online hart and have it actually take the interrupt. Setting SEIE with no
    // source enabled for this hart's context delivers nothing, so this is safe to do here, before the
    // PLIC base is even stored (a secondary runs this as it comes online, ahead of `plic::init`); the
    // context is opened and sources routed later, by the boot hart. The boot hart's own SEIE is set
    // here too (the test path's later `enable_external` becomes a harmless repeat).
    super::exceptions::enable_external();
}

/// Send a reschedule IPI to `target_cpu`. On RISC-V the logical cpu id equals the hart id, and the
/// IPI goes through the SBI, which sets the target hart's `sip.SSIP` so it takes a supervisor
/// software interrupt (`scause` = 1) and drains its inbox. Unlike the PLIC's external interrupts this
/// is a software interrupt, the firmware's mechanism rather than this controller's, but the
/// `arch::irq` seam is the same one aarch64 fills with a GIC SGI.
pub fn send_reschedule(target_cpu: usize) {
    crate::arch::sbi_send_ipi(target_cpu);
}

#[cfg(test)]
mod tests {
    use super::*;

    /// **The context table was filled from the machine's own tree, and it agrees with itself.**
    /// A fresh parse of the live DTB must agree with what `init_contexts` recorded for every
    /// online hart, which proves the boot-path read end to end. It must also agree with the
    /// tree's own answer, not a formula: the QEMU `virt` machine every merge boots follows
    /// `2*hart + 1`, but the VisionFive 2's real U-Boot control DTB does not (bench, 2026-08-21:
    /// hart h's S context there is `2h`, because the disabled S7 contributes only a machine
    /// context). Both machines are witnessed on the host
    /// (`crates/machine_discovery/tests/riscv64_plic_contexts.rs`), which is where the formula-specific
    /// assertion belongs; this test only checks that the live table matches a fresh parse of the
    /// live tree, on whichever machine is actually running it.
    #[test_case]
    fn the_context_table_is_the_machines_own_and_matches_the_formula_here() {
        let ptr = crate::DTB.load(core::sync::atomic::Ordering::Relaxed);
        // SAFETY: the pointer firmware handed us, already parsed several times on this boot.
        let dt =
            unsafe { dtb::Dtb::from_ptr(crate::arch::mmu::phys_to_virt(ptr as u64) as *const u8) }
                .expect("device tree is unreadable");
        let ctx = machine_discovery::plic::PlicContexts::from_device_tree(&dt).expect("the PLIC wiring parses");

        // The online set, so the loop's claim ("every online hart") is the loop's shape.
        for hart in crate::smp::online_cpus() {
            let parsed = ctx
                .s_context(hart)
                .expect("an online hart has an S context in the tree");
            assert_eq!(
                parsed,
                s_context_of(hart),
                "hart {hart}: the live table does not hold the tree's answer",
            );
        }
    }
}
