{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Full Version " "Info: Version 7.2 Build 151 09/26/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 14 01:35:41 2010 " "Info: Processing started: Wed Jul 14 01:35:41 2010" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MicroAddress -c MicroAddress --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MicroAddress -c MicroAddress --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -120 16 184 -104 "clk" "" } { 160 240 272 232 "clk" "" } } } } { "d:/program files/quartus/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "inst2 d\[2\] clk -0.333 ns register " "Info: tsu for register \"inst2\" (data pin = \"d\[2\]\", clock pin = \"clk\") is -0.333 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.550 ns + Longest pin register " "Info: + Longest pin to register delay is 7.550 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d\[2\] 1 PIN PIN_234 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_234; Fanout = 1; PIN Node = 'd\[2\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[2] } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -184 16 184 -168 "d\[6..1\]" "" } { -144 216 288 -128 "d\[1\]" "" } { 160 224 288 176 "d\[3\]" "" } { -144 408 480 -128 "d\[4\]" "" } { 160 416 480 176 "d\[6\]" "" } { 16 216 288 32 "d\[2\]" "" } { 16 408 480 32 "d\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.337 ns) + CELL(0.738 ns) 7.550 ns inst2 2 REG LC_X1_Y26_N2 1 " "Info: 2: + IC(5.337 ns) + CELL(0.738 ns) = 7.550 ns; Loc. = LC_X1_Y26_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.075 ns" { d[2] inst2 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -24 288 352 56 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.213 ns ( 29.31 % ) " "Info: Total cell delay = 2.213 ns ( 29.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.337 ns ( 70.69 % ) " "Info: Total interconnect delay = 5.337 ns ( 70.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.550 ns" { d[2] inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.550 ns" { d[2] {} d[2]~out0 {} inst2 {} } { 0.000ns 0.000ns 5.337ns } { 0.000ns 1.475ns 0.738ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -24 288 352 56 "inst2" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.920 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -120 16 184 -104 "clk" "" } { 160 240 272 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.740 ns) + CELL(0.711 ns) 7.920 ns inst2 2 REG LC_X1_Y26_N2 1 " "Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X1_Y26_N2; Fanout = 1; REG Node = 'inst2'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { clk inst2 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -24 288 352 56 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 27.53 % ) " "Info: Total cell delay = 2.180 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 72.47 % ) " "Info: Total interconnect delay = 5.740 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst2 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.550 ns" { d[2] inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.550 ns" { d[2] {} d[2]~out0 {} inst2 {} } { 0.000ns 0.000ns 5.337ns } { 0.000ns 1.475ns 0.738ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst2 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst2 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk q\[3\] inst4 18.128 ns register " "Info: tco from clock \"clk\" to destination pin \"q\[3\]\" through register \"inst4\" is 18.128 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.920 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -120 16 184 -104 "clk" "" } { 160 240 272 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.740 ns) + CELL(0.711 ns) 7.920 ns inst4 2 REG LC_X6_Y25_N2 1 " "Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { clk inst4 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 27.53 % ) " "Info: Total cell delay = 2.180 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 72.47 % ) " "Info: Total interconnect delay = 5.740 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst4 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.984 ns + Longest register pin " "Info: + Longest register to pin delay is 9.984 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst4 1 REG LC_X6_Y25_N2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst4 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.860 ns) + CELL(2.124 ns) 9.984 ns q\[3\] 2 PIN PIN_128 0 " "Info: 2: + IC(7.860 ns) + CELL(2.124 ns) = 9.984 ns; Loc. = PIN_128; Fanout = 0; PIN Node = 'q\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.984 ns" { inst4 q[3] } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -24 8 184 -8 "q\[6..1\]" "" } { -144 352 380 -128 "q\[1\]" "" } { 16 352 380 32 "q\[2\]" "" } { 160 352 380 176 "q\[3\]" "" } { -144 544 572 -128 "q\[4\]" "" } { 16 544 576 32 "q\[5\]" "" } { 160 544 576 176 "q\[6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.124 ns ( 21.27 % ) " "Info: Total cell delay = 2.124 ns ( 21.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.860 ns ( 78.73 % ) " "Info: Total interconnect delay = 7.860 ns ( 78.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.984 ns" { inst4 q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.984 ns" { inst4 {} q[3] {} } { 0.000ns 7.860ns } { 0.000ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst4 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "9.984 ns" { inst4 q[3] } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "9.984 ns" { inst4 {} q[3] {} } { 0.000ns 7.860ns } { 0.000ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "inst4 d\[3\] clk 1.147 ns register " "Info: th for register \"inst4\" (data pin = \"d\[3\]\", clock pin = \"clk\") is 1.147 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.920 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.920 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK PIN_173 6 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_173; Fanout = 6; CLK Node = 'clk'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -120 16 184 -104 "clk" "" } { 160 240 272 232 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.740 ns) + CELL(0.711 ns) 7.920 ns inst4 2 REG LC_X6_Y25_N2 1 " "Info: 2: + IC(5.740 ns) + CELL(0.711 ns) = 7.920 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.451 ns" { clk inst4 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 27.53 % ) " "Info: Total cell delay = 2.180 ns ( 27.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.740 ns ( 72.47 % ) " "Info: Total interconnect delay = 5.740 ns ( 72.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst4 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.788 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.788 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns d\[3\] 1 PIN PIN_235 1 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_235; Fanout = 1; PIN Node = 'd\[3\]'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[3] } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { -184 16 184 -168 "d\[6..1\]" "" } { -144 216 288 -128 "d\[1\]" "" } { 160 224 288 176 "d\[3\]" "" } { -144 408 480 -128 "d\[4\]" "" } { 160 416 480 176 "d\[6\]" "" } { 16 216 288 32 "d\[2\]" "" } { 16 408 480 32 "d\[5\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(5.004 ns) + CELL(0.309 ns) 6.788 ns inst4 2 REG LC_X6_Y25_N2 1 " "Info: 2: + IC(5.004 ns) + CELL(0.309 ns) = 6.788 ns; Loc. = LC_X6_Y25_N2; Fanout = 1; REG Node = 'inst4'" {  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "5.313 ns" { d[3] inst4 } "NODE_NAME" } } { "MicroAddress.bdf" "" { Schematic "D:/编程/verilog HDL/cpu/MicroAddress/MicroAddress.bdf" { { 120 288 352 200 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.784 ns ( 26.28 % ) " "Info: Total cell delay = 1.784 ns ( 26.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.004 ns ( 73.72 % ) " "Info: Total interconnect delay = 5.004 ns ( 73.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { d[3] inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.788 ns" { d[3] {} d[3]~out0 {} inst4 {} } { 0.000ns 0.000ns 5.004ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "7.920 ns" { clk inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "7.920 ns" { clk {} clk~out0 {} inst4 {} } { 0.000ns 0.000ns 5.740ns } { 0.000ns 1.469ns 0.711ns } "" } } { "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus/quartus/bin/TimingClosureFloorplan.fld" "" "6.788 ns" { d[3] inst4 } "NODE_NAME" } } { "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus/quartus/bin/Technology_Viewer.qrui" "6.788 ns" { d[3] {} d[3]~out0 {} inst4 {} } { 0.000ns 0.000ns 5.004ns } { 0.000ns 1.475ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "138 " "Info: Allocated 138 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 14 01:35:42 2010 " "Info: Processing ended: Wed Jul 14 01:35:42 2010" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
