;redcode
;assert 1
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <-2
	JMN 0, 0
	SUB -0, <-10
	SUB @127, 6
	ADD 130, 9
	SUB @415, @240
	SPL <151, 600
	SPL 0, <-2
	SUB #12, @4
	SLT 121, 40
	JMZ 52, #10
	ADD 130, 9
	SUB #15, @60
	SPL 0, <-2
	SUB -12, @-70
	MOV 121, 40
	ADD 130, 4
	ADD 130, 4
	SUB 0, @0
	SUB 0, @0
	SUB 210, 400
	SUB 1, <-1
	JMZ 0, <-2
	JMP @12, #4
	SUB @127, 6
	DJN -1, @20
	SUB 1, <-1
	SUB 1, <-1
	SUB 1, <-1
	ADD 0, @0
	SUB -0, 900
	CMP -60, <0
	SLT 121, 40
	MOV 207, <-20
	CMP -60, <0
	SUB #121, @706
	MOV -1, <-20
	MOV -1, <-20
	SUB #121, @706
	SUB 71, <-1
	MOV -1, <-20
	MOV 151, 900
	SUB @121, 103
	SLT 121, 40
	SUB @121, 103
	MOV 151, 900
