FIRRTL version 3.3.0
circuit L1_data_cache :%[[
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue1_UInt256",
    "group":"Queue1_UInt<256>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue4_AXI_request_Q_entry",
    "group":"Queue4_AXI_request_Q_entry"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue1_UInt256_1",
    "group":"Queue1_UInt<256>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|Queue1_UInt32",
    "group":"Queue1_UInt<32>"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_1",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_2",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_3",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_4",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_5",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_6",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_7",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_8",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_9",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_10",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_11",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_12",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_13",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_14",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_15",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_16",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_17",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_18",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_19",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_20",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_21",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_22",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_23",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_24",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_25",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_26",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_27",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_28",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_29",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_30",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_31",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_32",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_33",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_34",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|ReadWriteSmem_35",
    "group":"ReadWriteSmem"
  },
  {
    "class":"firrtl.transforms.DedupGroupAnnotation",
    "target":"~L1_data_cache|L1_data_cache",
    "group":"L1_data_cache"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.AXI_REQUEST_STATE",
    "enumTypeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES",
    "definition":{
      "ADDRESS_PHASE":0,
      "WRITE_DATA_PHASE":1,
      "READ_RESPONSE_PHASE":2,
      "WRITE_RESPONSE_PHASE":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.AXI_REQUEST_NEXT_STATE",
    "enumTypeName":"ChaosCore.AXICacheNode$AXI_REQUEST_STATES"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_REQUEST_STATE"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arprot"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arcache"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arlock"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arburst"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arsize"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arlen"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_araddr"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.bits.m_axi_arid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.valid"
  },
  {
    "class":"firrtl.transforms.DontTouchAnnotation",
    "target":"~L1_data_cache|L1_data_cache>AXI_AR.ready"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.io.backend_memory_request.bits.access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.access_width_t",
    "definition":{
      "NONE":0,
      "B":1,
      "HW":2,
      "W":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.io.backend_memory_request.bits.memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.memory_type_t",
    "definition":{
      "NONE":0,
      "LOAD":1,
      "STORE":2
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.DATA_CACHE_STATE",
    "enumTypeName":"ChaosCore.DATA_CACHE_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumDefAnnotation",
    "typeName":"ChaosCore.DATA_CACHE_STATES",
    "definition":{
      "ACTIVE":0,
      "STALL":1,
      "ALLOCATE":2,
      "REPLAY":3
    }
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.DATA_CACHE_NEXT_STATE",
    "enumTypeName":"ChaosCore.DATA_CACHE_STATES"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.active_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.active_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.backend_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.backend_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.replay_memory_type",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.replay_access_width",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache.output_operation",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._active_memory_type_T_1",
    "enumTypeName":"ChaosCore.memory_type_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumComponentAnnotation",
    "target":"L1_data_cache.L1_data_cache._active_access_width_T_1",
    "enumTypeName":"ChaosCore.access_width_t"
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.MSHRs",
    "typeName":"ChaosCore.access_width_t",
    "fields":[
      
    ]
  },
  {
    "class":"chisel3.experimental.EnumAnnotations$EnumVecAnnotation",
    "target":"L1_data_cache.L1_data_cache.MSHRs",
    "typeName":"ChaosCore.memory_type_t",
    "fields":[
      
    ]
  }
]]
  module Queue1_UInt256 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    cmem ram : UInt<256> [1] @[src/main/scala/chisel3/util/Decoupled.scala 256:91]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    infer mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 293:23]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 293:17]
    when io.enq.valid : @[src/main/scala/chisel3/util/Decoupled.scala 297:24]
      connect io.deq.valid, UInt<1>(0h1) @[src/main/scala/chisel3/util/Decoupled.scala 297:39]
    when empty : @[src/main/scala/chisel3/util/Decoupled.scala 298:17]
      connect io.deq.bits, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 299:19]
      connect do_deq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 300:14]
      when io.deq.ready : @[src/main/scala/chisel3/util/Decoupled.scala 301:26]
        connect do_enq, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 301:35]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue4_AXI_request_Q_entry : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_bytes : UInt<7>}}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_bytes : UInt<7>}}, count : UInt<3>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : { write_valid : UInt<1>, write_address : UInt<32>, write_data : UInt<256>, write_bytes : UInt<7>, read_valid : UInt<1>, read_address : UInt<32>, read_bytes : UInt<7>} [4] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    regreset enq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset deq_ptr_value : UInt<2>, clock, reset, UInt<2>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[enq_ptr_value], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
      node wrap = eq(enq_ptr_value, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T = add(enq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect enq_ptr_value, _value_T_1 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      node wrap_1 = eq(deq_ptr_value, UInt<2>(0h3)) @[src/main/scala/chisel3/util/Counter.scala 73:24]
      node _value_T_2 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
      connect deq_ptr_value, _value_T_3 @[src/main/scala/chisel3/util/Counter.scala 77:15]
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<3>(0h4), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T = or(_io_deq_bits_WIRE, UInt<2>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      node _io_deq_bits_T_1 = bits(_io_deq_bits_T, 1, 0) @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[_io_deq_bits_T_1], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<3>(0h4), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue1_UInt256_1 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<256>}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : UInt<256> [1] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<1>(0h1), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module Queue1_UInt32 : @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input clock : Clock @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    input reset : Reset @[src/main/scala/chisel3/util/Decoupled.scala 243:7]
    output io : { flip enq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, deq : { flip ready : UInt<1>, valid : UInt<1>, bits : UInt<32>}, count : UInt<1>} @[src/main/scala/chisel3/util/Decoupled.scala 255:14]

    smem ram : UInt<32> [1] new @[src/main/scala/chisel3/util/Decoupled.scala 256:44]
    wire enq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    wire deq_ptr_value : UInt @[src/main/scala/chisel3/util/Counter.scala 61:73]
    connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 61:73]
    regreset maybe_full : UInt<1>, clock, reset, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 259:27]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 260:33]
    node _empty_T = eq(maybe_full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 261:28]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/chisel3/util/Decoupled.scala 261:25]
    node full = and(ptr_match, maybe_full) @[src/main/scala/chisel3/util/Decoupled.scala 262:24]
    node _do_enq_T = and(io.enq.ready, io.enq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_enq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    connect do_enq, _do_enq_T @[src/main/scala/chisel3/util/Decoupled.scala 263:27]
    node _do_deq_T = and(io.deq.ready, io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    wire do_deq : UInt<1> @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    connect do_deq, _do_deq_T @[src/main/scala/chisel3/util/Decoupled.scala 264:27]
    when do_enq : @[src/main/scala/chisel3/util/Decoupled.scala 269:16]
      infer mport MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 270:8]
      connect MPORT, io.enq.bits @[src/main/scala/chisel3/util/Decoupled.scala 270:24]
    when do_deq : @[src/main/scala/chisel3/util/Decoupled.scala 273:16]
      skip
    node _T = neq(do_enq, do_deq) @[src/main/scala/chisel3/util/Decoupled.scala 276:15]
    when _T : @[src/main/scala/chisel3/util/Decoupled.scala 276:27]
      connect maybe_full, do_enq @[src/main/scala/chisel3/util/Decoupled.scala 277:16]
    when UInt<1>(0h0) : @[src/main/scala/chisel3/util/Decoupled.scala 279:15]
      connect enq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect deq_ptr_value, UInt<1>(0h0) @[src/main/scala/chisel3/util/Counter.scala 98:11]
      connect maybe_full, UInt<1>(0h0) @[src/main/scala/chisel3/util/Decoupled.scala 282:16]
    node _io_deq_valid_T = eq(empty, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 285:19]
    connect io.deq.valid, _io_deq_valid_T @[src/main/scala/chisel3/util/Decoupled.scala 285:16]
    node _io_enq_ready_T = eq(full, UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 286:19]
    connect io.enq.ready, _io_enq_ready_T @[src/main/scala/chisel3/util/Decoupled.scala 286:16]
    node _deq_ptr_next_T = sub(UInt<1>(0h1), UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_1 = tail(_deq_ptr_next_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:57]
    node _deq_ptr_next_T_2 = eq(deq_ptr_value, _deq_ptr_next_T_1) @[src/main/scala/chisel3/util/Decoupled.scala 289:42]
    node _deq_ptr_next_T_3 = add(deq_ptr_value, UInt<1>(0h1)) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node _deq_ptr_next_T_4 = tail(_deq_ptr_next_T_3, 1) @[src/main/scala/chisel3/util/Decoupled.scala 289:84]
    node deq_ptr_next = mux(_deq_ptr_next_T_2, UInt<1>(0h0), _deq_ptr_next_T_4) @[src/main/scala/chisel3/util/Decoupled.scala 289:27]
    node _r_addr_T = mux(do_deq, deq_ptr_next, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 290:33]
    wire r_addr : UInt @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    connect r_addr, _r_addr_T @[src/main/scala/chisel3/util/Decoupled.scala 290:29]
    wire _io_deq_bits_WIRE : UInt @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    invalidate _io_deq_bits_WIRE @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    when UInt<1>(0h1) : @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      connect _io_deq_bits_WIRE, r_addr @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
      read mport io_deq_bits_MPORT = ram[UInt<1>(0h0)], clock @[src/main/scala/chisel3/util/Decoupled.scala 291:28]
    connect io.deq.bits, io_deq_bits_MPORT @[src/main/scala/chisel3/util/Decoupled.scala 291:17]
    node _ptr_diff_T = sub(enq_ptr_value, deq_ptr_value) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node ptr_diff = tail(_ptr_diff_T, 1) @[src/main/scala/chisel3/util/Decoupled.scala 309:32]
    node _io_count_T = and(maybe_full, ptr_match) @[src/main/scala/chisel3/util/Decoupled.scala 312:32]
    node _io_count_T_1 = mux(_io_count_T, UInt<1>(0h1), UInt<1>(0h0)) @[src/main/scala/chisel3/util/Decoupled.scala 312:20]
    node _io_count_T_2 = or(_io_count_T_1, ptr_diff) @[src/main/scala/chisel3/util/Decoupled.scala 312:62]
    connect io.count, _io_count_T_2 @[src/main/scala/chisel3/util/Decoupled.scala 312:14]

  module ReadWriteSmem : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_1 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_2 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_3 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_4 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_5 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_6 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_7 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_8 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_9 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_10 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_11 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_12 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_13 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_14 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_15 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_16 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_17 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_18 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_19 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_20 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_21 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_22 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_23 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_24 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_25 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_26 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_27 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_28 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_29 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_30 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_31 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<8>, flip data_in : UInt<8>, data_out : UInt<8>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<8> [256] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<8>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_32 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_33 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_34 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module ReadWriteSmem_35 : @[src/main/scala/memories/memories.scala 11:7]
    input clock : Clock @[src/main/scala/memories/memories.scala 11:7]
    input reset : Reset @[src/main/scala/memories/memories.scala 11:7]
    output io : { flip enable : UInt<1>, flip wr_en : UInt<1>, flip addr : UInt<6>, flip data_in : UInt<21>, data_out : UInt<21>} @[src/main/scala/memories/memories.scala 12:14]

    cmem ram : UInt<21> [64] @[src/main/scala/memories/memories.scala 21:16]
    reg dataOut : UInt<21>, clock @[src/main/scala/memories/memories.scala 24:20]
    when io.enable : @[src/main/scala/memories/memories.scala 26:21]
      when io.wr_en : @[src/main/scala/memories/memories.scala 27:22]
        write mport MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 28:18]
        connect MPORT, io.data_in @[src/main/scala/memories/memories.scala 28:18]
      read mport dataOut_MPORT = ram[io.addr], clock @[src/main/scala/memories/memories.scala 30:26]
      connect dataOut, dataOut_MPORT @[src/main/scala/memories/memories.scala 30:15]
    connect io.data_out, dataOut @[src/main/scala/memories/memories.scala 33:15]

  module L1_data_cache : @[src/main/scala/L1Cache/L1_data_cache.scala 107:7]
    input clock : Clock @[src/main/scala/L1Cache/L1_data_cache.scala 107:7]
    input reset : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 107:7]
    output AXI_AW : { flip ready : UInt<1>, valid : UInt<1>, bits : { m_axi_awid : UInt<8>, m_axi_awaddr : UInt<32>, m_axi_awlen : UInt<8>, m_axi_awsize : UInt<3>, m_axi_awburst : UInt<2>, m_axi_awlock : UInt<1>, m_axi_awcache : UInt<4>, m_axi_awprot : UInt<3>}} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 75:21]
    output AXI_W : { flip ready : UInt<1>, valid : UInt<1>, bits : { m_axi_wdata : UInt<32>, m_axi_wstrb : UInt<4>, m_axi_wlast : UInt<1>}} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 76:21]
    input AXI_B : { flip ready : UInt<1>, valid : UInt<1>, bits : { m_axi_bid : UInt<8>, m_axi_bresp : UInt<2>}} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 77:21]
    output AXI_AR : { flip ready : UInt<1>, valid : UInt<1>, bits : { m_axi_arid : UInt<8>, m_axi_araddr : UInt<32>, m_axi_arlen : UInt<8>, m_axi_arsize : UInt<3>, m_axi_arburst : UInt<2>, m_axi_arlock : UInt<1>, m_axi_arcache : UInt<4>, m_axi_arprot : UInt<3>}} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 79:21]
    input AXI_R : { flip ready : UInt<1>, valid : UInt<1>, bits : { m_axi_rid : UInt<8>, m_axi_rdata : UInt<32>, m_axi_rresp : UInt<2>, m_axi_rlast : UInt<1>}} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 80:21]
    output io : { flip backend_memory_request : { flip ready : UInt<1>, valid : UInt<1>, bits : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}}, backend_memory_response : { flip ready : UInt<1>, valid : UInt<1>, bits : { data : UInt<32>, MOB_index : UInt<4>}}} @[src/main/scala/L1Cache/L1_data_cache.scala 110:20]

    connect AXI_B.ready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 98:17]
    connect AXI_R.ready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 99:17]
    wire _AXI_AW_bits_WIRE : { m_axi_awid : UInt<8>, m_axi_awaddr : UInt<32>, m_axi_awlen : UInt<8>, m_axi_awsize : UInt<3>, m_axi_awburst : UInt<2>, m_axi_awlock : UInt<1>, m_axi_awcache : UInt<4>, m_axi_awprot : UInt<3>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awprot, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awcache, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awburst, UInt<2>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awsize, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awlen, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awaddr, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect _AXI_AW_bits_WIRE.m_axi_awid, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:32]
    connect AXI_AW.bits, _AXI_AW_bits_WIRE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 102:17]
    connect AXI_AW.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 103:17]
    wire _AXI_W_bits_WIRE : { m_axi_wdata : UInt<32>, m_axi_wstrb : UInt<4>, m_axi_wlast : UInt<1>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:32]
    connect _AXI_W_bits_WIRE.m_axi_wlast, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:32]
    connect _AXI_W_bits_WIRE.m_axi_wstrb, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:32]
    connect _AXI_W_bits_WIRE.m_axi_wdata, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:32]
    connect AXI_W.bits, _AXI_W_bits_WIRE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 105:17]
    connect AXI_W.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 106:17]
    wire _AXI_AR_bits_WIRE : { m_axi_arid : UInt<8>, m_axi_araddr : UInt<32>, m_axi_arlen : UInt<8>, m_axi_arsize : UInt<3>, m_axi_arburst : UInt<2>, m_axi_arlock : UInt<1>, m_axi_arcache : UInt<4>, m_axi_arprot : UInt<3>} @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arprot, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arcache, UInt<4>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arburst, UInt<2>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arsize, UInt<3>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arlen, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_araddr, UInt<32>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect _AXI_AR_bits_WIRE.m_axi_arid, UInt<8>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:32]
    connect AXI_AR.bits, _AXI_AR_bits_WIRE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 108:17]
    connect AXI_AR.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 109:17]
    inst final_response_buffer of Queue1_UInt256 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 113:37]
    connect final_response_buffer.clock, clock
    connect final_response_buffer.reset, reset
    connect final_response_buffer.io.deq.ready, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 114:38]
    connect final_response_buffer.io.enq.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 115:38]
    invalidate final_response_buffer.io.enq.bits @[src/main/scala/NOC/AXI/AXI_cache_node.scala 116:37]
    reg AXI_AW_DATA_BUFFER : UInt<256>, clock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 143:31]
    regreset AXI_REQUEST_STATE : UInt<2>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 179:40]
    wire AXI_REQUEST_NEXT_STATE : UInt<2> @[src/main/scala/NOC/AXI/AXI_cache_node.scala 180:37]
    connect AXI_REQUEST_NEXT_STATE, AXI_REQUEST_STATE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 182:26]
    node _T = asUInt(UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
    node _T_1 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
    node _T_2 = eq(_T, _T_1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
    when _T_2 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
      connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 189:30]
      node _T_3 = and(AXI_AW.ready, AXI_AW.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_3 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 190:24]
        connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 191:32]
      else :
        node _T_4 = and(AXI_AR.ready, AXI_AR.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_4 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 192:30]
          connect AXI_REQUEST_NEXT_STATE, UInt<2>(0h2) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 193:32]
    else :
      node _T_5 = asUInt(UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
      node _T_6 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
      node _T_7 = eq(_T_5, _T_6) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
      when _T_7 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
        node _T_8 = bits(AXI_W.bits.m_axi_wlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 198:35]
        node _T_9 = and(AXI_W.ready, AXI_W.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        node _T_10 = and(_T_8, _T_9) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 198:42]
        when _T_10 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 198:56]
          connect AXI_REQUEST_NEXT_STATE, UInt<2>(0h3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 199:32]
      else :
        node _T_11 = asUInt(UInt<2>(0h3)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
        node _T_12 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
        node _T_13 = eq(_T_11, _T_12) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
        when _T_13 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
          node _T_14 = and(AXI_B.ready, AXI_B.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
          when _T_14 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 204:23]
            connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 205:32]
        else :
          node _T_15 = asUInt(UInt<2>(0h2)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
          node _T_16 = asUInt(AXI_REQUEST_STATE) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
          node _T_17 = eq(_T_15, _T_16) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
          when _T_17 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 184:28]
            node _T_18 = bits(AXI_R.bits.m_axi_rlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 210:35]
            node _T_19 = and(AXI_R.ready, AXI_R.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
            node _T_20 = and(_T_18, _T_19) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 210:42]
            when _T_20 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 210:56]
              connect AXI_REQUEST_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 211:32]
    connect AXI_REQUEST_STATE, AXI_REQUEST_NEXT_STATE @[src/main/scala/NOC/AXI/AXI_cache_node.scala 216:21]
    regreset write_counter : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 222:30]
    regreset read_counter : UInt<32>, clock, reset, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 223:30]
    node _T_21 = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 226:26]
    when _T_21 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 226:63]
      node _T_22 = and(AXI_AW.ready, AXI_AW.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_22 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 227:22]
        connect write_counter, AXI_AW.bits.m_axi_awlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 228:21]
      else :
        node _T_23 = and(AXI_AR.ready, AXI_AR.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_23 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 229:28]
          connect read_counter, AXI_AR.bits.m_axi_arlen @[src/main/scala/NOC/AXI/AXI_cache_node.scala 230:20]
    node _T_24 = eq(AXI_REQUEST_STATE, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 237:26]
    when _T_24 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 237:66]
      connect AXI_W.valid, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 239:28]
      node _AXI_W_bits_m_axi_wdata_T = bits(AXI_AW_DATA_BUFFER, 31, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 240:49]
      connect AXI_W.bits.m_axi_wdata, _AXI_W_bits_m_axi_wdata_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 240:28]
      connect AXI_W.bits.m_axi_wstrb, UInt<4>(0hf) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 241:28]
      node _AXI_W_bits_m_axi_wlast_T = eq(write_counter, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 242:46]
      connect AXI_W.bits.m_axi_wlast, _AXI_W_bits_m_axi_wlast_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 242:28]
      node _T_25 = and(AXI_W.ready, AXI_W.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_25 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 244:21]
        node _write_counter_T = sub(write_counter, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 245:38]
        node _write_counter_T_1 = tail(_write_counter_T, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 245:38]
        connect write_counter, _write_counter_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 245:21]
        node _AXI_AW_DATA_BUFFER_T = dshr(AXI_AW_DATA_BUFFER, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 246:48]
        connect AXI_AW_DATA_BUFFER, _AXI_AW_DATA_BUFFER_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 246:26]
    node _T_26 = eq(AXI_REQUEST_STATE, UInt<2>(0h3)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 251:26]
    when _T_26 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 251:70]
      connect AXI_B.ready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 252:17]
    reg AXI_read_buffer : UInt<256>, clock @[src/main/scala/NOC/AXI/AXI_cache_node.scala 256:28]
    node _T_27 = eq(AXI_REQUEST_STATE, UInt<2>(0h2)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 257:26]
    when _T_27 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 257:69]
      connect AXI_R.ready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 258:17]
      node _T_28 = and(AXI_R.ready, AXI_R.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      node _T_29 = bits(AXI_R.bits.m_axi_rlast, 0, 0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 259:47]
      node _T_30 = and(_T_28, _T_29) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 259:21]
      when _T_30 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 259:54]
        node _final_response_buffer_io_enq_bits_T = dshl(AXI_read_buffer, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 260:61]
        node _final_response_buffer_io_enq_bits_T_1 = or(_final_response_buffer_io_enq_bits_T, AXI_R.bits.m_axi_rdata) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 260:70]
        connect final_response_buffer.io.enq.bits, _final_response_buffer_io_enq_bits_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 260:41]
        connect final_response_buffer.io.enq.valid, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 261:42]
      else :
        node _T_31 = and(AXI_R.ready, AXI_R.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
        when _T_31 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 262:27]
          node _AXI_read_buffer_T = dshl(AXI_read_buffer, UInt<6>(0h20)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 263:43]
          node _AXI_read_buffer_T_1 = or(_AXI_read_buffer_T, AXI_R.bits.m_axi_rdata) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 263:52]
          connect AXI_read_buffer, _AXI_read_buffer_T_1 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 263:23]
    connect AXI_AW.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 268:16]
    connect AXI_AR.valid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 269:16]
    regreset DATA_CACHE_STATE : UInt<2>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 119:58]
    wire DATA_CACHE_NEXT_STATE : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 120:55]
    wire tag_hit_OH : UInt<1>[4] @[src/main/scala/L1Cache/L1_data_cache.scala 122:63]
    wire valid_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 125:63]
    wire valid_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 126:63]
    wire valid_write_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 128:55]
    wire valid_write_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 129:55]
    wire valid_read_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 131:55]
    wire valid_read_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 132:55]
    wire hit_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 134:63]
    wire hit_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 135:71]
    wire hit_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 136:71]
    wire hit_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 137:71]
    wire hit_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 138:63]
    wire miss_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 141:63]
    wire miss_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 142:63]
    wire miss_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 143:63]
    wire miss_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 144:63]
    wire miss_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 145:63]
    wire writeback_data : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 148:63]
    wire writeback_tag : UInt<21> @[src/main/scala/L1Cache/L1_data_cache.scala 149:63]
    wire writeback_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 150:55]
    wire writeback_dirty : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 151:63]
    wire active_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 154:63]
    wire active_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 155:63]
    wire active_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 156:63]
    wire active_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 157:63]
    wire active_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 158:55]
    wire active_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 159:55]
    wire active_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 160:55]
    wire backend_request_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 162:55]
    wire backend_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 163:63]
    wire backend_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 164:63]
    wire backend_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 165:63]
    wire backend_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 166:55]
    wire backend_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 167:55]
    wire replay_request_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 169:55]
    wire replay_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 170:63]
    wire replay_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 171:63]
    wire replay_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 172:63]
    wire replay_memory_type : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 173:55]
    wire replay_access_width : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 174:55]
    wire allocate_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 176:55]
    wire allocate_set : UInt<6> @[src/main/scala/L1Cache/L1_data_cache.scala 177:63]
    wire allocate_tag : UInt<5> @[src/main/scala/L1Cache/L1_data_cache.scala 178:63]
    wire allocate_way : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 179:63]
    wire allocate_cache_line : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 181:55]
    wire MSHR_replay_done : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 183:55]
    wire output_valid : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 185:63]
    wire output_data : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 186:63]
    wire output_address : UInt<32> @[src/main/scala/L1Cache/L1_data_cache.scala 187:63]
    wire output_operation : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 188:55]
    wire output_MOB_index : UInt<4> @[src/main/scala/L1Cache/L1_data_cache.scala 189:55]
    wire data_way : UInt<256> @[src/main/scala/L1Cache/L1_data_cache.scala 191:55]
    node _active_valid_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 198:74]
    node _active_valid_T_1 = or(_active_valid_T, io.backend_memory_request.valid) @[src/main/scala/L1Cache/L1_data_cache.scala 198:103]
    connect active_valid, _active_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 198:49]
    node _active_address_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 199:78]
    node _active_address_T_1 = mux(_active_address_T, replay_address, backend_address) @[src/main/scala/L1Cache/L1_data_cache.scala 199:60]
    connect active_address, _active_address_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 199:49]
    node _active_set_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 200:86]
    node _active_set_T_1 = mux(_active_set_T, replay_set, backend_set) @[src/main/scala/L1Cache/L1_data_cache.scala 200:68]
    connect active_set, _active_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 200:57]
    node _active_tag_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 201:86]
    node _active_tag_T_1 = mux(_active_tag_T, replay_tag, backend_tag) @[src/main/scala/L1Cache/L1_data_cache.scala 201:68]
    connect active_tag, _active_tag_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 201:57]
    node _active_memory_type_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 202:78]
    node _active_memory_type_T_1 = mux(_active_memory_type_T, replay_memory_type, backend_memory_type) @[src/main/scala/L1Cache/L1_data_cache.scala 202:60]
    connect active_memory_type, _active_memory_type_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 202:49]
    node _active_access_width_T = eq(DATA_CACHE_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 203:78]
    node _active_access_width_T_1 = mux(_active_access_width_T, replay_access_width, backend_access_width) @[src/main/scala/L1Cache/L1_data_cache.scala 203:60]
    connect active_access_width, _active_access_width_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 203:49]
    connect active_MOB_index, io.backend_memory_request.bits.MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 204:49]
    node _valid_hit_T = or(tag_hit_OH[0], tag_hit_OH[1]) @[src/main/scala/L1Cache/L1_data_cache.scala 207:64]
    node _valid_hit_T_1 = or(_valid_hit_T, tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 207:64]
    node _valid_hit_T_2 = or(_valid_hit_T_1, tag_hit_OH[3]) @[src/main/scala/L1Cache/L1_data_cache.scala 207:64]
    reg valid_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 207:83]
    connect valid_hit_REG, io.backend_memory_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 207:83]
    node _valid_hit_T_3 = and(_valid_hit_T_2, valid_hit_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 207:73]
    connect valid_hit, _valid_hit_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 207:41]
    node _valid_miss_T = or(tag_hit_OH[0], tag_hit_OH[1]) @[src/main/scala/L1Cache/L1_data_cache.scala 208:65]
    node _valid_miss_T_1 = or(_valid_miss_T, tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 208:65]
    node _valid_miss_T_2 = or(_valid_miss_T_1, tag_hit_OH[3]) @[src/main/scala/L1Cache/L1_data_cache.scala 208:65]
    node _valid_miss_T_3 = eq(_valid_miss_T_2, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 208:44]
    reg valid_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 208:83]
    connect valid_miss_REG, io.backend_memory_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 208:83]
    node _valid_miss_T_4 = and(_valid_miss_T_3, valid_miss_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 208:73]
    connect valid_miss, _valid_miss_T_4 @[src/main/scala/L1Cache/L1_data_cache.scala 208:41]
    node _valid_write_hit_T = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 210:81]
    reg valid_write_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 210:61]
    connect valid_write_hit_REG, _valid_write_hit_T @[src/main/scala/L1Cache/L1_data_cache.scala 210:61]
    node _valid_write_hit_T_1 = and(valid_hit, valid_write_hit_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 210:51]
    connect valid_write_hit, _valid_write_hit_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 210:33]
    node _valid_write_miss_T = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 211:81]
    reg valid_write_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 211:62]
    connect valid_write_miss_REG, _valid_write_miss_T @[src/main/scala/L1Cache/L1_data_cache.scala 211:62]
    node _valid_write_miss_T_1 = and(valid_miss, valid_write_miss_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 211:52]
    connect valid_write_miss, _valid_write_miss_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 211:33]
    node _valid_read_hit_T = eq(active_memory_type, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 213:80]
    reg valid_read_hit_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 213:61]
    connect valid_read_hit_REG, _valid_read_hit_T @[src/main/scala/L1Cache/L1_data_cache.scala 213:61]
    node _valid_read_hit_T_1 = and(valid_hit, valid_read_hit_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 213:51]
    connect valid_read_hit, _valid_read_hit_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 213:33]
    node _valid_read_miss_T = eq(active_memory_type, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 214:81]
    reg valid_read_miss_REG : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 214:62]
    connect valid_read_miss_REG, _valid_read_miss_T @[src/main/scala/L1Cache/L1_data_cache.scala 214:62]
    node _valid_read_miss_T_1 = and(valid_miss, valid_read_miss_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 214:52]
    connect valid_read_miss, _valid_read_miss_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 214:33]
    reg hit_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 216:56]
    connect hit_address_REG, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 216:56]
    connect hit_address, hit_address_REG @[src/main/scala/L1Cache/L1_data_cache.scala 216:41]
    reg hit_set_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 217:56]
    connect hit_set_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 217:56]
    connect hit_set, hit_set_REG @[src/main/scala/L1Cache/L1_data_cache.scala 217:41]
    reg hit_tag_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 218:56]
    connect hit_tag_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 218:56]
    connect hit_tag, hit_tag_REG @[src/main/scala/L1Cache/L1_data_cache.scala 218:41]
    reg hit_MOB_index_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 219:48]
    connect hit_MOB_index_REG, active_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 219:48]
    connect hit_MOB_index, hit_MOB_index_REG @[src/main/scala/L1Cache/L1_data_cache.scala 219:33]
    node hit_way_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 220:78]
    node hit_way_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 220:78]
    node _hit_way_T = cat(hit_way_hi, hit_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 220:78]
    node _hit_way_T_1 = bits(_hit_way_T, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _hit_way_T_2 = bits(_hit_way_T, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _hit_way_T_3 = bits(_hit_way_T, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _hit_way_T_4 = bits(_hit_way_T, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _hit_way_T_5 = mux(_hit_way_T_4, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_way_T_6 = mux(_hit_way_T_3, UInt<4>(0h4), _hit_way_T_5) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_way_T_7 = mux(_hit_way_T_2, UInt<4>(0h2), _hit_way_T_6) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _hit_way_T_8 = mux(_hit_way_T_1, UInt<4>(0h1), _hit_way_T_7) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect hit_way, _hit_way_T_8 @[src/main/scala/L1Cache/L1_data_cache.scala 220:41]
    reg miss_address_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 222:43]
    connect miss_address_REG, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 222:43]
    connect miss_address, miss_address_REG @[src/main/scala/L1Cache/L1_data_cache.scala 222:33]
    reg miss_set_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 223:51]
    connect miss_set_REG, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 223:51]
    connect miss_set, miss_set_REG @[src/main/scala/L1Cache/L1_data_cache.scala 223:41]
    reg miss_tag_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 224:51]
    connect miss_tag_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 224:51]
    connect miss_tag, miss_tag_REG @[src/main/scala/L1Cache/L1_data_cache.scala 224:41]
    reg miss_MOB_index_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 225:43]
    connect miss_MOB_index_REG, active_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 225:43]
    connect miss_MOB_index, miss_MOB_index_REG @[src/main/scala/L1Cache/L1_data_cache.scala 225:33]
    node miss_way_lo = cat(tag_hit_OH[1], tag_hit_OH[0]) @[src/main/scala/L1Cache/L1_data_cache.scala 226:75]
    node miss_way_hi = cat(tag_hit_OH[3], tag_hit_OH[2]) @[src/main/scala/L1Cache/L1_data_cache.scala 226:75]
    node _miss_way_T = cat(miss_way_hi, miss_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 226:75]
    node _miss_way_T_1 = not(_miss_way_T) @[src/main/scala/L1Cache/L1_data_cache.scala 226:62]
    node _miss_way_T_2 = bits(_miss_way_T_1, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_3 = bits(_miss_way_T_1, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_4 = bits(_miss_way_T_1, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_5 = bits(_miss_way_T_1, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 85:71]
    node _miss_way_T_6 = mux(_miss_way_T_5, UInt<4>(0h8), UInt<4>(0h0)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_7 = mux(_miss_way_T_4, UInt<4>(0h4), _miss_way_T_6) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_8 = mux(_miss_way_T_3, UInt<4>(0h2), _miss_way_T_7) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _miss_way_T_9 = mux(_miss_way_T_2, UInt<4>(0h1), _miss_way_T_8) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    connect miss_way, _miss_way_T_9 @[src/main/scala/L1Cache/L1_data_cache.scala 226:41]
    connect backend_request_valid, io.backend_memory_request.valid @[src/main/scala/L1Cache/L1_data_cache.scala 229:33]
    connect backend_address, io.backend_memory_request.bits.addr @[src/main/scala/L1Cache/L1_data_cache.scala 230:41]
    node _backend_set_T = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _backend_set_T_1 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _backend_set_T_2 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _backend_set_T_3 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _backend_set_T_4 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect backend_set, _backend_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 231:49]
    node _backend_tag_T = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _backend_tag_T_1 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _backend_tag_T_2 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _backend_tag_T_3 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _backend_tag_T_4 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect backend_tag, _backend_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 232:49]
    connect backend_memory_type, io.backend_memory_request.bits.memory_type @[src/main/scala/L1Cache/L1_data_cache.scala 233:41]
    connect backend_access_width, io.backend_memory_request.bits.access_width @[src/main/scala/L1Cache/L1_data_cache.scala 234:33]
    inst AXI_request_Q of Queue4_AXI_request_Q_entry @[src/main/scala/L1Cache/L1_data_cache.scala 271:87]
    connect AXI_request_Q.clock, clock
    connect AXI_request_Q.reset, reset
    wire request_non_cacheable_read : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 273:55]
    wire request_non_cacheable_write : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 274:55]
    wire request_cacheable_write_read : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 275:55]
    wire non_cacheable_request_bytes : UInt<2> @[src/main/scala/L1Cache/L1_data_cache.scala 276:55]
    node _T_32 = eq(io.backend_memory_request.bits.access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 278:58]
    when _T_32 : @[src/main/scala/L1Cache/L1_data_cache.scala 278:79]
      connect non_cacheable_request_bytes, UInt<3>(0h4) @[src/main/scala/L1Cache/L1_data_cache.scala 279:45]
    else :
      node _T_33 = eq(io.backend_memory_request.bits.access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 280:64]
      when _T_33 : @[src/main/scala/L1Cache/L1_data_cache.scala 280:86]
        connect non_cacheable_request_bytes, UInt<2>(0h2) @[src/main/scala/L1Cache/L1_data_cache.scala 281:45]
      else :
        connect non_cacheable_request_bytes, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 283:45]
    node _AXI_request_Q_io_enq_valid_T = or(request_non_cacheable_read, request_non_cacheable_write) @[src/main/scala/L1Cache/L1_data_cache.scala 288:101]
    node _AXI_request_Q_io_enq_valid_T_1 = or(_AXI_request_Q_io_enq_valid_T, request_cacheable_write_read) @[src/main/scala/L1Cache/L1_data_cache.scala 288:132]
    connect AXI_request_Q.io.enq.valid, _AXI_request_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 288:65]
    node _AXI_request_Q_io_enq_bits_write_valid_T = or(request_non_cacheable_write, request_cacheable_write_read) @[src/main/scala/L1Cache/L1_data_cache.scala 289:85]
    connect AXI_request_Q.io.enq.bits.write_valid, _AXI_request_Q_io_enq_bits_write_valid_T @[src/main/scala/L1Cache/L1_data_cache.scala 289:49]
    connect AXI_request_Q.io.enq.bits.write_address, writeback_address @[src/main/scala/L1Cache/L1_data_cache.scala 290:49]
    reg AXI_request_Q_io_enq_bits_write_data_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 291:97]
    connect AXI_request_Q_io_enq_bits_write_data_REG, io.backend_memory_request.bits.data @[src/main/scala/L1Cache/L1_data_cache.scala 291:97]
    node _AXI_request_Q_io_enq_bits_write_data_T = mux(request_non_cacheable_write, AXI_request_Q_io_enq_bits_write_data_REG, data_way) @[src/main/scala/L1Cache/L1_data_cache.scala 291:60]
    connect AXI_request_Q.io.enq.bits.write_data, _AXI_request_Q_io_enq_bits_write_data_T @[src/main/scala/L1Cache/L1_data_cache.scala 291:49]
    node _AXI_request_Q_io_enq_bits_write_bytes_T = mux(request_non_cacheable_write, non_cacheable_request_bytes, UInt<6>(0h20)) @[src/main/scala/L1Cache/L1_data_cache.scala 292:60]
    connect AXI_request_Q.io.enq.bits.write_bytes, _AXI_request_Q_io_enq_bits_write_bytes_T @[src/main/scala/L1Cache/L1_data_cache.scala 292:49]
    node _AXI_request_Q_io_enq_bits_read_valid_T = or(request_non_cacheable_read, request_cacheable_write_read) @[src/main/scala/L1Cache/L1_data_cache.scala 295:84]
    connect AXI_request_Q.io.enq.bits.read_valid, _AXI_request_Q_io_enq_bits_read_valid_T @[src/main/scala/L1Cache/L1_data_cache.scala 295:49]
    reg AXI_request_Q_io_enq_bits_read_address_r : UInt<32>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
      connect AXI_request_Q_io_enq_bits_read_address_r, io.backend_memory_request.bits.addr @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
    reg AXI_request_Q_io_enq_bits_read_address_r_1 : UInt<32>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
      connect AXI_request_Q_io_enq_bits_read_address_r_1, AXI_request_Q_io_enq_bits_read_address_r @[src/main/scala/L1Cache/L1_data_cache.scala 296:70]
    connect AXI_request_Q.io.enq.bits.read_address, AXI_request_Q_io_enq_bits_read_address_r_1 @[src/main/scala/L1Cache/L1_data_cache.scala 296:49]
    node _AXI_request_Q_io_enq_bits_read_bytes_T = mux(request_non_cacheable_write, non_cacheable_request_bytes, UInt<6>(0h20)) @[src/main/scala/L1Cache/L1_data_cache.scala 297:60]
    connect AXI_request_Q.io.enq.bits.read_bytes, _AXI_request_Q_io_enq_bits_read_bytes_T @[src/main/scala/L1Cache/L1_data_cache.scala 297:49]
    node write_request_valid = and(AXI_request_Q.io.deq.valid, AXI_request_Q.io.deq.bits.write_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 300:89]
    node read_request_valid = and(AXI_request_Q.io.deq.valid, AXI_request_Q.io.deq.bits.read_valid) @[src/main/scala/L1Cache/L1_data_cache.scala 305:89]
    when write_request_valid : @[src/main/scala/L1Cache/L1_data_cache.scala 310:34]
      node _AXI_AW_valid_T = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 150:55]
      connect AXI_AW.valid, _AXI_AW_valid_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 150:33]
      connect AXI_AW.bits.m_axi_awid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 151:33]
      connect AXI_AW.bits.m_axi_awaddr, AXI_request_Q.io.deq.bits.write_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 152:33]
      node _AXI_AW_bits_m_axi_awlen_T = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:46]
      node _AXI_AW_bits_m_axi_awlen_T_1 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:78]
      node _AXI_AW_bits_m_axi_awlen_T_2 = sub(_AXI_AW_bits_m_axi_awlen_T_1, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:98]
      node _AXI_AW_bits_m_axi_awlen_T_3 = tail(_AXI_AW_bits_m_axi_awlen_T_2, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:98]
      node _AXI_AW_bits_m_axi_awlen_T_4 = mux(_AXI_AW_bits_m_axi_awlen_T, UInt<1>(0h0), _AXI_AW_bits_m_axi_awlen_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:39]
      connect AXI_AW.bits.m_axi_awlen, _AXI_AW_bits_m_axi_awlen_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 153:33]
      connect AXI_AW.bits.m_axi_awsize, UInt<3>(0h5) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 154:33]
      connect AXI_AW.bits.m_axi_awburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 155:33]
      connect AXI_AW.bits.m_axi_awlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 156:33]
      connect AXI_AW.bits.m_axi_awcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 157:33]
      connect AXI_AW.bits.m_axi_awprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 158:33]
      node _T_34 = and(AXI_AW.ready, AXI_AW.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
      when _T_34 : @[src/main/scala/NOC/AXI/AXI_cache_node.scala 160:22]
        connect AXI_AW_DATA_BUFFER, AXI_request_Q.io.deq.bits.write_data @[src/main/scala/NOC/AXI/AXI_cache_node.scala 161:26]
      node _T_35 = and(AXI_AW.ready, AXI_AW.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    when read_request_valid : @[src/main/scala/L1Cache/L1_data_cache.scala 316:33]
      node _AXI_AR_valid_T = eq(AXI_REQUEST_STATE, UInt<1>(0h0)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 125:52]
      connect AXI_AR.valid, _AXI_AR_valid_T @[src/main/scala/NOC/AXI/AXI_cache_node.scala 125:31]
      connect AXI_AR.bits.m_axi_arid, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 126:31]
      connect AXI_AR.bits.m_axi_araddr, AXI_request_Q.io.deq.bits.read_address @[src/main/scala/NOC/AXI/AXI_cache_node.scala 127:31]
      node _AXI_AR_bits_m_axi_arlen_T = lt(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:44]
      node _AXI_AR_bits_m_axi_arlen_T_1 = div(AXI_request_Q.io.deq.bits.read_bytes, UInt<3>(0h4)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:76]
      node _AXI_AR_bits_m_axi_arlen_T_2 = sub(_AXI_AR_bits_m_axi_arlen_T_1, UInt<1>(0h1)) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:96]
      node _AXI_AR_bits_m_axi_arlen_T_3 = tail(_AXI_AR_bits_m_axi_arlen_T_2, 1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:96]
      node _AXI_AR_bits_m_axi_arlen_T_4 = mux(_AXI_AR_bits_m_axi_arlen_T, UInt<1>(0h0), _AXI_AR_bits_m_axi_arlen_T_3) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:37]
      connect AXI_AR.bits.m_axi_arlen, _AXI_AR_bits_m_axi_arlen_T_4 @[src/main/scala/NOC/AXI/AXI_cache_node.scala 128:31]
      connect AXI_AR.bits.m_axi_arsize, UInt<3>(0h5) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 129:31]
      connect AXI_AR.bits.m_axi_arburst, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 130:31]
      connect AXI_AR.bits.m_axi_arlock, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 131:31]
      connect AXI_AR.bits.m_axi_arcache, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 132:31]
      connect AXI_AR.bits.m_axi_arprot, UInt<1>(0h0) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 133:31]
      node _T_36 = and(AXI_AR.ready, AXI_AR.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    inst cacheable_response_Q of Queue1_UInt256_1 @[src/main/scala/L1Cache/L1_data_cache.scala 325:63]
    connect cacheable_response_Q.clock, clock
    connect cacheable_response_Q.reset, reset
    inst non_cacheable_response_Q of Queue1_UInt32 @[src/main/scala/L1Cache/L1_data_cache.scala 326:55]
    connect non_cacheable_response_Q.clock, clock
    connect non_cacheable_response_Q.reset, reset
    inst data_memories_0 of ReadWriteSmem @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_0.clock, clock
    connect data_memories_0.reset, reset
    inst data_memories_1 of ReadWriteSmem_1 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_1.clock, clock
    connect data_memories_1.reset, reset
    inst data_memories_2 of ReadWriteSmem_2 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_2.clock, clock
    connect data_memories_2.reset, reset
    inst data_memories_3 of ReadWriteSmem_3 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_3.clock, clock
    connect data_memories_3.reset, reset
    inst data_memories_4 of ReadWriteSmem_4 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_4.clock, clock
    connect data_memories_4.reset, reset
    inst data_memories_5 of ReadWriteSmem_5 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_5.clock, clock
    connect data_memories_5.reset, reset
    inst data_memories_6 of ReadWriteSmem_6 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_6.clock, clock
    connect data_memories_6.reset, reset
    inst data_memories_7 of ReadWriteSmem_7 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_7.clock, clock
    connect data_memories_7.reset, reset
    inst data_memories_8 of ReadWriteSmem_8 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_8.clock, clock
    connect data_memories_8.reset, reset
    inst data_memories_9 of ReadWriteSmem_9 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_9.clock, clock
    connect data_memories_9.reset, reset
    inst data_memories_10 of ReadWriteSmem_10 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_10.clock, clock
    connect data_memories_10.reset, reset
    inst data_memories_11 of ReadWriteSmem_11 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_11.clock, clock
    connect data_memories_11.reset, reset
    inst data_memories_12 of ReadWriteSmem_12 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_12.clock, clock
    connect data_memories_12.reset, reset
    inst data_memories_13 of ReadWriteSmem_13 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_13.clock, clock
    connect data_memories_13.reset, reset
    inst data_memories_14 of ReadWriteSmem_14 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_14.clock, clock
    connect data_memories_14.reset, reset
    inst data_memories_15 of ReadWriteSmem_15 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_15.clock, clock
    connect data_memories_15.reset, reset
    inst data_memories_16 of ReadWriteSmem_16 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_16.clock, clock
    connect data_memories_16.reset, reset
    inst data_memories_17 of ReadWriteSmem_17 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_17.clock, clock
    connect data_memories_17.reset, reset
    inst data_memories_18 of ReadWriteSmem_18 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_18.clock, clock
    connect data_memories_18.reset, reset
    inst data_memories_19 of ReadWriteSmem_19 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_19.clock, clock
    connect data_memories_19.reset, reset
    inst data_memories_20 of ReadWriteSmem_20 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_20.clock, clock
    connect data_memories_20.reset, reset
    inst data_memories_21 of ReadWriteSmem_21 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_21.clock, clock
    connect data_memories_21.reset, reset
    inst data_memories_22 of ReadWriteSmem_22 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_22.clock, clock
    connect data_memories_22.reset, reset
    inst data_memories_23 of ReadWriteSmem_23 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_23.clock, clock
    connect data_memories_23.reset, reset
    inst data_memories_24 of ReadWriteSmem_24 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_24.clock, clock
    connect data_memories_24.reset, reset
    inst data_memories_25 of ReadWriteSmem_25 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_25.clock, clock
    connect data_memories_25.reset, reset
    inst data_memories_26 of ReadWriteSmem_26 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_26.clock, clock
    connect data_memories_26.reset, reset
    inst data_memories_27 of ReadWriteSmem_27 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_27.clock, clock
    connect data_memories_27.reset, reset
    inst data_memories_28 of ReadWriteSmem_28 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_28.clock, clock
    connect data_memories_28.reset, reset
    inst data_memories_29 of ReadWriteSmem_29 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_29.clock, clock
    connect data_memories_29.reset, reset
    inst data_memories_30 of ReadWriteSmem_30 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_30.clock, clock
    connect data_memories_30.reset, reset
    inst data_memories_31 of ReadWriteSmem_31 @[src/main/scala/L1Cache/L1_data_cache.scala 333:94]
    connect data_memories_31.clock, clock
    connect data_memories_31.reset, reset
    wire data_memories_wr_en : UInt<1>[32] @[src/main/scala/L1Cache/L1_data_cache.scala 334:47]
    wire data_memories_data_in : UInt<8>[32] @[src/main/scala/L1Cache/L1_data_cache.scala 335:47]
    node _word_offset_T = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_1 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_2 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_3 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_1 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_2 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_3 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_1 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_2 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_3 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_2 = and(_word_offset_match_T, _word_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_3 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match = and(_word_offset_match_T_2, _word_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_2 = and(_half_word_offset_match_T, _half_word_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_3 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match = and(_half_word_offset_match_T_2, _half_word_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T = eq(word_offset, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_1 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_2 = and(_byte_offset_match_T, _byte_offset_match_T_1) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_3 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match = and(_byte_offset_match_T_2, _byte_offset_match_T_3) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_0_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_0_T_1 = or(word_offset_match, half_word_offset_match) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_0_T_2 = or(_data_memories_wr_en_0_T_1, byte_offset_match) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_0_T_3 = or(_data_memories_wr_en_0_T, _data_memories_wr_en_0_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[0], _data_memories_wr_en_0_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_4 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_5 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_1 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_6 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_7 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_4 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_5 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_6 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_1 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_7 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_4 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_5 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_6 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_7 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_1 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_4 = eq(word_offset_1, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_5 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_6 = and(_word_offset_match_T_4, _word_offset_match_T_5) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_7 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_1 = and(_word_offset_match_T_6, _word_offset_match_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_4 = eq(word_offset_1, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_5 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_6 = and(_half_word_offset_match_T_4, _half_word_offset_match_T_5) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_7 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_1 = and(_half_word_offset_match_T_6, _half_word_offset_match_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_4 = eq(word_offset_1, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_5 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_6 = and(_byte_offset_match_T_4, _byte_offset_match_T_5) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_7 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_1 = and(_byte_offset_match_T_6, _byte_offset_match_T_7) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_1_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_1_T_1 = or(word_offset_match_1, half_word_offset_match_1) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_1_T_2 = or(_data_memories_wr_en_1_T_1, byte_offset_match_1) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_1_T_3 = or(_data_memories_wr_en_1_T, _data_memories_wr_en_1_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[1], _data_memories_wr_en_1_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_8 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_9 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_2 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_10 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_11 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_8 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_9 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_10 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_2 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_11 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_8 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_9 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_10 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_11 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_2 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_8 = eq(word_offset_2, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_9 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_10 = and(_word_offset_match_T_8, _word_offset_match_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_11 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_2 = and(_word_offset_match_T_10, _word_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_8 = eq(word_offset_2, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_9 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_10 = and(_half_word_offset_match_T_8, _half_word_offset_match_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_11 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_2 = and(_half_word_offset_match_T_10, _half_word_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_8 = eq(word_offset_2, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_9 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_10 = and(_byte_offset_match_T_8, _byte_offset_match_T_9) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_11 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_2 = and(_byte_offset_match_T_10, _byte_offset_match_T_11) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_2_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_2_T_1 = or(word_offset_match_2, half_word_offset_match_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_2_T_2 = or(_data_memories_wr_en_2_T_1, byte_offset_match_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_2_T_3 = or(_data_memories_wr_en_2_T, _data_memories_wr_en_2_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[2], _data_memories_wr_en_2_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_12 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_13 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_3 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_14 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_15 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_12 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_13 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_14 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_3 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_15 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_12 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_13 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_14 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_15 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_3 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_12 = eq(word_offset_3, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_14 = and(_word_offset_match_T_12, _word_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_15 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_3 = and(_word_offset_match_T_14, _word_offset_match_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_12 = eq(word_offset_3, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_14 = and(_half_word_offset_match_T_12, _half_word_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_15 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_3 = and(_half_word_offset_match_T_14, _half_word_offset_match_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_12 = eq(word_offset_3, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_13 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_14 = and(_byte_offset_match_T_12, _byte_offset_match_T_13) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_15 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_3 = and(_byte_offset_match_T_14, _byte_offset_match_T_15) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_3_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_3_T_1 = or(word_offset_match_3, half_word_offset_match_3) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_3_T_2 = or(_data_memories_wr_en_3_T_1, byte_offset_match_3) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_3_T_3 = or(_data_memories_wr_en_3_T, _data_memories_wr_en_3_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[3], _data_memories_wr_en_3_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_16 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_17 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_4 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_18 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_19 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_16 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_17 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_18 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_4 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_19 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_16 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_17 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_18 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_19 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_4 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_16 = eq(word_offset_4, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_17 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_18 = and(_word_offset_match_T_16, _word_offset_match_T_17) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_19 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_4 = and(_word_offset_match_T_18, _word_offset_match_T_19) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_16 = eq(word_offset_4, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_17 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_18 = and(_half_word_offset_match_T_16, _half_word_offset_match_T_17) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_19 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_4 = and(_half_word_offset_match_T_18, _half_word_offset_match_T_19) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_16 = eq(word_offset_4, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_17 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_18 = and(_byte_offset_match_T_16, _byte_offset_match_T_17) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_19 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_4 = and(_byte_offset_match_T_18, _byte_offset_match_T_19) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_4_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_4_T_1 = or(word_offset_match_4, half_word_offset_match_4) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_4_T_2 = or(_data_memories_wr_en_4_T_1, byte_offset_match_4) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_4_T_3 = or(_data_memories_wr_en_4_T, _data_memories_wr_en_4_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[4], _data_memories_wr_en_4_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_20 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_21 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_5 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_22 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_23 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_20 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_21 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_22 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_5 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_23 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_20 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_21 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_22 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_23 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_5 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_20 = eq(word_offset_5, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_22 = and(_word_offset_match_T_20, _word_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_23 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_5 = and(_word_offset_match_T_22, _word_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_20 = eq(word_offset_5, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_22 = and(_half_word_offset_match_T_20, _half_word_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_23 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_5 = and(_half_word_offset_match_T_22, _half_word_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_20 = eq(word_offset_5, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_21 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_22 = and(_byte_offset_match_T_20, _byte_offset_match_T_21) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_23 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_5 = and(_byte_offset_match_T_22, _byte_offset_match_T_23) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_5_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_5_T_1 = or(word_offset_match_5, half_word_offset_match_5) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_5_T_2 = or(_data_memories_wr_en_5_T_1, byte_offset_match_5) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_5_T_3 = or(_data_memories_wr_en_5_T, _data_memories_wr_en_5_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[5], _data_memories_wr_en_5_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_24 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_25 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_6 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_26 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_27 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_24 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_25 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_26 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_6 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_27 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_24 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_25 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_26 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_27 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_6 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_24 = eq(word_offset_6, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_25 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_26 = and(_word_offset_match_T_24, _word_offset_match_T_25) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_27 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_6 = and(_word_offset_match_T_26, _word_offset_match_T_27) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_24 = eq(word_offset_6, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_25 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_26 = and(_half_word_offset_match_T_24, _half_word_offset_match_T_25) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_27 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_6 = and(_half_word_offset_match_T_26, _half_word_offset_match_T_27) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_24 = eq(word_offset_6, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_25 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_26 = and(_byte_offset_match_T_24, _byte_offset_match_T_25) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_27 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_6 = and(_byte_offset_match_T_26, _byte_offset_match_T_27) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_6_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_6_T_1 = or(word_offset_match_6, half_word_offset_match_6) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_6_T_2 = or(_data_memories_wr_en_6_T_1, byte_offset_match_6) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_6_T_3 = or(_data_memories_wr_en_6_T, _data_memories_wr_en_6_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[6], _data_memories_wr_en_6_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_28 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_29 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_7 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_30 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_31 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_28 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_29 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_30 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_7 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_31 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_28 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_29 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_30 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_31 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_7 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_28 = eq(word_offset_7, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_29 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_30 = and(_word_offset_match_T_28, _word_offset_match_T_29) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_31 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_7 = and(_word_offset_match_T_30, _word_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_28 = eq(word_offset_7, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_29 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_30 = and(_half_word_offset_match_T_28, _half_word_offset_match_T_29) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_31 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_7 = and(_half_word_offset_match_T_30, _half_word_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_28 = eq(word_offset_7, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_29 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_30 = and(_byte_offset_match_T_28, _byte_offset_match_T_29) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_31 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_7 = and(_byte_offset_match_T_30, _byte_offset_match_T_31) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_7_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_7_T_1 = or(word_offset_match_7, half_word_offset_match_7) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_7_T_2 = or(_data_memories_wr_en_7_T_1, byte_offset_match_7) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_7_T_3 = or(_data_memories_wr_en_7_T, _data_memories_wr_en_7_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[7], _data_memories_wr_en_7_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_32 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_33 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_8 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_34 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_35 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_32 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_33 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_34 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_8 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_35 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_32 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_33 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_34 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_35 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_8 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_32 = eq(word_offset_8, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_33 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_34 = and(_word_offset_match_T_32, _word_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_35 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_8 = and(_word_offset_match_T_34, _word_offset_match_T_35) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_32 = eq(word_offset_8, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_33 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_34 = and(_half_word_offset_match_T_32, _half_word_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_35 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_8 = and(_half_word_offset_match_T_34, _half_word_offset_match_T_35) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_32 = eq(word_offset_8, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_33 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_34 = and(_byte_offset_match_T_32, _byte_offset_match_T_33) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_35 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_8 = and(_byte_offset_match_T_34, _byte_offset_match_T_35) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_8_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_8_T_1 = or(word_offset_match_8, half_word_offset_match_8) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_8_T_2 = or(_data_memories_wr_en_8_T_1, byte_offset_match_8) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_8_T_3 = or(_data_memories_wr_en_8_T, _data_memories_wr_en_8_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[8], _data_memories_wr_en_8_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_36 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_37 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_9 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_38 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_39 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_36 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_37 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_38 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_9 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_39 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_36 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_37 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_38 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_39 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_9 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_36 = eq(word_offset_9, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_37 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_38 = and(_word_offset_match_T_36, _word_offset_match_T_37) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_39 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_9 = and(_word_offset_match_T_38, _word_offset_match_T_39) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_36 = eq(word_offset_9, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_37 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_38 = and(_half_word_offset_match_T_36, _half_word_offset_match_T_37) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_39 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_9 = and(_half_word_offset_match_T_38, _half_word_offset_match_T_39) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_36 = eq(word_offset_9, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_37 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_38 = and(_byte_offset_match_T_36, _byte_offset_match_T_37) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_39 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_9 = and(_byte_offset_match_T_38, _byte_offset_match_T_39) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_9_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_9_T_1 = or(word_offset_match_9, half_word_offset_match_9) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_9_T_2 = or(_data_memories_wr_en_9_T_1, byte_offset_match_9) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_9_T_3 = or(_data_memories_wr_en_9_T, _data_memories_wr_en_9_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[9], _data_memories_wr_en_9_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_40 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_41 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_10 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_42 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_43 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_40 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_41 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_42 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_10 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_43 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_40 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_41 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_42 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_43 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_10 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_40 = eq(word_offset_10, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_42 = and(_word_offset_match_T_40, _word_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_43 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_10 = and(_word_offset_match_T_42, _word_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_40 = eq(word_offset_10, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_42 = and(_half_word_offset_match_T_40, _half_word_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_43 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_10 = and(_half_word_offset_match_T_42, _half_word_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_40 = eq(word_offset_10, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_41 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_42 = and(_byte_offset_match_T_40, _byte_offset_match_T_41) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_43 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_10 = and(_byte_offset_match_T_42, _byte_offset_match_T_43) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_10_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_10_T_1 = or(word_offset_match_10, half_word_offset_match_10) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_10_T_2 = or(_data_memories_wr_en_10_T_1, byte_offset_match_10) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_10_T_3 = or(_data_memories_wr_en_10_T, _data_memories_wr_en_10_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[10], _data_memories_wr_en_10_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_44 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_45 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_11 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_46 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_47 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_44 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_45 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_46 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_11 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_47 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_44 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_45 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_46 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_47 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_11 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_44 = eq(word_offset_11, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_45 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_46 = and(_word_offset_match_T_44, _word_offset_match_T_45) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_47 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_11 = and(_word_offset_match_T_46, _word_offset_match_T_47) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_44 = eq(word_offset_11, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_45 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_46 = and(_half_word_offset_match_T_44, _half_word_offset_match_T_45) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_47 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_11 = and(_half_word_offset_match_T_46, _half_word_offset_match_T_47) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_44 = eq(word_offset_11, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_45 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_46 = and(_byte_offset_match_T_44, _byte_offset_match_T_45) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_47 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_11 = and(_byte_offset_match_T_46, _byte_offset_match_T_47) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_11_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_11_T_1 = or(word_offset_match_11, half_word_offset_match_11) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_11_T_2 = or(_data_memories_wr_en_11_T_1, byte_offset_match_11) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_11_T_3 = or(_data_memories_wr_en_11_T, _data_memories_wr_en_11_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[11], _data_memories_wr_en_11_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_48 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_49 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_12 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_50 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_51 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_48 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_49 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_50 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_12 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_51 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_48 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_49 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_50 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_51 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_12 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_48 = eq(word_offset_12, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_49 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_50 = and(_word_offset_match_T_48, _word_offset_match_T_49) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_51 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_12 = and(_word_offset_match_T_50, _word_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_48 = eq(word_offset_12, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_49 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_50 = and(_half_word_offset_match_T_48, _half_word_offset_match_T_49) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_51 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_12 = and(_half_word_offset_match_T_50, _half_word_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_48 = eq(word_offset_12, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_49 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_50 = and(_byte_offset_match_T_48, _byte_offset_match_T_49) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_51 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_12 = and(_byte_offset_match_T_50, _byte_offset_match_T_51) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_12_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_12_T_1 = or(word_offset_match_12, half_word_offset_match_12) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_12_T_2 = or(_data_memories_wr_en_12_T_1, byte_offset_match_12) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_12_T_3 = or(_data_memories_wr_en_12_T, _data_memories_wr_en_12_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[12], _data_memories_wr_en_12_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_52 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_53 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_13 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_54 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_55 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_52 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_53 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_54 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_13 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_55 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_52 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_53 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_54 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_55 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_13 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_52 = eq(word_offset_13, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_53 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_54 = and(_word_offset_match_T_52, _word_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_55 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_13 = and(_word_offset_match_T_54, _word_offset_match_T_55) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_52 = eq(word_offset_13, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_53 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_54 = and(_half_word_offset_match_T_52, _half_word_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_55 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_13 = and(_half_word_offset_match_T_54, _half_word_offset_match_T_55) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_52 = eq(word_offset_13, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_53 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_54 = and(_byte_offset_match_T_52, _byte_offset_match_T_53) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_55 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_13 = and(_byte_offset_match_T_54, _byte_offset_match_T_55) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_13_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_13_T_1 = or(word_offset_match_13, half_word_offset_match_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_13_T_2 = or(_data_memories_wr_en_13_T_1, byte_offset_match_13) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_13_T_3 = or(_data_memories_wr_en_13_T, _data_memories_wr_en_13_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[13], _data_memories_wr_en_13_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_56 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_57 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_14 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_58 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_59 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_56 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_57 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_58 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_14 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_59 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_56 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_57 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_58 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_59 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_14 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_56 = eq(word_offset_14, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_57 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_58 = and(_word_offset_match_T_56, _word_offset_match_T_57) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_59 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_14 = and(_word_offset_match_T_58, _word_offset_match_T_59) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_56 = eq(word_offset_14, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_57 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_58 = and(_half_word_offset_match_T_56, _half_word_offset_match_T_57) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_59 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_14 = and(_half_word_offset_match_T_58, _half_word_offset_match_T_59) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_56 = eq(word_offset_14, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_57 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_58 = and(_byte_offset_match_T_56, _byte_offset_match_T_57) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_59 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_14 = and(_byte_offset_match_T_58, _byte_offset_match_T_59) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_14_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_14_T_1 = or(word_offset_match_14, half_word_offset_match_14) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_14_T_2 = or(_data_memories_wr_en_14_T_1, byte_offset_match_14) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_14_T_3 = or(_data_memories_wr_en_14_T, _data_memories_wr_en_14_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[14], _data_memories_wr_en_14_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_60 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_61 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_15 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_62 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_63 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_60 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_61 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_62 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_15 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_63 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_60 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_61 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_62 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_63 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_15 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_60 = eq(word_offset_15, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_62 = and(_word_offset_match_T_60, _word_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_63 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_15 = and(_word_offset_match_T_62, _word_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_60 = eq(word_offset_15, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_62 = and(_half_word_offset_match_T_60, _half_word_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_63 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_15 = and(_half_word_offset_match_T_62, _half_word_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_60 = eq(word_offset_15, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_61 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_62 = and(_byte_offset_match_T_60, _byte_offset_match_T_61) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_63 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_15 = and(_byte_offset_match_T_62, _byte_offset_match_T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_15_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_15_T_1 = or(word_offset_match_15, half_word_offset_match_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_15_T_2 = or(_data_memories_wr_en_15_T_1, byte_offset_match_15) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_15_T_3 = or(_data_memories_wr_en_15_T, _data_memories_wr_en_15_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[15], _data_memories_wr_en_15_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_64 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_65 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_16 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_66 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_67 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_64 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_65 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_66 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_16 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_67 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_64 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_65 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_66 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_67 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_16 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_64 = eq(word_offset_16, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_65 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_66 = and(_word_offset_match_T_64, _word_offset_match_T_65) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_67 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_16 = and(_word_offset_match_T_66, _word_offset_match_T_67) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_64 = eq(word_offset_16, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_65 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_66 = and(_half_word_offset_match_T_64, _half_word_offset_match_T_65) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_67 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_16 = and(_half_word_offset_match_T_66, _half_word_offset_match_T_67) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_64 = eq(word_offset_16, UInt<5>(0h10)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_65 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_66 = and(_byte_offset_match_T_64, _byte_offset_match_T_65) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_67 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_16 = and(_byte_offset_match_T_66, _byte_offset_match_T_67) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_16_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_16_T_1 = or(word_offset_match_16, half_word_offset_match_16) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_16_T_2 = or(_data_memories_wr_en_16_T_1, byte_offset_match_16) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_16_T_3 = or(_data_memories_wr_en_16_T, _data_memories_wr_en_16_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[16], _data_memories_wr_en_16_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_68 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_69 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_17 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_70 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_71 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_68 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_69 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_70 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_17 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_71 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_68 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_69 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_70 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_71 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_17 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_68 = eq(word_offset_17, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_69 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_70 = and(_word_offset_match_T_68, _word_offset_match_T_69) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_71 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_17 = and(_word_offset_match_T_70, _word_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_68 = eq(word_offset_17, UInt<4>(0h8)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_69 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_70 = and(_half_word_offset_match_T_68, _half_word_offset_match_T_69) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_71 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_17 = and(_half_word_offset_match_T_70, _half_word_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_68 = eq(word_offset_17, UInt<5>(0h11)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_69 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_70 = and(_byte_offset_match_T_68, _byte_offset_match_T_69) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_71 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_17 = and(_byte_offset_match_T_70, _byte_offset_match_T_71) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_17_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_17_T_1 = or(word_offset_match_17, half_word_offset_match_17) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_17_T_2 = or(_data_memories_wr_en_17_T_1, byte_offset_match_17) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_17_T_3 = or(_data_memories_wr_en_17_T, _data_memories_wr_en_17_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[17], _data_memories_wr_en_17_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_72 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_73 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_18 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_74 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_75 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_72 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_73 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_74 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_18 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_75 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_72 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_73 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_74 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_75 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_18 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_72 = eq(word_offset_18, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_73 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_74 = and(_word_offset_match_T_72, _word_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_75 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_18 = and(_word_offset_match_T_74, _word_offset_match_T_75) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_72 = eq(word_offset_18, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_73 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_74 = and(_half_word_offset_match_T_72, _half_word_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_75 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_18 = and(_half_word_offset_match_T_74, _half_word_offset_match_T_75) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_72 = eq(word_offset_18, UInt<5>(0h12)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_73 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_74 = and(_byte_offset_match_T_72, _byte_offset_match_T_73) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_75 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_18 = and(_byte_offset_match_T_74, _byte_offset_match_T_75) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_18_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_18_T_1 = or(word_offset_match_18, half_word_offset_match_18) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_18_T_2 = or(_data_memories_wr_en_18_T_1, byte_offset_match_18) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_18_T_3 = or(_data_memories_wr_en_18_T, _data_memories_wr_en_18_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[18], _data_memories_wr_en_18_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_76 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_77 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_19 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_78 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_79 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_76 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_77 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_78 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_19 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_79 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_76 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_77 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_78 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_79 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_19 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_76 = eq(word_offset_19, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_77 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_78 = and(_word_offset_match_T_76, _word_offset_match_T_77) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_79 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_19 = and(_word_offset_match_T_78, _word_offset_match_T_79) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_76 = eq(word_offset_19, UInt<4>(0h9)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_77 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_78 = and(_half_word_offset_match_T_76, _half_word_offset_match_T_77) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_79 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_19 = and(_half_word_offset_match_T_78, _half_word_offset_match_T_79) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_76 = eq(word_offset_19, UInt<5>(0h13)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_77 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_78 = and(_byte_offset_match_T_76, _byte_offset_match_T_77) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_79 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_19 = and(_byte_offset_match_T_78, _byte_offset_match_T_79) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_19_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_19_T_1 = or(word_offset_match_19, half_word_offset_match_19) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_19_T_2 = or(_data_memories_wr_en_19_T_1, byte_offset_match_19) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_19_T_3 = or(_data_memories_wr_en_19_T, _data_memories_wr_en_19_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[19], _data_memories_wr_en_19_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_80 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_81 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_20 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_82 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_83 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_80 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_81 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_82 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_20 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_83 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_80 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_81 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_82 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_83 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_20 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_80 = eq(word_offset_20, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_82 = and(_word_offset_match_T_80, _word_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_83 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_20 = and(_word_offset_match_T_82, _word_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_80 = eq(word_offset_20, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_82 = and(_half_word_offset_match_T_80, _half_word_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_83 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_20 = and(_half_word_offset_match_T_82, _half_word_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_80 = eq(word_offset_20, UInt<5>(0h14)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_81 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_82 = and(_byte_offset_match_T_80, _byte_offset_match_T_81) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_83 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_20 = and(_byte_offset_match_T_82, _byte_offset_match_T_83) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_20_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_20_T_1 = or(word_offset_match_20, half_word_offset_match_20) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_20_T_2 = or(_data_memories_wr_en_20_T_1, byte_offset_match_20) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_20_T_3 = or(_data_memories_wr_en_20_T, _data_memories_wr_en_20_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[20], _data_memories_wr_en_20_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_84 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_85 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_21 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_86 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_87 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_84 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_85 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_86 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_21 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_87 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_84 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_85 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_86 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_87 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_21 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_84 = eq(word_offset_21, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_85 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_86 = and(_word_offset_match_T_84, _word_offset_match_T_85) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_87 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_21 = and(_word_offset_match_T_86, _word_offset_match_T_87) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_84 = eq(word_offset_21, UInt<4>(0ha)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_85 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_86 = and(_half_word_offset_match_T_84, _half_word_offset_match_T_85) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_87 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_21 = and(_half_word_offset_match_T_86, _half_word_offset_match_T_87) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_84 = eq(word_offset_21, UInt<5>(0h15)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_85 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_86 = and(_byte_offset_match_T_84, _byte_offset_match_T_85) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_87 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_21 = and(_byte_offset_match_T_86, _byte_offset_match_T_87) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_21_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_21_T_1 = or(word_offset_match_21, half_word_offset_match_21) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_21_T_2 = or(_data_memories_wr_en_21_T_1, byte_offset_match_21) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_21_T_3 = or(_data_memories_wr_en_21_T, _data_memories_wr_en_21_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[21], _data_memories_wr_en_21_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_88 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_89 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_22 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_90 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_91 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_88 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_89 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_90 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_22 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_91 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_88 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_89 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_90 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_91 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_22 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_88 = eq(word_offset_22, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_89 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_90 = and(_word_offset_match_T_88, _word_offset_match_T_89) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_91 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_22 = and(_word_offset_match_T_90, _word_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_88 = eq(word_offset_22, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_89 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_90 = and(_half_word_offset_match_T_88, _half_word_offset_match_T_89) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_91 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_22 = and(_half_word_offset_match_T_90, _half_word_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_88 = eq(word_offset_22, UInt<5>(0h16)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_89 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_90 = and(_byte_offset_match_T_88, _byte_offset_match_T_89) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_91 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_22 = and(_byte_offset_match_T_90, _byte_offset_match_T_91) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_22_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_22_T_1 = or(word_offset_match_22, half_word_offset_match_22) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_22_T_2 = or(_data_memories_wr_en_22_T_1, byte_offset_match_22) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_22_T_3 = or(_data_memories_wr_en_22_T, _data_memories_wr_en_22_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[22], _data_memories_wr_en_22_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_92 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_93 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_23 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_94 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_95 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_92 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_93 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_94 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_23 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_95 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_92 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_93 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_94 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_95 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_23 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_92 = eq(word_offset_23, UInt<3>(0h5)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_93 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_94 = and(_word_offset_match_T_92, _word_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_95 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_23 = and(_word_offset_match_T_94, _word_offset_match_T_95) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_92 = eq(word_offset_23, UInt<4>(0hb)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_93 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_94 = and(_half_word_offset_match_T_92, _half_word_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_95 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_23 = and(_half_word_offset_match_T_94, _half_word_offset_match_T_95) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_92 = eq(word_offset_23, UInt<5>(0h17)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_93 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_94 = and(_byte_offset_match_T_92, _byte_offset_match_T_93) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_95 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_23 = and(_byte_offset_match_T_94, _byte_offset_match_T_95) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_23_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_23_T_1 = or(word_offset_match_23, half_word_offset_match_23) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_23_T_2 = or(_data_memories_wr_en_23_T_1, byte_offset_match_23) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_23_T_3 = or(_data_memories_wr_en_23_T, _data_memories_wr_en_23_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[23], _data_memories_wr_en_23_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_96 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_97 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_24 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_98 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_99 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_96 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_97 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_98 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_24 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_99 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_96 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_97 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_98 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_99 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_24 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_96 = eq(word_offset_24, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_97 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_98 = and(_word_offset_match_T_96, _word_offset_match_T_97) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_99 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_24 = and(_word_offset_match_T_98, _word_offset_match_T_99) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_96 = eq(word_offset_24, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_97 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_98 = and(_half_word_offset_match_T_96, _half_word_offset_match_T_97) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_99 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_24 = and(_half_word_offset_match_T_98, _half_word_offset_match_T_99) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_96 = eq(word_offset_24, UInt<5>(0h18)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_97 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_98 = and(_byte_offset_match_T_96, _byte_offset_match_T_97) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_99 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_24 = and(_byte_offset_match_T_98, _byte_offset_match_T_99) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_24_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_24_T_1 = or(word_offset_match_24, half_word_offset_match_24) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_24_T_2 = or(_data_memories_wr_en_24_T_1, byte_offset_match_24) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_24_T_3 = or(_data_memories_wr_en_24_T, _data_memories_wr_en_24_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[24], _data_memories_wr_en_24_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_100 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_101 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_25 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_102 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_103 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_100 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_101 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_102 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_25 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_103 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_100 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_101 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_102 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_103 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_25 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_100 = eq(word_offset_25, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_102 = and(_word_offset_match_T_100, _word_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_103 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_25 = and(_word_offset_match_T_102, _word_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_100 = eq(word_offset_25, UInt<4>(0hc)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_102 = and(_half_word_offset_match_T_100, _half_word_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_103 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_25 = and(_half_word_offset_match_T_102, _half_word_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_100 = eq(word_offset_25, UInt<5>(0h19)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_101 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_102 = and(_byte_offset_match_T_100, _byte_offset_match_T_101) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_103 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_25 = and(_byte_offset_match_T_102, _byte_offset_match_T_103) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_25_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_25_T_1 = or(word_offset_match_25, half_word_offset_match_25) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_25_T_2 = or(_data_memories_wr_en_25_T_1, byte_offset_match_25) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_25_T_3 = or(_data_memories_wr_en_25_T, _data_memories_wr_en_25_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[25], _data_memories_wr_en_25_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_104 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_105 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_26 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_106 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_107 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_104 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_105 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_106 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_26 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_107 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_104 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_105 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_106 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_107 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_26 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_104 = eq(word_offset_26, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_105 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_106 = and(_word_offset_match_T_104, _word_offset_match_T_105) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_107 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_26 = and(_word_offset_match_T_106, _word_offset_match_T_107) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_104 = eq(word_offset_26, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_105 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_106 = and(_half_word_offset_match_T_104, _half_word_offset_match_T_105) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_107 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_26 = and(_half_word_offset_match_T_106, _half_word_offset_match_T_107) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_104 = eq(word_offset_26, UInt<5>(0h1a)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_105 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_106 = and(_byte_offset_match_T_104, _byte_offset_match_T_105) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_107 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_26 = and(_byte_offset_match_T_106, _byte_offset_match_T_107) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_26_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_26_T_1 = or(word_offset_match_26, half_word_offset_match_26) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_26_T_2 = or(_data_memories_wr_en_26_T_1, byte_offset_match_26) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_26_T_3 = or(_data_memories_wr_en_26_T, _data_memories_wr_en_26_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[26], _data_memories_wr_en_26_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_108 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_109 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_27 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_110 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_111 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_108 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_109 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_110 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_27 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_111 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_108 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_109 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_110 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_111 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_27 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_108 = eq(word_offset_27, UInt<3>(0h6)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_109 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_110 = and(_word_offset_match_T_108, _word_offset_match_T_109) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_111 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_27 = and(_word_offset_match_T_110, _word_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_108 = eq(word_offset_27, UInt<4>(0hd)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_109 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_110 = and(_half_word_offset_match_T_108, _half_word_offset_match_T_109) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_111 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_27 = and(_half_word_offset_match_T_110, _half_word_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_108 = eq(word_offset_27, UInt<5>(0h1b)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_109 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_110 = and(_byte_offset_match_T_108, _byte_offset_match_T_109) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_111 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_27 = and(_byte_offset_match_T_110, _byte_offset_match_T_111) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_27_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_27_T_1 = or(word_offset_match_27, half_word_offset_match_27) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_27_T_2 = or(_data_memories_wr_en_27_T_1, byte_offset_match_27) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_27_T_3 = or(_data_memories_wr_en_27_T, _data_memories_wr_en_27_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[27], _data_memories_wr_en_27_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_112 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_113 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_28 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_114 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_115 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_112 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_113 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_114 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_28 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_115 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_112 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_113 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_114 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_115 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_28 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_112 = eq(word_offset_28, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_113 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_114 = and(_word_offset_match_T_112, _word_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_115 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_28 = and(_word_offset_match_T_114, _word_offset_match_T_115) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_112 = eq(word_offset_28, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_113 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_114 = and(_half_word_offset_match_T_112, _half_word_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_115 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_28 = and(_half_word_offset_match_T_114, _half_word_offset_match_T_115) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_112 = eq(word_offset_28, UInt<5>(0h1c)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_113 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_114 = and(_byte_offset_match_T_112, _byte_offset_match_T_113) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_115 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_28 = and(_byte_offset_match_T_114, _byte_offset_match_T_115) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_28_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_28_T_1 = or(word_offset_match_28, half_word_offset_match_28) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_28_T_2 = or(_data_memories_wr_en_28_T_1, byte_offset_match_28) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_28_T_3 = or(_data_memories_wr_en_28_T, _data_memories_wr_en_28_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[28], _data_memories_wr_en_28_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_116 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_117 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_29 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_118 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_119 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_116 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_117 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_118 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_29 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_119 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_116 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_117 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_118 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_119 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_29 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_116 = eq(word_offset_29, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_117 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_118 = and(_word_offset_match_T_116, _word_offset_match_T_117) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_119 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_29 = and(_word_offset_match_T_118, _word_offset_match_T_119) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_116 = eq(word_offset_29, UInt<4>(0he)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_117 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_118 = and(_half_word_offset_match_T_116, _half_word_offset_match_T_117) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_119 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_29 = and(_half_word_offset_match_T_118, _half_word_offset_match_T_119) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_116 = eq(word_offset_29, UInt<5>(0h1d)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_117 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_118 = and(_byte_offset_match_T_116, _byte_offset_match_T_117) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_119 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_29 = and(_byte_offset_match_T_118, _byte_offset_match_T_119) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_29_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_29_T_1 = or(word_offset_match_29, half_word_offset_match_29) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_29_T_2 = or(_data_memories_wr_en_29_T_1, byte_offset_match_29) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_29_T_3 = or(_data_memories_wr_en_29_T, _data_memories_wr_en_29_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[29], _data_memories_wr_en_29_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_120 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_121 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_30 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_122 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_123 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_120 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_121 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_122 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_30 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_123 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_120 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_121 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_122 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_123 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_30 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_120 = eq(word_offset_30, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_122 = and(_word_offset_match_T_120, _word_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_123 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_30 = and(_word_offset_match_T_122, _word_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_120 = eq(word_offset_30, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_122 = and(_half_word_offset_match_T_120, _half_word_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_123 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_30 = and(_half_word_offset_match_T_122, _half_word_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_120 = eq(word_offset_30, UInt<5>(0h1e)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_121 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_122 = and(_byte_offset_match_T_120, _byte_offset_match_T_121) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_123 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_30 = and(_byte_offset_match_T_122, _byte_offset_match_T_123) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_30_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_30_T_1 = or(word_offset_match_30, half_word_offset_match_30) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_30_T_2 = or(_data_memories_wr_en_30_T_1, byte_offset_match_30) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_30_T_3 = or(_data_memories_wr_en_30_T, _data_memories_wr_en_30_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[30], _data_memories_wr_en_30_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _word_offset_T_124 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _word_offset_T_125 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node word_offset_31 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _word_offset_T_126 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _word_offset_T_127 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _half_word_offset_T_124 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _half_word_offset_T_125 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _half_word_offset_T_126 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node half_word_offset_31 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _half_word_offset_T_127 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _byte_offset_T_124 = bits(io.backend_memory_request.bits.addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _byte_offset_T_125 = bits(io.backend_memory_request.bits.addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _byte_offset_T_126 = div(io.backend_memory_request.bits.addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _byte_offset_T_127 = div(io.backend_memory_request.bits.addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node byte_offset_31 = div(io.backend_memory_request.bits.addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    node _word_offset_match_T_124 = eq(word_offset_31, UInt<3>(0h7)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:64]
    node _word_offset_match_T_125 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:102]
    node _word_offset_match_T_126 = and(_word_offset_match_T_124, _word_offset_match_T_125) @[src/main/scala/L1Cache/L1_data_cache.scala 343:79]
    node _word_offset_match_T_127 = eq(active_access_width, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 343:151]
    node word_offset_match_31 = and(_word_offset_match_T_126, _word_offset_match_T_127) @[src/main/scala/L1Cache/L1_data_cache.scala 343:127]
    node _half_word_offset_match_T_124 = eq(word_offset_31, UInt<4>(0hf)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:64]
    node _half_word_offset_match_T_125 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:102]
    node _half_word_offset_match_T_126 = and(_half_word_offset_match_T_124, _half_word_offset_match_T_125) @[src/main/scala/L1Cache/L1_data_cache.scala 344:79]
    node _half_word_offset_match_T_127 = eq(active_access_width, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 344:151]
    node half_word_offset_match_31 = and(_half_word_offset_match_T_126, _half_word_offset_match_T_127) @[src/main/scala/L1Cache/L1_data_cache.scala 344:127]
    node _byte_offset_match_T_124 = eq(word_offset_31, UInt<5>(0h1f)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:64]
    node _byte_offset_match_T_125 = eq(active_memory_type, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:102]
    node _byte_offset_match_T_126 = and(_byte_offset_match_T_124, _byte_offset_match_T_125) @[src/main/scala/L1Cache/L1_data_cache.scala 345:79]
    node _byte_offset_match_T_127 = eq(active_access_width, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 345:151]
    node byte_offset_match_31 = and(_byte_offset_match_T_126, _byte_offset_match_T_127) @[src/main/scala/L1Cache/L1_data_cache.scala 345:127]
    node _data_memories_wr_en_31_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 347:70]
    node _data_memories_wr_en_31_T_1 = or(word_offset_match_31, half_word_offset_match_31) @[src/main/scala/L1Cache/L1_data_cache.scala 347:124]
    node _data_memories_wr_en_31_T_2 = or(_data_memories_wr_en_31_T_1, byte_offset_match_31) @[src/main/scala/L1Cache/L1_data_cache.scala 347:150]
    node _data_memories_wr_en_31_T_3 = or(_data_memories_wr_en_31_T, _data_memories_wr_en_31_T_2) @[src/main/scala/L1Cache/L1_data_cache.scala 347:102]
    connect data_memories_wr_en[31], _data_memories_wr_en_31_T_3 @[src/main/scala/L1Cache/L1_data_cache.scala 347:49]
    node _data_memories_data_in_0_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_0_T_1 = shr(allocate_cache_line, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_0_T_2 = bits(_data_memories_data_in_0_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_0_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_0_T_4 = bits(_data_memories_data_in_0_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_0_T_5 = mux(_data_memories_data_in_0_T, _data_memories_data_in_0_T_2, _data_memories_data_in_0_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[0], _data_memories_data_in_0_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_1_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_1_T_1 = shr(allocate_cache_line, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_1_T_2 = bits(_data_memories_data_in_1_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_1_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_1_T_4 = bits(_data_memories_data_in_1_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_1_T_5 = mux(_data_memories_data_in_1_T, _data_memories_data_in_1_T_2, _data_memories_data_in_1_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[1], _data_memories_data_in_1_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_2_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_2_T_1 = shr(allocate_cache_line, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_2_T_2 = bits(_data_memories_data_in_2_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_2_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_2_T_4 = bits(_data_memories_data_in_2_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_2_T_5 = mux(_data_memories_data_in_2_T, _data_memories_data_in_2_T_2, _data_memories_data_in_2_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[2], _data_memories_data_in_2_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_3_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_3_T_1 = shr(allocate_cache_line, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_3_T_2 = bits(_data_memories_data_in_3_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_3_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_3_T_4 = bits(_data_memories_data_in_3_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_3_T_5 = mux(_data_memories_data_in_3_T, _data_memories_data_in_3_T_2, _data_memories_data_in_3_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[3], _data_memories_data_in_3_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_4_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_4_T_1 = shr(allocate_cache_line, 32) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_4_T_2 = bits(_data_memories_data_in_4_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_4_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_4_T_4 = bits(_data_memories_data_in_4_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_4_T_5 = mux(_data_memories_data_in_4_T, _data_memories_data_in_4_T_2, _data_memories_data_in_4_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[4], _data_memories_data_in_4_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_5_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_5_T_1 = shr(allocate_cache_line, 40) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_5_T_2 = bits(_data_memories_data_in_5_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_5_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_5_T_4 = bits(_data_memories_data_in_5_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_5_T_5 = mux(_data_memories_data_in_5_T, _data_memories_data_in_5_T_2, _data_memories_data_in_5_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[5], _data_memories_data_in_5_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_6_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_6_T_1 = shr(allocate_cache_line, 48) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_6_T_2 = bits(_data_memories_data_in_6_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_6_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_6_T_4 = bits(_data_memories_data_in_6_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_6_T_5 = mux(_data_memories_data_in_6_T, _data_memories_data_in_6_T_2, _data_memories_data_in_6_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[6], _data_memories_data_in_6_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_7_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_7_T_1 = shr(allocate_cache_line, 56) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_7_T_2 = bits(_data_memories_data_in_7_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_7_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_7_T_4 = bits(_data_memories_data_in_7_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_7_T_5 = mux(_data_memories_data_in_7_T, _data_memories_data_in_7_T_2, _data_memories_data_in_7_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[7], _data_memories_data_in_7_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_8_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_8_T_1 = shr(allocate_cache_line, 64) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_8_T_2 = bits(_data_memories_data_in_8_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_8_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_8_T_4 = bits(_data_memories_data_in_8_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_8_T_5 = mux(_data_memories_data_in_8_T, _data_memories_data_in_8_T_2, _data_memories_data_in_8_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[8], _data_memories_data_in_8_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_9_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_9_T_1 = shr(allocate_cache_line, 72) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_9_T_2 = bits(_data_memories_data_in_9_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_9_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_9_T_4 = bits(_data_memories_data_in_9_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_9_T_5 = mux(_data_memories_data_in_9_T, _data_memories_data_in_9_T_2, _data_memories_data_in_9_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[9], _data_memories_data_in_9_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_10_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_10_T_1 = shr(allocate_cache_line, 80) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_10_T_2 = bits(_data_memories_data_in_10_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_10_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_10_T_4 = bits(_data_memories_data_in_10_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_10_T_5 = mux(_data_memories_data_in_10_T, _data_memories_data_in_10_T_2, _data_memories_data_in_10_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[10], _data_memories_data_in_10_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_11_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_11_T_1 = shr(allocate_cache_line, 88) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_11_T_2 = bits(_data_memories_data_in_11_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_11_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_11_T_4 = bits(_data_memories_data_in_11_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_11_T_5 = mux(_data_memories_data_in_11_T, _data_memories_data_in_11_T_2, _data_memories_data_in_11_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[11], _data_memories_data_in_11_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_12_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_12_T_1 = shr(allocate_cache_line, 96) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_12_T_2 = bits(_data_memories_data_in_12_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_12_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_12_T_4 = bits(_data_memories_data_in_12_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_12_T_5 = mux(_data_memories_data_in_12_T, _data_memories_data_in_12_T_2, _data_memories_data_in_12_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[12], _data_memories_data_in_12_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_13_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_13_T_1 = shr(allocate_cache_line, 104) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_13_T_2 = bits(_data_memories_data_in_13_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_13_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_13_T_4 = bits(_data_memories_data_in_13_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_13_T_5 = mux(_data_memories_data_in_13_T, _data_memories_data_in_13_T_2, _data_memories_data_in_13_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[13], _data_memories_data_in_13_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_14_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_14_T_1 = shr(allocate_cache_line, 112) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_14_T_2 = bits(_data_memories_data_in_14_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_14_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_14_T_4 = bits(_data_memories_data_in_14_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_14_T_5 = mux(_data_memories_data_in_14_T, _data_memories_data_in_14_T_2, _data_memories_data_in_14_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[14], _data_memories_data_in_14_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_15_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_15_T_1 = shr(allocate_cache_line, 120) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_15_T_2 = bits(_data_memories_data_in_15_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_15_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_15_T_4 = bits(_data_memories_data_in_15_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_15_T_5 = mux(_data_memories_data_in_15_T, _data_memories_data_in_15_T_2, _data_memories_data_in_15_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[15], _data_memories_data_in_15_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_16_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_16_T_1 = shr(allocate_cache_line, 128) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_16_T_2 = bits(_data_memories_data_in_16_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_16_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_16_T_4 = bits(_data_memories_data_in_16_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_16_T_5 = mux(_data_memories_data_in_16_T, _data_memories_data_in_16_T_2, _data_memories_data_in_16_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[16], _data_memories_data_in_16_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_17_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_17_T_1 = shr(allocate_cache_line, 136) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_17_T_2 = bits(_data_memories_data_in_17_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_17_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_17_T_4 = bits(_data_memories_data_in_17_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_17_T_5 = mux(_data_memories_data_in_17_T, _data_memories_data_in_17_T_2, _data_memories_data_in_17_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[17], _data_memories_data_in_17_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_18_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_18_T_1 = shr(allocate_cache_line, 144) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_18_T_2 = bits(_data_memories_data_in_18_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_18_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_18_T_4 = bits(_data_memories_data_in_18_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_18_T_5 = mux(_data_memories_data_in_18_T, _data_memories_data_in_18_T_2, _data_memories_data_in_18_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[18], _data_memories_data_in_18_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_19_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_19_T_1 = shr(allocate_cache_line, 152) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_19_T_2 = bits(_data_memories_data_in_19_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_19_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_19_T_4 = bits(_data_memories_data_in_19_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_19_T_5 = mux(_data_memories_data_in_19_T, _data_memories_data_in_19_T_2, _data_memories_data_in_19_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[19], _data_memories_data_in_19_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_20_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_20_T_1 = shr(allocate_cache_line, 160) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_20_T_2 = bits(_data_memories_data_in_20_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_20_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_20_T_4 = bits(_data_memories_data_in_20_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_20_T_5 = mux(_data_memories_data_in_20_T, _data_memories_data_in_20_T_2, _data_memories_data_in_20_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[20], _data_memories_data_in_20_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_21_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_21_T_1 = shr(allocate_cache_line, 168) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_21_T_2 = bits(_data_memories_data_in_21_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_21_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_21_T_4 = bits(_data_memories_data_in_21_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_21_T_5 = mux(_data_memories_data_in_21_T, _data_memories_data_in_21_T_2, _data_memories_data_in_21_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[21], _data_memories_data_in_21_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_22_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_22_T_1 = shr(allocate_cache_line, 176) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_22_T_2 = bits(_data_memories_data_in_22_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_22_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_22_T_4 = bits(_data_memories_data_in_22_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_22_T_5 = mux(_data_memories_data_in_22_T, _data_memories_data_in_22_T_2, _data_memories_data_in_22_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[22], _data_memories_data_in_22_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_23_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_23_T_1 = shr(allocate_cache_line, 184) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_23_T_2 = bits(_data_memories_data_in_23_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_23_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_23_T_4 = bits(_data_memories_data_in_23_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_23_T_5 = mux(_data_memories_data_in_23_T, _data_memories_data_in_23_T_2, _data_memories_data_in_23_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[23], _data_memories_data_in_23_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_24_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_24_T_1 = shr(allocate_cache_line, 192) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_24_T_2 = bits(_data_memories_data_in_24_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_24_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_24_T_4 = bits(_data_memories_data_in_24_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_24_T_5 = mux(_data_memories_data_in_24_T, _data_memories_data_in_24_T_2, _data_memories_data_in_24_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[24], _data_memories_data_in_24_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_25_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_25_T_1 = shr(allocate_cache_line, 200) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_25_T_2 = bits(_data_memories_data_in_25_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_25_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_25_T_4 = bits(_data_memories_data_in_25_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_25_T_5 = mux(_data_memories_data_in_25_T, _data_memories_data_in_25_T_2, _data_memories_data_in_25_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[25], _data_memories_data_in_25_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_26_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_26_T_1 = shr(allocate_cache_line, 208) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_26_T_2 = bits(_data_memories_data_in_26_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_26_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_26_T_4 = bits(_data_memories_data_in_26_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_26_T_5 = mux(_data_memories_data_in_26_T, _data_memories_data_in_26_T_2, _data_memories_data_in_26_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[26], _data_memories_data_in_26_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_27_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_27_T_1 = shr(allocate_cache_line, 216) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_27_T_2 = bits(_data_memories_data_in_27_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_27_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_27_T_4 = bits(_data_memories_data_in_27_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_27_T_5 = mux(_data_memories_data_in_27_T, _data_memories_data_in_27_T_2, _data_memories_data_in_27_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[27], _data_memories_data_in_27_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_28_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_28_T_1 = shr(allocate_cache_line, 224) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_28_T_2 = bits(_data_memories_data_in_28_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_28_T_3 = shr(io.backend_memory_request.bits.data, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_28_T_4 = bits(_data_memories_data_in_28_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_28_T_5 = mux(_data_memories_data_in_28_T, _data_memories_data_in_28_T_2, _data_memories_data_in_28_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[28], _data_memories_data_in_28_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_29_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_29_T_1 = shr(allocate_cache_line, 232) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_29_T_2 = bits(_data_memories_data_in_29_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_29_T_3 = shr(io.backend_memory_request.bits.data, 8) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_29_T_4 = bits(_data_memories_data_in_29_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_29_T_5 = mux(_data_memories_data_in_29_T, _data_memories_data_in_29_T_2, _data_memories_data_in_29_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[29], _data_memories_data_in_29_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_30_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_30_T_1 = shr(allocate_cache_line, 240) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_30_T_2 = bits(_data_memories_data_in_30_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_30_T_3 = shr(io.backend_memory_request.bits.data, 16) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_30_T_4 = bits(_data_memories_data_in_30_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_30_T_5 = mux(_data_memories_data_in_30_T, _data_memories_data_in_30_T_2, _data_memories_data_in_30_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[30], _data_memories_data_in_30_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    node _data_memories_data_in_31_T = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 352:73]
    node _data_memories_data_in_31_T_1 = shr(allocate_cache_line, 248) @[src/main/scala/L1Cache/L1_data_cache.scala 352:125]
    node _data_memories_data_in_31_T_2 = bits(_data_memories_data_in_31_T_1, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:133]
    node _data_memories_data_in_31_T_3 = shr(io.backend_memory_request.bits.data, 24) @[src/main/scala/L1Cache/L1_data_cache.scala 352:176]
    node _data_memories_data_in_31_T_4 = bits(_data_memories_data_in_31_T_3, 7, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 352:186]
    node _data_memories_data_in_31_T_5 = mux(_data_memories_data_in_31_T, _data_memories_data_in_31_T_2, _data_memories_data_in_31_T_4) @[src/main/scala/L1Cache/L1_data_cache.scala 352:55]
    connect data_memories_data_in[31], _data_memories_data_in_31_T_5 @[src/main/scala/L1Cache/L1_data_cache.scala 352:49]
    connect data_memories_0.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_0.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_0.io.wr_en, data_memories_wr_en[0] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_0.io.data_in, data_memories_data_in[0] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_1.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_1.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_1.io.wr_en, data_memories_wr_en[1] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_1.io.data_in, data_memories_data_in[1] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_2.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_2.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_2.io.wr_en, data_memories_wr_en[2] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_2.io.data_in, data_memories_data_in[2] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_3.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_3.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_3.io.wr_en, data_memories_wr_en[3] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_3.io.data_in, data_memories_data_in[3] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_4.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_4.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_4.io.wr_en, data_memories_wr_en[4] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_4.io.data_in, data_memories_data_in[4] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_5.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_5.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_5.io.wr_en, data_memories_wr_en[5] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_5.io.data_in, data_memories_data_in[5] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_6.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_6.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_6.io.wr_en, data_memories_wr_en[6] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_6.io.data_in, data_memories_data_in[6] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_7.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_7.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_7.io.wr_en, data_memories_wr_en[7] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_7.io.data_in, data_memories_data_in[7] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_8.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_8.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_8.io.wr_en, data_memories_wr_en[8] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_8.io.data_in, data_memories_data_in[8] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_9.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_9.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_9.io.wr_en, data_memories_wr_en[9] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_9.io.data_in, data_memories_data_in[9] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_10.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_10.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_10.io.wr_en, data_memories_wr_en[10] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_10.io.data_in, data_memories_data_in[10] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_11.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_11.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_11.io.wr_en, data_memories_wr_en[11] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_11.io.data_in, data_memories_data_in[11] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_12.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_12.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_12.io.wr_en, data_memories_wr_en[12] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_12.io.data_in, data_memories_data_in[12] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_13.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_13.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_13.io.wr_en, data_memories_wr_en[13] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_13.io.data_in, data_memories_data_in[13] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_14.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_14.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_14.io.wr_en, data_memories_wr_en[14] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_14.io.data_in, data_memories_data_in[14] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_15.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_15.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_15.io.wr_en, data_memories_wr_en[15] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_15.io.data_in, data_memories_data_in[15] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_16.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_16.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_16.io.wr_en, data_memories_wr_en[16] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_16.io.data_in, data_memories_data_in[16] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_17.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_17.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_17.io.wr_en, data_memories_wr_en[17] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_17.io.data_in, data_memories_data_in[17] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_18.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_18.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_18.io.wr_en, data_memories_wr_en[18] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_18.io.data_in, data_memories_data_in[18] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_19.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_19.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_19.io.wr_en, data_memories_wr_en[19] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_19.io.data_in, data_memories_data_in[19] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_20.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_20.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_20.io.wr_en, data_memories_wr_en[20] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_20.io.data_in, data_memories_data_in[20] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_21.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_21.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_21.io.wr_en, data_memories_wr_en[21] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_21.io.data_in, data_memories_data_in[21] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_22.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_22.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_22.io.wr_en, data_memories_wr_en[22] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_22.io.data_in, data_memories_data_in[22] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_23.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_23.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_23.io.wr_en, data_memories_wr_en[23] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_23.io.data_in, data_memories_data_in[23] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_24.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_24.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_24.io.wr_en, data_memories_wr_en[24] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_24.io.data_in, data_memories_data_in[24] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_25.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_25.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_25.io.wr_en, data_memories_wr_en[25] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_25.io.data_in, data_memories_data_in[25] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_26.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_26.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_26.io.wr_en, data_memories_wr_en[26] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_26.io.data_in, data_memories_data_in[26] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_27.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_27.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_27.io.wr_en, data_memories_wr_en[27] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_27.io.data_in, data_memories_data_in[27] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_28.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_28.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_28.io.wr_en, data_memories_wr_en[28] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_28.io.data_in, data_memories_data_in[28] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_29.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_29.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_29.io.wr_en, data_memories_wr_en[29] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_29.io.data_in, data_memories_data_in[29] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_30.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_30.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_30.io.wr_en, data_memories_wr_en[30] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_30.io.data_in, data_memories_data_in[30] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    connect data_memories_31.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 356:49]
    connect data_memories_31.io.addr, active_address @[src/main/scala/L1Cache/L1_data_cache.scala 357:57]
    connect data_memories_31.io.wr_en, data_memories_wr_en[31] @[src/main/scala/L1Cache/L1_data_cache.scala 358:49]
    connect data_memories_31.io.data_in, data_memories_data_in[31] @[src/main/scala/L1Cache/L1_data_cache.scala 359:49]
    node data_way_lo_lo_lo_lo = cat(data_memories_1.io.data_out, data_memories_0.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo_lo_hi = cat(data_memories_3.io.data_out, data_memories_2.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo_lo = cat(data_way_lo_lo_lo_hi, data_way_lo_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo_hi_lo = cat(data_memories_5.io.data_out, data_memories_4.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo_hi_hi = cat(data_memories_7.io.data_out, data_memories_6.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo_hi = cat(data_way_lo_lo_hi_hi, data_way_lo_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_lo = cat(data_way_lo_lo_hi, data_way_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_lo_lo = cat(data_memories_9.io.data_out, data_memories_8.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_lo_hi = cat(data_memories_11.io.data_out, data_memories_10.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_lo = cat(data_way_lo_hi_lo_hi, data_way_lo_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_hi_lo = cat(data_memories_13.io.data_out, data_memories_12.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_hi_hi = cat(data_memories_15.io.data_out, data_memories_14.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi_hi = cat(data_way_lo_hi_hi_hi, data_way_lo_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo_hi = cat(data_way_lo_hi_hi, data_way_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_lo = cat(data_way_lo_hi, data_way_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_lo_lo = cat(data_memories_17.io.data_out, data_memories_16.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_lo_hi = cat(data_memories_19.io.data_out, data_memories_18.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_lo = cat(data_way_hi_lo_lo_hi, data_way_hi_lo_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_hi_lo = cat(data_memories_21.io.data_out, data_memories_20.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_hi_hi = cat(data_memories_23.io.data_out, data_memories_22.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo_hi = cat(data_way_hi_lo_hi_hi, data_way_hi_lo_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_lo = cat(data_way_hi_lo_hi, data_way_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_lo_lo = cat(data_memories_25.io.data_out, data_memories_24.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_lo_hi = cat(data_memories_27.io.data_out, data_memories_26.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_lo = cat(data_way_hi_hi_lo_hi, data_way_hi_hi_lo_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_hi_lo = cat(data_memories_29.io.data_out, data_memories_28.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_hi_hi = cat(data_memories_31.io.data_out, data_memories_30.io.data_out) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi_hi = cat(data_way_hi_hi_hi_hi, data_way_hi_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi_hi = cat(data_way_hi_hi_hi, data_way_hi_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node data_way_hi = cat(data_way_hi_hi, data_way_hi_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    node _data_way_T = cat(data_way_hi, data_way_lo) @[src/main/scala/L1Cache/L1_data_cache.scala 362:44]
    connect data_way, _data_way_T @[src/main/scala/L1Cache/L1_data_cache.scala 362:33]
    connect writeback_data, data_way @[src/main/scala/L1Cache/L1_data_cache.scala 363:25]
    inst tag_memories_0 of ReadWriteSmem_32 @[src/main/scala/L1Cache/L1_data_cache.scala 373:61]
    connect tag_memories_0.clock, clock
    connect tag_memories_0.reset, reset
    inst tag_memories_1 of ReadWriteSmem_33 @[src/main/scala/L1Cache/L1_data_cache.scala 373:61]
    connect tag_memories_1.clock, clock
    connect tag_memories_1.reset, reset
    inst tag_memories_2 of ReadWriteSmem_34 @[src/main/scala/L1Cache/L1_data_cache.scala 373:61]
    connect tag_memories_2.clock, clock
    connect tag_memories_2.reset, reset
    inst tag_memories_3 of ReadWriteSmem_35 @[src/main/scala/L1Cache/L1_data_cache.scala 373:61]
    connect tag_memories_3.clock, clock
    connect tag_memories_3.reset, reset
    reg tag_hit_OH_0_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    connect tag_hit_OH_0_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    node _tag_hit_OH_0_T = eq(tag_memories_0.io.data_out, tag_hit_OH_0_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 376:62]
    connect tag_hit_OH[0], _tag_hit_OH_0_T @[src/main/scala/L1Cache/L1_data_cache.scala 376:31]
    reg tag_hit_OH_1_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    connect tag_hit_OH_1_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    node _tag_hit_OH_1_T = eq(tag_memories_1.io.data_out, tag_hit_OH_1_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 376:62]
    connect tag_hit_OH[1], _tag_hit_OH_1_T @[src/main/scala/L1Cache/L1_data_cache.scala 376:31]
    reg tag_hit_OH_2_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    connect tag_hit_OH_2_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    node _tag_hit_OH_2_T = eq(tag_memories_2.io.data_out, tag_hit_OH_2_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 376:62]
    connect tag_hit_OH[2], _tag_hit_OH_2_T @[src/main/scala/L1Cache/L1_data_cache.scala 376:31]
    reg tag_hit_OH_3_REG : UInt, clock @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    connect tag_hit_OH_3_REG, active_tag @[src/main/scala/L1Cache/L1_data_cache.scala 376:73]
    node _tag_hit_OH_3_T = eq(tag_memories_3.io.data_out, tag_hit_OH_3_REG) @[src/main/scala/L1Cache/L1_data_cache.scala 376:62]
    connect tag_hit_OH[3], _tag_hit_OH_3_T @[src/main/scala/L1Cache/L1_data_cache.scala 376:31]
    connect tag_memories_0.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 381:49]
    connect tag_memories_1.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 381:49]
    connect tag_memories_2.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 381:49]
    connect tag_memories_3.io.enable, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 381:49]
    connect tag_memories_0.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 387:49]
    connect tag_memories_0.io.addr, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 388:49]
    connect tag_memories_0.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 389:49]
    node _T_37 = eq(allocate_way, UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 390:35]
    when _T_37 : @[src/main/scala/L1Cache/L1_data_cache.scala 390:43]
      node _tag_memories_0_io_wr_en_T = eq(DATA_CACHE_NEXT_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 391:83]
      connect tag_memories_0.io.wr_en, _tag_memories_0_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 391:57]
      connect tag_memories_0.io.addr, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 392:57]
      connect tag_memories_0.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 393:57]
    connect tag_memories_1.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 387:49]
    connect tag_memories_1.io.addr, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 388:49]
    connect tag_memories_1.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 389:49]
    node _T_38 = eq(allocate_way, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 390:35]
    when _T_38 : @[src/main/scala/L1Cache/L1_data_cache.scala 390:43]
      node _tag_memories_1_io_wr_en_T = eq(DATA_CACHE_NEXT_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 391:83]
      connect tag_memories_1.io.wr_en, _tag_memories_1_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 391:57]
      connect tag_memories_1.io.addr, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 392:57]
      connect tag_memories_1.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 393:57]
    connect tag_memories_2.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 387:49]
    connect tag_memories_2.io.addr, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 388:49]
    connect tag_memories_2.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 389:49]
    node _T_39 = eq(allocate_way, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 390:35]
    when _T_39 : @[src/main/scala/L1Cache/L1_data_cache.scala 390:43]
      node _tag_memories_2_io_wr_en_T = eq(DATA_CACHE_NEXT_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 391:83]
      connect tag_memories_2.io.wr_en, _tag_memories_2_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 391:57]
      connect tag_memories_2.io.addr, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 392:57]
      connect tag_memories_2.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 393:57]
    connect tag_memories_3.io.wr_en, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 387:49]
    connect tag_memories_3.io.addr, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 388:49]
    connect tag_memories_3.io.data_in, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 389:49]
    node _T_40 = eq(allocate_way, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 390:35]
    when _T_40 : @[src/main/scala/L1Cache/L1_data_cache.scala 390:43]
      node _tag_memories_3_io_wr_en_T = eq(DATA_CACHE_NEXT_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 391:83]
      connect tag_memories_3.io.wr_en, _tag_memories_3_io_wr_en_T @[src/main/scala/L1Cache/L1_data_cache.scala 391:57]
      connect tag_memories_3.io.addr, active_set @[src/main/scala/L1Cache/L1_data_cache.scala 392:57]
      connect tag_memories_3.io.data_in, allocate_tag @[src/main/scala/L1Cache/L1_data_cache.scala 393:57]
    wire _writeback_tag_WIRE : UInt<21>[4] @[src/main/scala/L1Cache/L1_data_cache.scala 398:43]
    connect _writeback_tag_WIRE[0], tag_memories_0.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 398:43]
    connect _writeback_tag_WIRE[1], tag_memories_1.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 398:43]
    connect _writeback_tag_WIRE[2], tag_memories_2.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 398:43]
    connect _writeback_tag_WIRE[3], tag_memories_3.io.data_out @[src/main/scala/L1Cache/L1_data_cache.scala 398:43]
    connect writeback_tag, _writeback_tag_WIRE[miss_way] @[src/main/scala/L1Cache/L1_data_cache.scala 398:33]
    node _writeback_address_T = shl(writeback_tag, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 399:50]
    connect writeback_address, _writeback_address_T @[src/main/scala/L1Cache/L1_data_cache.scala 399:33]
    wire valid_memory : UInt<1>[4][64] @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[0][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[0][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[0][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[0][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[1][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[1][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[1][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[1][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[2][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[2][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[2][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[2][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[3][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[3][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[3][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[3][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[4][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[4][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[4][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[4][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[5][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[5][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[5][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[5][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[6][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[6][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[6][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[6][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[7][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[7][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[7][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[7][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[8][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[8][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[8][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[8][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[9][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[9][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[9][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[9][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[10][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[10][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[10][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[10][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[11][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[11][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[11][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[11][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[12][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[12][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[12][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[12][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[13][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[13][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[13][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[13][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[14][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[14][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[14][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[14][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[15][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[15][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[15][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[15][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[16][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[16][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[16][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[16][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[17][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[17][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[17][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[17][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[18][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[18][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[18][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[18][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[19][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[19][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[19][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[19][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[20][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[20][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[20][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[20][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[21][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[21][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[21][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[21][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[22][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[22][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[22][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[22][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[23][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[23][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[23][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[23][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[24][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[24][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[24][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[24][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[25][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[25][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[25][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[25][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[26][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[26][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[26][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[26][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[27][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[27][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[27][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[27][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[28][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[28][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[28][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[28][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[29][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[29][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[29][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[29][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[30][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[30][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[30][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[30][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[31][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[31][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[31][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[31][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[32][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[32][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[32][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[32][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[33][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[33][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[33][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[33][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[34][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[34][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[34][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[34][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[35][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[35][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[35][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[35][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[36][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[36][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[36][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[36][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[37][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[37][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[37][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[37][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[38][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[38][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[38][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[38][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[39][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[39][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[39][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[39][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[40][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[40][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[40][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[40][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[41][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[41][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[41][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[41][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[42][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[42][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[42][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[42][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[43][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[43][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[43][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[43][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[44][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[44][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[44][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[44][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[45][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[45][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[45][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[45][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[46][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[46][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[46][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[46][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[47][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[47][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[47][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[47][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[48][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[48][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[48][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[48][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[49][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[49][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[49][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[49][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[50][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[50][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[50][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[50][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[51][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[51][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[51][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[51][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[52][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[52][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[52][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[52][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[53][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[53][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[53][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[53][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[54][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[54][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[54][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[54][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[55][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[55][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[55][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[55][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[56][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[56][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[56][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[56][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[57][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[57][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[57][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[57][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[58][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[58][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[58][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[58][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[59][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[59][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[59][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[59][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[60][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[60][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[60][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[60][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[61][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[61][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[61][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[61][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[62][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[62][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[62][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[62][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[63][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[63][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[63][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    connect valid_memory[63][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 409:76]
    node _T_41 = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 412:31]
    when _T_41 : @[src/main/scala/L1Cache/L1_data_cache.scala 412:62]
      connect valid_memory[allocate_set][allocate_way], UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 414:58]
    when valid_miss : @[src/main/scala/L1Cache/L1_data_cache.scala 417:25]
      connect valid_memory[miss_set][miss_way], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 419:57]
    wire _PLRU_memory_WIRE : UInt<4>[64] @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[0], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[1], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[2], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[3], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[4], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[5], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[6], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[7], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[8], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[9], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[10], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[11], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[12], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[13], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[14], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[15], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[16], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[17], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[18], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[19], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[20], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[21], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[22], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[23], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[24], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[25], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[26], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[27], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[28], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[29], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[30], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[31], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[32], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[33], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[34], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[35], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[36], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[37], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[38], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[39], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[40], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[41], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[42], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[43], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[44], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[45], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[46], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[47], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[48], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[49], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[50], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[51], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[52], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[53], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[54], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[55], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[56], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[57], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[58], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[59], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[60], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[61], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[62], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    connect _PLRU_memory_WIRE[63], UInt<4>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 427:42]
    regreset PLRU_memory : UInt<4>[64], clock, reset, _PLRU_memory_WIRE @[src/main/scala/L1Cache/L1_data_cache.scala 427:34]
    when valid_hit : @[src/main/scala/L1Cache/L1_data_cache.scala 430:24]
      connect PLRU_memory[hit_set], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 431:38]
    wire dirty_memory : UInt<1>[4][64] @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[0][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[0][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[0][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[0][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[1][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[1][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[1][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[1][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[2][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[2][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[2][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[2][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[3][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[3][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[3][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[3][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[4][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[4][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[4][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[4][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[5][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[5][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[5][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[5][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[6][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[6][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[6][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[6][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[7][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[7][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[7][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[7][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[8][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[8][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[8][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[8][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[9][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[9][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[9][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[9][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[10][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[10][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[10][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[10][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[11][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[11][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[11][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[11][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[12][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[12][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[12][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[12][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[13][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[13][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[13][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[13][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[14][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[14][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[14][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[14][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[15][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[15][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[15][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[15][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[16][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[16][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[16][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[16][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[17][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[17][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[17][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[17][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[18][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[18][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[18][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[18][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[19][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[19][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[19][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[19][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[20][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[20][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[20][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[20][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[21][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[21][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[21][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[21][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[22][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[22][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[22][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[22][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[23][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[23][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[23][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[23][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[24][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[24][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[24][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[24][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[25][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[25][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[25][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[25][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[26][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[26][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[26][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[26][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[27][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[27][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[27][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[27][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[28][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[28][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[28][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[28][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[29][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[29][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[29][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[29][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[30][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[30][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[30][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[30][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[31][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[31][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[31][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[31][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[32][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[32][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[32][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[32][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[33][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[33][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[33][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[33][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[34][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[34][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[34][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[34][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[35][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[35][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[35][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[35][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[36][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[36][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[36][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[36][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[37][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[37][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[37][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[37][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[38][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[38][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[38][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[38][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[39][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[39][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[39][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[39][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[40][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[40][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[40][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[40][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[41][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[41][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[41][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[41][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[42][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[42][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[42][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[42][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[43][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[43][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[43][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[43][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[44][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[44][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[44][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[44][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[45][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[45][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[45][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[45][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[46][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[46][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[46][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[46][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[47][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[47][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[47][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[47][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[48][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[48][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[48][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[48][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[49][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[49][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[49][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[49][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[50][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[50][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[50][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[50][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[51][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[51][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[51][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[51][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[52][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[52][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[52][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[52][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[53][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[53][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[53][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[53][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[54][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[54][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[54][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[54][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[55][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[55][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[55][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[55][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[56][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[56][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[56][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[56][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[57][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[57][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[57][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[57][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[58][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[58][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[58][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[58][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[59][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[59][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[59][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[59][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[60][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[60][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[60][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[60][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[61][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[61][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[61][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[61][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[62][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[62][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[62][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[62][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[63][0], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[63][1], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[63][2], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    connect dirty_memory[63][3], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 440:76]
    when valid_write_hit : @[src/main/scala/L1Cache/L1_data_cache.scala 443:30]
      node _T_42 = mux(tag_hit_OH[2], UInt<2>(0h2), UInt<2>(0h3)) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _T_43 = mux(tag_hit_OH[1], UInt<1>(0h1), _T_42) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _T_44 = mux(tag_hit_OH[0], UInt<1>(0h0), _T_43) @[src/main/scala/chisel3/util/Mux.scala 50:70]
      node _T_45 = bits(hit_set, 1, 0)
      connect dirty_memory[_T_44][_T_45], UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 444:68]
    node _T_46 = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 448:31]
    when _T_46 : @[src/main/scala/L1Cache/L1_data_cache.scala 448:62]
      node _T_47 = bits(allocate_set, 1, 0)
      connect dirty_memory[allocate_way][_T_47], UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 449:58]
    connect writeback_dirty, dirty_memory[miss_set][miss_way] @[src/main/scala/L1Cache/L1_data_cache.scala 452:33]
    reg MSHRs : { address : UInt<32>, miss_request : { addr : UInt<32>, data : UInt<32>, memory_type : UInt<2>, access_width : UInt<2>, MOB_index : UInt<4>}[8], allocate_way : UInt<2>, front_pointer : UInt<3>, back_pointer : UInt<2>}[4], clock @[src/main/scala/L1Cache/L1_data_cache.scala 458:54]
    regreset MSHR_front_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 460:42]
    regreset MSHR_back_pointer : UInt<3>, clock, reset, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 461:42]
    node MSHR_front_index = bits(MSHR_front_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 463:53]
    node MSHR_back_index = bits(MSHR_back_pointer, 1, 0) @[src/main/scala/L1Cache/L1_data_cache.scala 464:52]
    wire valid_MSHR_hit : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 470:35]
    wire valid_MSHR_miss : UInt<1> @[src/main/scala/L1Cache/L1_data_cache.scala 471:35]
    connect valid_MSHR_hit, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 475:24]
    when valid_miss : @[src/main/scala/L1Cache/L1_data_cache.scala 476:25]
      node _T_48 = eq(MSHRs[0].address, miss_address) @[src/main/scala/L1Cache/L1_data_cache.scala 478:43]
      when _T_48 : @[src/main/scala/L1Cache/L1_data_cache.scala 478:60]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 479:48]
      node _T_49 = eq(MSHRs[1].address, miss_address) @[src/main/scala/L1Cache/L1_data_cache.scala 478:43]
      when _T_49 : @[src/main/scala/L1Cache/L1_data_cache.scala 478:60]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 479:48]
      node _T_50 = eq(MSHRs[2].address, miss_address) @[src/main/scala/L1Cache/L1_data_cache.scala 478:43]
      when _T_50 : @[src/main/scala/L1Cache/L1_data_cache.scala 478:60]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 479:48]
      node _T_51 = eq(MSHRs[3].address, miss_address) @[src/main/scala/L1Cache/L1_data_cache.scala 478:43]
      when _T_51 : @[src/main/scala/L1Cache/L1_data_cache.scala 478:60]
        connect valid_MSHR_hit, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 479:48]
    node _T_52 = and(valid_miss, valid_MSHR_hit) @[src/main/scala/L1Cache/L1_data_cache.scala 488:25]
    when _T_52 : @[src/main/scala/L1Cache/L1_data_cache.scala 488:43]
      node _MSHRs_3_back_pointer_T = add(MSHRs[3].back_pointer, UInt<1>(0h1)) @[src/main/scala/bundles.scala 642:38]
      node _MSHRs_3_back_pointer_T_1 = tail(_MSHRs_3_back_pointer_T, 1) @[src/main/scala/bundles.scala 642:38]
      connect MSHRs[3].back_pointer, _MSHRs_3_back_pointer_T_1 @[src/main/scala/bundles.scala 642:22]
    else :
      node _T_53 = and(valid_miss, valid_MSHR_miss) @[src/main/scala/L1Cache/L1_data_cache.scala 493:31]
      when _T_53 : @[src/main/scala/L1Cache/L1_data_cache.scala 493:50]
        skip
    connect MSHR_replay_done, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 498:26]
    node _T_54 = eq(DATA_CACHE_NEXT_STATE, UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 499:36]
    when _T_54 : @[src/main/scala/L1Cache/L1_data_cache.scala 499:65]
      node _T_55 = eq(MSHRs[MSHR_front_index].front_pointer, MSHRs[MSHR_front_index].back_pointer) @[src/main/scala/bundles.scala 663:23]
      when _T_55 : @[src/main/scala/L1Cache/L1_data_cache.scala 501:52]
        connect MSHR_replay_done, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 502:42]
        node _MSHR_front_pointer_T = add(MSHR_front_pointer, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 503:66]
        node _MSHR_front_pointer_T_1 = tail(_MSHR_front_pointer_T, 1) @[src/main/scala/L1Cache/L1_data_cache.scala 503:66]
        connect MSHR_front_pointer, _MSHR_front_pointer_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 503:44]
    connect allocate_way, MSHRs[MSHR_front_index].allocate_way @[src/main/scala/L1Cache/L1_data_cache.scala 508:49]
    connect allocate_address, MSHRs[MSHR_front_index].address @[src/main/scala/L1Cache/L1_data_cache.scala 509:49]
    node _allocate_set_T = bits(MSHRs[MSHR_front_index].address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _allocate_set_T_1 = bits(MSHRs[MSHR_front_index].address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _allocate_set_T_2 = div(MSHRs[MSHR_front_index].address, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _allocate_set_T_3 = div(MSHRs[MSHR_front_index].address, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _allocate_set_T_4 = div(MSHRs[MSHR_front_index].address, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect allocate_set, _allocate_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 510:49]
    node _allocate_tag_T = bits(MSHRs[MSHR_front_index].address, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _allocate_tag_T_1 = bits(MSHRs[MSHR_front_index].address, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _allocate_tag_T_2 = div(MSHRs[MSHR_front_index].address, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _allocate_tag_T_3 = div(MSHRs[MSHR_front_index].address, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _allocate_tag_T_4 = div(MSHRs[MSHR_front_index].address, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect allocate_tag, _allocate_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 511:49]
    connect final_response_buffer.io.deq.ready, UInt<1>(0h1) @[src/main/scala/NOC/AXI/AXI_cache_node.scala 170:40]
    node axi_response_valid = and(final_response_buffer.io.deq.ready, final_response_buffer.io.deq.valid) @[src/main/scala/chisel3/util/Decoupled.scala 51:35]
    node _cacheable_response_Q_io_enq_valid_T = eq(UInt<1>(0h0), UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 530:85]
    node _cacheable_response_Q_io_enq_valid_T_1 = and(axi_response_valid, _cacheable_response_Q_io_enq_valid_T) @[src/main/scala/L1Cache/L1_data_cache.scala 530:65]
    connect cacheable_response_Q.io.enq.valid, _cacheable_response_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 530:43]
    connect cacheable_response_Q.io.enq.bits, final_response_buffer.io.deq.bits @[src/main/scala/L1Cache/L1_data_cache.scala 531:43]
    connect allocate_cache_line, cacheable_response_Q.io.deq.bits @[src/main/scala/L1Cache/L1_data_cache.scala 533:33]
    node _non_cacheable_response_Q_io_enq_valid_T = eq(UInt<1>(0h0), UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 538:89]
    node _non_cacheable_response_Q_io_enq_valid_T_1 = and(axi_response_valid, _non_cacheable_response_Q_io_enq_valid_T) @[src/main/scala/L1Cache/L1_data_cache.scala 538:69]
    connect non_cacheable_response_Q.io.enq.valid, _non_cacheable_response_Q_io_enq_valid_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 538:47]
    connect non_cacheable_response_Q.io.enq.bits, final_response_buffer.io.deq.bits @[src/main/scala/L1Cache/L1_data_cache.scala 539:47]
    connect DATA_CACHE_NEXT_STATE, DATA_CACHE_STATE @[src/main/scala/L1Cache/L1_data_cache.scala 546:31]
    node _T_56 = asUInt(UInt<1>(0h0)) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
    node _T_57 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
    node _T_58 = eq(_T_56, _T_57) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
    when _T_58 : @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
      when non_cacheable_response_Q.io.deq.valid : @[src/main/scala/L1Cache/L1_data_cache.scala 550:68]
        skip
      else :
        when cacheable_response_Q.io.deq.valid : @[src/main/scala/L1Cache/L1_data_cache.scala 552:70]
          connect DATA_CACHE_NEXT_STATE, UInt<2>(0h2) @[src/main/scala/L1Cache/L1_data_cache.scala 553:55]
    else :
      node _T_59 = asUInt(UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
      node _T_60 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
      node _T_61 = eq(_T_59, _T_60) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
      when _T_61 : @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
        skip
      else :
        node _T_62 = asUInt(UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
        node _T_63 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
        node _T_64 = eq(_T_62, _T_63) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
        when _T_64 : @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
          connect DATA_CACHE_NEXT_STATE, UInt<2>(0h3) @[src/main/scala/L1Cache/L1_data_cache.scala 563:47]
        else :
          node _T_65 = asUInt(UInt<2>(0h3)) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
          node _T_66 = asUInt(DATA_CACHE_STATE) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
          node _T_67 = eq(_T_65, _T_66) @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
          when _T_67 : @[src/main/scala/L1Cache/L1_data_cache.scala 548:33]
            when MSHR_replay_done : @[src/main/scala/L1Cache/L1_data_cache.scala 567:47]
              connect DATA_CACHE_NEXT_STATE, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 568:55]
    connect DATA_CACHE_STATE, DATA_CACHE_NEXT_STATE @[src/main/scala/L1Cache/L1_data_cache.scala 574:26]
    connect replay_request_valid, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 577:33]
    connect replay_address, MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr @[src/main/scala/L1Cache/L1_data_cache.scala 578:41]
    node _replay_set_T = bits(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _replay_set_T_1 = bits(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _replay_set_T_2 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _replay_set_T_3 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _replay_set_T_4 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect replay_set, _replay_set_T_1 @[src/main/scala/L1Cache/L1_data_cache.scala 579:49]
    node _replay_tag_T = bits(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, 31, 11) @[src/main/scala/L1Cache/L1_data_cache.scala 93:30]
    node _replay_tag_T_1 = bits(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, 10, 5) @[src/main/scala/L1Cache/L1_data_cache.scala 94:30]
    node _replay_tag_T_2 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<3>(0h4)) @[src/main/scala/L1Cache/L1_data_cache.scala 95:40]
    node _replay_tag_T_3 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 96:45]
    node _replay_tag_T_4 = div(MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].addr, UInt<1>(0h1)) @[src/main/scala/L1Cache/L1_data_cache.scala 97:40]
    connect replay_tag, _replay_tag_T @[src/main/scala/L1Cache/L1_data_cache.scala 580:49]
    connect replay_memory_type, MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].memory_type @[src/main/scala/L1Cache/L1_data_cache.scala 581:41]
    connect replay_access_width, MSHRs[MSHR_front_index].miss_request[MSHRs[MSHR_front_index].front_pointer].access_width @[src/main/scala/L1Cache/L1_data_cache.scala 582:41]
    connect non_cacheable_response_Q.io.deq.ready, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 594:47]
    node _T_68 = eq(DATA_CACHE_STATE, UInt<2>(0h2)) @[src/main/scala/L1Cache/L1_data_cache.scala 596:31]
    node _T_69 = and(_T_68, non_cacheable_response_Q.io.deq.valid) @[src/main/scala/L1Cache/L1_data_cache.scala 596:62]
    when _T_69 : @[src/main/scala/L1Cache/L1_data_cache.scala 596:103]
      connect output_data, non_cacheable_response_Q.io.deq.bits @[src/main/scala/L1Cache/L1_data_cache.scala 597:29]
      connect non_cacheable_response_Q.io.deq.ready, UInt<1>(0h1) @[src/main/scala/L1Cache/L1_data_cache.scala 598:55]
    else :
      when non_cacheable_response_Q.io.deq.valid : @[src/main/scala/L1Cache/L1_data_cache.scala 599:58]
        connect output_data, UInt<1>(0h0) @[src/main/scala/L1Cache/L1_data_cache.scala 600:29]
    reg output_valid_r : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
      connect output_valid_r, valid_hit @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
    reg output_valid_r_1 : UInt<1>, clock @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
    when UInt<1>(0h1) : @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
      connect output_valid_r_1, output_valid_r @[src/main/scala/L1Cache/L1_data_cache.scala 603:54]
    connect output_valid, output_valid_r_1 @[src/main/scala/L1Cache/L1_data_cache.scala 603:33]
    connect output_MOB_index, hit_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 604:33]
    connect io.backend_memory_response.valid, output_valid @[src/main/scala/L1Cache/L1_data_cache.scala 612:81]
    connect io.backend_memory_response.bits.data, output_data @[src/main/scala/L1Cache/L1_data_cache.scala 613:73]
    connect io.backend_memory_response.bits.MOB_index, output_MOB_index @[src/main/scala/L1Cache/L1_data_cache.scala 614:73]
