{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1531859578170 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1531859578170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 17 23:32:58 2018 " "Processing started: Tue Jul 17 23:32:58 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1531859578170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1531859578170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System " "Command: quartus_map --read_settings_files=on --write_settings_files=off Security_System -c Security_System" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1531859578170 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1531859578369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "security_top.v 1 1 " "Found 1 design units, including 1 entities, in source file security_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 Security_Top " "Found entity 1: Security_Top" {  } { { "Security_Top.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_Divider " "Found entity 1: CLK_Divider" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sensor_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sensor_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sensor_Controller " "Found entity 1: Sensor_Controller" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578406 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Digit_Converter.v(6) " "Verilog HDL warning at Digit_Converter.v(6): extended using \"x\" or \"z\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1531859578408 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Digit_Converter.v(7) " "Verilog HDL warning at Digit_Converter.v(7): extended using \"x\" or \"z\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1531859578408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digit_converter.v 1 1 " "Found 1 design units, including 1 entities, in source file digit_converter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Digit_Converter " "Found entity 1: Digit_Converter" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCD " "Found entity 1: BCD" {  } { { "BCD.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Security_Top " "Elaborating entity \"Security_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1531859578434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_Divider CLK_Divider:DUT1 " "Elaborating entity \"CLK_Divider\" for hierarchy \"CLK_Divider:DUT1\"" {  } { { "Security_Top.v" "DUT1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578436 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 CLK_Divider.v(20) " "Verilog HDL assignment warning at CLK_Divider.v(20): truncated value with size 32 to match size of target (12)" {  } { { "CLK_Divider.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/CLK_Divider.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531859578437 "|Security_Top|CLK_Divider:DUT1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sensor_Controller Sensor_Controller:DUT2 " "Elaborating entity \"Sensor_Controller\" for hierarchy \"Sensor_Controller:DUT2\"" {  } { { "Security_Top.v" "DUT2" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578438 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 Sensor_Controller.v(25) " "Verilog HDL assignment warning at Sensor_Controller.v(25): truncated value with size 32 to match size of target (20)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531859578438 "|Security_Top|Sensor_Controller:DUT2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Sensor_Controller.v(30) " "Verilog HDL assignment warning at Sensor_Controller.v(30): truncated value with size 32 to match size of target (8)" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531859578438 "|Security_Top|Sensor_Controller:DUT2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Digit_Converter Digit_Converter:DUT3 " "Elaborating entity \"Digit_Converter\" for hierarchy \"Digit_Converter:DUT3\"" {  } { { "Security_Top.v" "DUT3" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Security_Top.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit_Converter.v(6) " "Verilog HDL assignment warning at Digit_Converter.v(6): truncated value with size 32 to match size of target (4)" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531859578440 "|Security_Top|Digit_Converter:DUT3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Digit_Converter.v(7) " "Verilog HDL assignment warning at Digit_Converter.v(7): truncated value with size 32 to match size of target (4)" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1531859578440 "|Security_Top|Digit_Converter:DUT3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD Digit_Converter:DUT3\|BCD:DUT1 " "Elaborating entity \"BCD\" for hierarchy \"Digit_Converter:DUT3\|BCD:DUT1\"" {  } { { "Digit_Converter.v" "DUT1" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578441 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Units\[3\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Units\[3\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Units\[2\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Units\[2\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Units\[1\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Units\[1\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Units\[0\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Units\[0\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Tens\[3\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Tens\[3\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Tens\[2\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Tens\[2\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Tens\[1\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Tens\[1\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Digit_Converter:DUT3\|Distance_Tens\[0\] " "Converted tri-state buffer \"Digit_Converter:DUT3\|Distance_Tens\[0\]\" feeding internal logic into a wire" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 4 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1531859578537 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1531859578537 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digit_Converter:DUT3\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digit_Converter:DUT3\|Mod0\"" {  } { { "Digit_Converter.v" "Mod0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578602 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Digit_Converter:DUT3\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Digit_Converter:DUT3\|Div0\"" {  } { { "Digit_Converter.v" "Div0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578602 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Sensor_Controller:DUT2\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Sensor_Controller:DUT2\|Div0\"" {  } { { "Sensor_Controller.v" "Div0" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578602 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1531859578602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_Converter:DUT3\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Digit_Converter:DUT3\|lpm_divide:Mod0\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digit_Converter:DUT3\|lpm_divide:Mod0 " "Instantiated megafunction \"Digit_Converter:DUT3\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578633 ""}  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 6 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531859578633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_35m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_35m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_35m " "Found entity 1: lpm_divide_35m" {  } { { "db/lpm_divide_35m.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_35m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_mve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_mve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_mve " "Found entity 1: alt_u_div_mve" {  } { { "db/alt_u_div_mve.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_mve.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578801 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Digit_Converter:DUT3\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Digit_Converter:DUT3\|lpm_divide:Div0\"" {  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Digit_Converter:DUT3\|lpm_divide:Div0 " "Instantiated megafunction \"Digit_Converter:DUT3\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578808 ""}  } { { "Digit_Converter.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Digit_Converter.v" 7 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531859578808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eem " "Found entity 1: lpm_divide_eem" {  } { { "db/lpm_divide_eem.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_eem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_olh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_olh " "Found entity 1: sign_div_unsign_olh" {  } { { "db/sign_div_unsign_olh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_olh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_i2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_i2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_i2f " "Found entity 1: alt_u_div_i2f" {  } { { "db/alt_u_div_i2f.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_i2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578889 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sensor_Controller:DUT2\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Sensor_Controller:DUT2\|lpm_divide:Div0\"" {  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859578904 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sensor_Controller:DUT2\|lpm_divide:Div0 " "Instantiated megafunction \"Sensor_Controller:DUT2\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578904 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1531859578904 ""}  } { { "Sensor_Controller.v" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/Sensor_Controller.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1531859578904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hem " "Found entity 1: lpm_divide_hem" {  } { { "db/lpm_divide_hem.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/lpm_divide_hem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_rlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_rlh " "Found entity 1: sign_div_unsign_rlh" {  } { { "db/sign_div_unsign_rlh.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/sign_div_unsign_rlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/db/alt_u_div_o2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1531859578982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1531859578982 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1531859579263 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.map.smsg " "Generated suppressed messages file D:/Oana/Documents/Materiale Poli/GitHub/SecurityAlarmSys/output_files/Security_System.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1531859579480 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1531859579572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1531859579572 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "563 " "Implemented 563 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1531859579619 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1531859579619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "545 " "Implemented 545 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1531859579619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1531859579619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1531859579637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 17 23:32:59 2018 " "Processing ended: Tue Jul 17 23:32:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1531859579637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1531859579637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1531859579637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1531859579637 ""}
