Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2024.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_mips_32_behav xil_defaultlib.tb_mips_32 xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.instruction_mem
Compiling module xil_defaultlib.mux2(mux_width=5)
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.sign_extend
Compiling module xil_defaultlib.mux2
Compiling module xil_defaultlib.ALU
Compiling module xil_defaultlib.data_memory
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.control
Compiling module xil_defaultlib.ALUControl
Compiling module xil_defaultlib.mips_32
Compiling module xil_defaultlib.tb_mips_32
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_mips_32_behav
