module master_slave (clk, D, Q, Qnot);
   input  D, clk;
   output Q, Qnot;
   
   wire Qm;
	
   // You will need to instantiate a few instances of gated_Dlatch, 
   // and perhaps assign some intermediate signals
	
endmodule