INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Experiment_3/two_adder/project_adder.srcs/sources_1/new/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
WARNING: [VRFC 10-3676] redeclaration of ansi port 'sum' is not allowed [C:/Users/Pikachu/Desktop/Experiment_3/two_adder/project_adder.srcs/sources_1/new/adder.v:30]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout' is not allowed [C:/Users/Pikachu/Desktop/Experiment_3/two_adder/project_adder.srcs/sources_1/new/adder.v:31]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Pikachu/Desktop/Experiment_3/two_adder/project_adder.srcs/sim_1/new/adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tb
