// Seed: 2039817062
module module_0 (
    input uwire id_0,
    output wor id_1,
    input supply1 id_2,
    output wire id_3,
    output tri id_4,
    output wire id_5,
    input supply0 id_6,
    input wand id_7,
    input tri1 id_8,
    input wand id_9,
    input tri1 id_10,
    input wand id_11
);
  assign id_1 = -1;
endmodule
module module_1 #(
    parameter id_3 = 32'd23,
    parameter id_4 = 32'd55,
    parameter id_8 = 32'd10
) (
    input supply0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply1 _id_3,
    input supply0 _id_4,
    input wire id_5,
    input tri0 id_6,
    output tri1 id_7,
    output wand _id_8
);
  wire [1 : id_4] id_10;
  module_0 modCall_1 (
      id_2,
      id_7,
      id_6,
      id_7,
      id_7,
      id_7,
      id_1,
      id_1,
      id_0,
      id_6,
      id_2,
      id_5
  );
  assign modCall_1.id_8 = 0;
  logic [id_8  ==  id_8 : id_3] id_11;
endmodule
