<html>
    <head>
        <!-- Metadata -->
        <meta charset="UTF-8">
        <meta http-equiv="X-UA-Compatible" content="IE=edge">
        <meta name="author" content="Home | Minesh Patel">
        <meta name="viewport" content="width=device-width, initial-scale=1.0">
        <meta name="theme-color" content="#f5f5f5">
        
        <meta name="keywords" content="Minesh Patel">
        <meta name="description" content="I am a Ph.D. candidate at ETH Zurich in the SAFARI group. I'm interested in computer and systems architecture.">
        <meta name="twitter:description" content="I am a Ph.D. candidate at ETH Zurich in the SAFARI group. I'm interested in computer and systems architecture.">
        <meta name="og:description" content="I am a Ph.D. candidate at ETH Zurich in the SAFARI group. I'm interested in computer and systems architecture.">

        <!-- favicon -->
        <link rel="apple-touch-icon" sizes="57x57" href="/favicon/apple-icon-57x57.png">
        <link rel="apple-touch-icon" sizes="60x60" href="/favicon/apple-icon-60x60.png">
        <link rel="apple-touch-icon" sizes="72x72" href="/favicon/apple-icon-72x72.png">
        <link rel="apple-touch-icon" sizes="76x76" href="/favicon/apple-icon-76x76.png">
        <link rel="apple-touch-icon" sizes="114x114" href="/favicon/apple-icon-114x114.png">
        <link rel="apple-touch-icon" sizes="120x120" href="/favicon/apple-icon-120x120.png">
        <link rel="apple-touch-icon" sizes="144x144" href="/favicon/apple-icon-144x144.png">
        <link rel="apple-touch-icon" sizes="152x152" href="/favicon/apple-icon-152x152.png">
        <link rel="apple-touch-icon" sizes="180x180" href="/favicon/apple-icon-180x180.png">
        <link rel="icon" type="image/png" sizes="192x192"  href="/favicon/android-icon-192x192.png">
        <link rel="icon" type="image/png" sizes="32x32" href="/favicon/favicon-32x32.png">
        <link rel="icon" type="image/png" sizes="96x96" href="/favicon/favicon-96x96.png">
        <link rel="icon" type="image/png" sizes="16x16" href="/favicon/favicon-16x16.png">
        <link rel="manifest" href="/favicon/manifest.json">
        <meta name="msapplication-TileColor" content="#ffffff">
        <meta name="msapplication-TileImage" content="/ms-icon-144x144.png">
        <meta name="theme-color" content="#ffffff">

        <title>Minesh Patel</title>
        <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/normalize/8.0.1/normalize.min.css" crossorigin="anonymous">
        <link rel="stylesheet" href="/main.css">

        <!-- Font awesome -->
        <script src="https://kit.fontawesome.com/fac81a8c1d.js" crossorigin="anonymous"></script>

        <!-- Asynchronous Google Analytics snippet -->
        <script>
            (function(i,s,o,g,r,a,m){i['GoogleAnalyticsObject']=r;i[r]=i[r]||function(){
            (i[r].q=i[r].q||[]).push(arguments)},i[r].l=1*new Date();a=s.createElement(o),
            m=s.getElementsByTagName(o)[0];a.async=1;a.src=g;m.parentNode.insertBefore(a,m)
            })(window,document,'script','https://www.google-analytics.com/analytics.js','ga');
            ga('create', 'UA-111338282-1', 'auto');
            ga('send', 'pageview');
        </script>
  
    </head>
    <body>
        <script>0</script> <!-- supposedly removes flash without styling in Firefox -->

        <div class="profile-outer">
            <div class="profile-inner">
                <div class="profile-box">
                    <img class="profile-image" id="profile" src="/profile.png" alt="Minesh's Profile Photo"/>
                    <div class="profile-child">
                        <h1 id="minesh-patel">Minesh Patel</h1>
                        <table>
                            <tbody>
                                <tr>
                                    <td><i class="fas fa-exclamation-triangle"></i></td>
                                    <td><p class=seeking>Actively seeking an industry research position</a></td>
                                </tr>
                                <tr>
                                    <td><i class="fas fa-envelope"></i></td>
                                    <td><a href="mailto:minesh.patelh@gmail.com">minesh.patelh@gmail.com</a></td>
                                </tr>
                                <tr>
                                    <td><i class="fas fa-file"></i></td>
                                    <td><a href="/files/minesh_patel_cv.pdf">CV</a></td>
                                </tr>
                                <tr>
                                    <td><i class="fas fa-graduation-cap"></i></td>
                                    <td><a href="https://scholar.google.com/citations?user=om-NSbgAAAAJ">Google Scholar</a> </td>
                                </tr>
                                <tr>
                                    <td><i class="fas fa-list"></i></td>
                                    <td><a href="https://dblp.org/pid/147/0857.html">dblp</a></td>
                                </tr>
                            </tbody>
                        </table>
                    </div>
                </div>

                <!-- Intro -->
                <p>Hi! I'm a Ph.D. candidate (successfully defended on October 1st, 2021) at <a href="https://ethz.ch/en.html">ETH Z&uuml;rich</a> under my adviser, <a href="https://people.inf.ethz.ch/omutlu/index.html">Onur Mutlu</a> in the <a href="https://safari.ethz.ch/">SAFARI</a> research group. My dissertation deals with memory systems reliability &mdash; specifically, addressing technology scaling challenges in modern DRAM memory, including memory error profiling and problems that are introduced by integrated on-die error-correcting codes (on-die ECC).</p>

                <p>I am a US citizen and am actively seeking a position in an industry research lab, where my work can directly influence products while also advancing the state-of-the-art. Beyond my dissertation, I have research experience in a broad range of topics related to the memory system, including rethinking hardware and/or software to enable new functionality (e.g., <a href="/files/hajinazar_isca20_virtual_paper.pdf">virtual memory abstractions</a>, <a href="/files/hajinazar_asplos21_simdram_paper.pdf">in-memory computation</a>, <a href="/files/kim_hpca2018_dram_paper.pdf">security primitives</a>) and improve system-level metrics such as <a href="/files/luo_isca20_clr_paper.pdf">performance</a>, <a href="/files/hassan_isca19_crow_paper.pdf">energy-efficiency</a>, and <a href="/files/yaglikci_hpca21_blockhammer_paper.pdf">security</a>. Going forward I am interested in other areas within computer and systems architecture, including (1) architecture, compiler, and runtime support for workloads on cutting-edge systems; and (2) system design, analysis, and modeling.</p>

                <!-- Bio -->
                <hr>
                <h2 id="bio">Education and Experience</h2>

                <p>I started my Ph.D. at <a href="https://www.cmu.edu/">Carnegie Mellon</a> in 2015 and moved to <a href="https://ethz.ch/en.html">ETH Z&uuml;rich</a> along with my adviser in 2017. Before that, I graduated with a BS in both physics and electrical engineering at <a href="https://www.utexas.edu/">UT Austin</a> in 2015.</p>

                <p>I have substantial industry experience in the form of internships both before and during my Ph.D. During my Ph.D., I had (1) three research internships with Apple's Platform Engineering and SEG DRAM teams; and (2) one with Microsoft Research's Mobility and Networking Group. Before my Ph.D., I (1) worked with Apple's SEG Graphics team; (2) National Instruments R&D's Digital Design team; and (3) General Electric's UNIX/Linux Engineering team.</p>
                
      
                <!-- Awards -->
                <hr>
                <h2 id="awards">Awards</h2>

                <ul>
                    <li>
                        <i><a href="http://pages.cs.wisc.edu/~arch/www/iscabibhall.html">ISCA Hall of Fame</a></i>
                        <p>Thanks to the combined efforts of our work during my time in the SAFARI research group, I have the honor of (possibly being the first) to have entered the ISCA hall of fame before having defended my Ph.D.</p>
                    </li>
                    <li>
                        <i>Best Paper Award for <a href="/files/patel_micro20_beer_paper.pdf">Patel et al., MICRO'20</a></i>
                        <p>This work introduces BEER, a new memory testing technique capable of systematically determining the details of the error-correcting code used within a DRAM chip (i.e., on-die ECC). We demonstrate BEER's correctness and practicality using a combination of real-chip and simulation-based experiments and release an open-source tool, <a href="https://github.com/CMU-SAFARI/BEER">BEER</a>, to enable applying BEER to other DRAM chips.</p>
                    </li>
                    <li>
                        <i>Best Paper Award for <a href="/files/patel_dsn19_understanding_paper.pdf">Patel et al., DSN'19</a></i>
                        <p>This work introduces EIN, a statistical inference methodology that uses MAP estimation to infer hidden details of both (1) the error-correcting code used within a memory chip; and (2) raw bit error characteristics. We demonstrate EIN in practice by applying it to real LPDDR4 DRAM chips and release an open-source tool, <a href="https://github.com/CMU-SAFARI/EINSim">EINSim</a>, to enable applying EIN to other DRAM chips.</p>
                    </li>
                </ul>

                <!-- Publications List -->
                <hr>
                <h2 id="publications">Publications</h2>
                Please also see my <a href="https://scholar.google.com/citations?user=om-NSbgAAAAJ">Google Scholar</a> page.
                
                <h3 id="publications">Refereed Conference Publications</h3>
                <ol reversed="" class="papers">
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/patel_micro21_harp_paper.pdf">HARP: Practically and Effectively Identifying Uncorrectable Errors in Main Memory Chips That Use On-Die ECC</a>
                            <p class="paper-authors"><u>Minesh Patel</u>, G. F. de Oliveira Jr., O. Mutlu</p> 
                            <p class="paper-venue">To appear in International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro54/">MICRO-54</a>), Oct. 2021</p> 
                            <p class="paper-links">[paper (<a href="files/patel_micro21_harp_paper.pdf">pdf</a>/<a href="https://arxiv.org/abs/2109.12697">arxiv</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <p class="paper-title">A Deeper Look into RowHammer's Sensitivities: Experimental Analysis of Real DRAM Chips and Implications on Future Attacks and Defenses</a>
                            <p class="paper-authors">L. Orosa, G. Yaglikci, H. Luo, A. Olgun, J. Park, H. Hassan, <u>Minesh Patel</u>, J. S. Kim, O. Mutlu</p> 
                            <p class="paper-venue">To appear in International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro54/">MICRO-54</a>), Oct. 2021</p> 
                            <p class="paper-links">[TBA]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/olgun_isca21_quac_paper.pdf">QUAC-TRNG: High-Throughput True Random Number Generation Using Quadruple Row Activation in Commodity DRAM Chips</a>
                            <p class="paper-authors">Ataberk Olgun, <u>Minesh Patel</u> l, A. Giray Yaglikci, Haocong Luo, Jeremie S. Kim, F. Nisa Bostanci, Nandita Vijaykumar, Oguz Ergin, and Onur Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2021/">ISCA-48</a>), Jun. 2021</p>
                            <p class="paper-links">[paper (<a href="/files/olgun_isca21_quac_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ISCA52012.2021.00078">doi</a>/<a href="https://arxiv.org/abs/2105.08955">arxiv</a>) | full talk (<a href="/files/olgun_isca21_quac_full_talk.pdf">pdf</a>/<a href="/files/olgun_isca21_quac_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=QtBrq0WVOmQ">video</a>) | short talk (<a href="/files/olgun_isca21_quac_short_talk.pdf">pdf</a>/<a href="/files/olgun_isca21_quac_short_talk.pptx">pptx</a>) | lecture (<a href="https://www.youtube.com/watch?v=snvF3g3GfkI">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/orosa_isca21_codic_paper.pdf">CODIC: A Low-Cost Substrate for Enabling Custom In-DRAM Functionalities and Optimizations</a>
                            <p class="paper-authors">Lois Orosa, Yaohua Wang, Mohammad Sadrosadati, Jeremie S. Kim, <u>Minesh Patel</u>, Ivan Puddu, Haocong Luo, Kaveh Razavi, Juan Gomez-Luna, Hasan Hassan, Nika Mansouri-Ghiasi, Saugata Ghose, and Onur Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2021/">ISCA-48</a>), Jun. 2021</p>
                            <p class="paper-links">[paper (<a href="/files/orosa_isca21_codic_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ISCA52012.2021.00045">doi</a>/<a href="https://arxiv.org/abs/2106.05632">arxiv</a>) | full talk (<a href="/files/orosa_isca21_codic_full_talk.pdf">pdf</a>/<a href="/files/orosa_isca21_codic_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=ofBJnFQA6ic">video</a>) | short talk (<a href="/files/orosa_isca21_codic_short_talk.pdf">pdf</a>/<a href="/files/orosa_isca21_codic_short_talk.pptx">pptx</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/hajinazar_asplos21_simdram_paper.pdf">SIMDRAM: An End-to-End Framework for Bit-Serial SIMD Computing in DRAM</a>
                            <p class="paper-authors">Nastaran Hajinazar, Geraldo F. Oliveira, Sven Gregorio, Joao Dinis Ferreira, Nika Mansouri Ghiasi, <u>Minesh Patel</u>, Mohammed Alser, Saugata Ghose, Juan Gomez-Luna, and Onur Mutlu</p> 
                            <p class="paper-venue">International Conference on Architectural Support for Programming Languages and Operating Systems (<a href="https://asplos-conference.org/2021/index.html">ASPLOS-26</a>), Mar.-Apr. 2021</p>
                            <p class="paper-links">[paper (<a href="/files/hajinazar_asplos21_simdram_paper.pdf">pdf</a>/<a href="https://doi.org/10.1145/3445814.3446749">doi</a>/<a href="https://arxiv.org/abs/2105.12839">arxiv</a>) | full talk (<a href="/files/hajinazar_asplos21_simdram_full_talk.pdf">pdf</a>/<a href="/files/hajinazar_asplos21_simdram_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=lu3Br4-kySw">video</a>) | short talk (<a href="/files/hajinazar_asplos21_simdram_short_talk.pdf">pdf</a>/<a href="/files/hajinazar_asplos21_simdram_short_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=g0fE1c7w0xk">video</a>) | extended abstract (<a href="/files/hajinazar_asplos21_simdram_abstract.pdf">pdf</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/yaglikci_hpca21_blockhammer_paper.pdf">BlockHammer: Preventing RowHammer at Low Cost by Blacklisting Rapidly-Accessed DRAM Rows</a>
                            <p class="paper-authors">A. G. Yaglikci, <u>Minesh Patel</u>, J. S. Kim, R. Azizi, A. Olgun, L. Orosa, H. Hassan, J. Park, K. Kanellopoulos, T. Shahroodi, S. Ghose, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on High-Performance Computer Architecture (<a href="https://hpca-conf.org/2021/">HPCA-27</a>), Feb. 2021</p>
                            <p class="paper-links">[paper (<a href="/files/yaglikci_hpca21_blockhammer_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/HPCA51647.2021.00037">doi</a>/<a href="https://arxiv.org/abs/2102.05981">arxiv</a>) | full talk (<a href="/files/yaglikci_hpca21_blockhammer_full_talk.pdf">pdf</a>/<a href="/files/yaglikci_hpca21_blockhammer_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=4Y01N1BhWv4">video</a>) | short talk (<a href="/files/yaglikci_hpca21_blockhammer_short_talk.pdf">pdf</a>/<a href="/files/yaglikci_hpca21_blockhammer_short_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=h0WiOTVIH70">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/patel_micro20_beer_paper.pdf">Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics</a>
                            <p class="paper-authors"><u>Minesh Patel</u>, J. S. Kim, T. Shahroodi, H. Hassan, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro53/">MICRO-53</a>), Oct. 2020</p> 
                            <p class="paper-award">Best Paper Award</p>
                            <p class="paper-links">[paper (<a href="/files/patel_micro20_beer_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/MICRO50266.2020.00034">doi</a>/<a href="https://arxiv.org/abs/2009.07985">arxiv</a>) | full talk (<a href="/files/patel_micro20_beer_full_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=EU4avKKRUuc">video</a>) | lightning talk (<a href="/files/patel_micro20_beer_lightning_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=hgSziiRTUY4">video</a>) | short talk (<a href="/files/patel_micro20_beer_short_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_short_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=RKpn14hpnSQ">video</a>) | lecture (<a href="/files/patel_micro20_beer_lecture.pdf">pdf</a>/<a href="/files/patel_micro20_beer_lecture.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=38Uhz_QFkG4">video</a>) | source code (<a href="https://github.com/CMU-SAFARI/BEER">GitHub</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/wang_micro20_figaro_paper.pdf">FIGARO: Improving System Performance via Fine-Grained In-DRAM Data Relocation and Caching</a>
                            <p class="paper-authors">Y. Wang, L. Orosa, X. Peng, Y. Guo, S. Ghose, <u>Minesh Patel</u>, J. S. Kim, J. G. Luna, M. Sadrosadati, N. M. Ghiasi, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro53/">MICRO-53</a>), Oct. 2020</p>
                            <p class="paper-links">[paper (<a href="/files/wang_micro20_figaro_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/MICRO50266.2020.00036">doi</a>/<a href="https://arxiv.org/abs/2009.08437">arxiv</a>) | full talk (<a href="/files/wang_micro20_figaro_full_talk.pdf">pdf</a>/<a href="/files/wang_micro20_figaro_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=GISBAaUzdKc">video</a>) | lightning talk (<a href="/files/wang_micro20_figaro_lightning_talk.pdf">pdf</a>/<a href="/files/wang_micro20_figaro_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=6fN8fqkaV_8">video</a>) | short talk (<a href="/files/wang_micro20_figaro_short_talk.pdf">pdf</a>/<a href="/files/wang_micro20_figaro_short_talk.pptx">pptx</a>/<a href="https://youtu.be/EvR3Ryis0tg">video</a>) | lecture (<a href="/files/wang_micro20_figaro_lecture.pdf">pdf</a>/<a href="/files/wang_micro20_figaro_lecture.pptx">pptx</a>/<a href="http://www.youtube.com/watch?v=yocAhhCiJZg">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/kim_isca20_revisiting_paper.pdf">Revisiting RowHammer: An Experimental Analysis of Modern Devices and Mitigation Techniques</a>
                            <p class="paper-authors">J. S. Kim, <u>Minesh Patel</u>, A. G. Yaglikci, H. Hassan, R. Azizi, L. Orosa, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2020/">ISCA-47</a>), Jun. 2020</p>
                            <p class="paper-links">[paper (<a href="/files/kim_isca20_revisiting_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ISCA45697.2020.00059">doi</a>/<a href="https://arxiv.org/abs/2005.13121">arxiv</a>) | full talk (<a href="/files/kim_isca20_revisiting_full_talk.pdf">pdf</a>/<a href="/files/kim_isca20_revisiting_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=hU88UeWE48A">video</a>) | lightning talk (<a href="/files/kim_isca20_revisiting_lightning_talk.pdf">pdf</a>/<a href="/files/kim_isca20_revisiting_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=NOEG0ibDqQE">video</a>) | poster (<a href="/files/kim_isca20_revisiting_poster.pdf">pdf</a>/<a href="/files/kim_isca20_revisiting_poster.pptx">pptx</a>) | lecture (<a href="/files/kim_isca20_revisiting_lecture.pdf">pdf</a>/<a href="/files/kim_isca20_revisiting_lecture.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=gR7XR-Eepcg">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/luo_isca20_clr_paper.pdf">CLR-DRAM: A Low-Cost DRAM Architecture Enabling Dynamic Capacity-Latency Trade-Off</a>
                            <p class="paper-authors">H. Luo, T. Shahroodi, H. Hassan, <u>Minesh Patel</u>, A. G. Yaglikci, L. Orosa, J. Park, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2020/">ISCA-47</a>), Jun. 2020</p>
                            <p class="paper-links">[paper (<a href="/files/luo_isca20_clr_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ISCA45697.2020.00061">doi</a>/<a href="https://arxiv.org/abs/2005.12775">arxiv</a>) | full talk (<a href="/files/luo_isca20_clr_full_talk.pdf">pdf</a>/<a href="/files/luo_isca20_clr_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=Qdf3vgeiLDI">video</a>) | lightning talk (<a href="/files/luo_isca20_clr_lightning_talk.pdf">pdf</a>/<a href="/files/luo_isca20_clr_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=zg1RO9uaymY">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/hajinazar_isca20_virtual_paper.pdf">The Virtual Block Interface: A Flexible Alternative to the Conventional Virtual Memory Framework</a>
                            <p class="paper-authors">N. Hajinazar, P. Patel, <u>Minesh Patel</u>, K. Kanellopoulos, S. Ghose, R. Ausavarungnirun, G. F. de Oliveira Jr., J. Appavoo, V. Seshadri, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2020/">ISCA-47</a>), Jun. 2020</p>
                            <p class="paper-links">[paper (<a href="/files/hajinazar_isca20_virtual_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ISCA45697.2020.00089">doi</a>/<a href="https://arxiv.org/abs/2005.09748">arxiv</a>) | full talk (<a href="/files/hajinazar_isca20_virtual_full_talk.pdf">pdf</a>/<a href="/files/hajinazar_isca20_virtual_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=bU2ra65vYRM">video</a>) | lightning talk (<a href="/files/hajinazar_isca20_virtual_lightning_talk.pdf">pdf</a>/<a href="/files/hajinazar_isca20_virtual_lightning_talk.pptx">pptx</a>/<a href="https://youtu.be/04l-Zlaue0k">video</a>) | poster (<a href="/files/hajinazar_isca20_virtual_poster.pdf">pdf</a>/<a href="/files/hajinazar_isca20_virtual_poster.pptx">pptx</a>) | lecture (<a href="https://www.youtube.com/watch?v=PPR7YrBi7IQ">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/cojocar_sp2020_are_paper.pdf">Are We Susceptible to Rowhammer? An End-to-End Methodology for Cloud Providers</a>
                            <p class="paper-authors">L. Cojocar, J. S. Kim, <u>Minesh Patel</u>, L. Tsai, S. Saroiu, A. Wolman, and O. Mutlu</p> 
                            <p class="paper-venue">IEEE Symposium on Security and Privacy (<a href="https://www.ieee-security.org/TC/SP2020/">S&P-41</a>), May 2020</p>
                            <p class="paper-links">[paper (<a href="/files/cojocar_sp2020_are_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/SP40000.2020.00085">doi</a>/<a href="https://arxiv.org/abs/2003.04498">arxiv</a>) | full talk (<a href="/files/cojocar_sp2020_are_full_talk.pdf">pdf</a>/<a href="/files/cojocar_sp2020_are_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=XP1SvxmJoHE">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/hassan_isca19_crow_paper.pdf">CROW: A Low-Cost Substrate for Improving DRAM Performance, Energy Efficiency, and Reliability</a>
                            <p class="paper-authors">H. Hassan, <u>Minesh Patel</u>, J. S. Kim, A. G. Yaglikci, N. Vijaykumar, N. M. Ghiasi, S. Ghose, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2019/index.html">ISCA-46</a>), Jun. 2019</p>
                            <p class="paper-links">[paper (<a href="/files/hassan_isca19_crow_paper.pdf">pdf</a>/<a href="https://doi.org/10.1145/3307650.3322231">doi</a>) | full talk (<a href="/files/hassan_isca19_crow_full_talk.pdf">pdf</a>/<a href="/files/hassan_isca19_crow_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=FckbkwW1u_E">video</a>) | lightning talk (<a href="/files/hassan_isca19_crow_lightning_talk.pdf">pdf</a>/<a href="/files/hassan_isca19_crow_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=8Ml5sz63Jbc">video</a>) | poster (<a href="/files/hassan_isca19_crow_poster.pdf">pdf</a>/<a href="/files/hassan_isca19_crow_poster.pptx">pptx</a>) | source code (<a href="https://github.com/CMU-SAFARI/CROW">GitHub</a>) | lecture (<a href="https://www.youtube.com/watch?v=hkdykAdrDwk">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/boroumand_isca19_conda_paper.pdf">CoNDA: Efficient Cache Coherence Support for Near-Data Accelerators</a>
                            <p class="paper-authors">A. Boroumand, S. Ghose, <u>Minesh Patel</u>, H. Hassan, B. Lucia,  R. Ausavarungnirun, K. Hsieh, N. Hajinazar, K. T. Malladi, H. Zheng, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://iscaconf.org/isca2019/index.html">ISCA-46</a>), Jun. 2019</p>
                            <p class="paper-links">[paper (<a href="/files/boroumand_isca19_conda_paper.pdf">pdf</a>/<a href="https://doi.org/10.1145/3307650.3322266">doi</a>) | full talk (<a href="/files/boroumand_isca19_conda_full_talk.pdf">pdf</a>/<a href="/files/boroumand_isca19_conda_full_talk.pptx">pptx</a>) | lightning talk (<a href="/files/boroumand_isca19_conda_lightning_talk.pdf">pdf</a>/<a href="/files/boroumand_isca19_conda_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=Vz2PiHuYHAU">video</a>) | poster (<a href="/files/boroumand_isca19_conda_poster.pdf">pdf</a>/<a href="/files/boroumand_isca19_conda_poster.pptx">pptx</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/patel_dsn19_understanding_paper.pdf">Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices</a>
                            <p class="paper-authors"><u>Minesh Patel</u>, J. S. Kim, H. Hassan, and O. Mutlu</p> 
                            <p class="paper-venue">IEEE/IFIP International Conference on Dependable Systems and Networks (<a href="https://2019.dsn.org/">DSN-49</a>), Jun. 2019</p>
                            <p class="paper-award">Best Paper Award</p>
                            <p class="paper-links">[paper (<a href="/files/patel_dsn19_understanding_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/DSN.2019.00017">doi</a>) | full talk (<a href="/files/patel_dsn19_understanding_full_talk.pdf">pdf</a>/<a href="/files/patel_dsn19_understanding_full_talk.pptx">pptx</a>/<a href="https://youtu.be/_jYor0EQ16M">video</a>) | source code (<a href="https://github.com/CMU-SAFARI/EINSim">GitHub</a>) | lecture (<a href="https://www.youtube.com/watch?v=YGWXRecr5QY">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/kim_hpca19_drange_paper.pdf">D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput</a>
                            <p class="paper-authors">J. S. Kim, <u>Minesh Patel</u>, H. Hassan, L. Orosa, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on High-Performance Computer Architecture (<a href="http://hpca2019.seas.gwu.edu/">HPCA-25</a>), Feb. 2019</p>
                            <p class="paper-award">IEEE Micro Top Picks Honorable Mention</p>
                            <p class="paper-links">[paper (<a href="/files/kim_hpca19_drange_paper">pdf</a>/<a href="https://doi.org/10.1109/HPCA.2019.00011">doi</a>) | full talk (<a href="/files/kim_hpca19_drange_full_talk.pdf">pdf</a>/<a href="/files/kim_hpca19_drange_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=g_GtYdzIPK4">video</a>) | lecture (<a href="https://www.youtube.com/watch?v=Y3hPv1I5f8Y">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/wang_micro18_reducing_paper.pdf">Reducing DRAM Latency via Charge-Level-Aware Look-Ahead Partial Restoration</a>
                            <p class="paper-authors">Y. Wang, A. Tavakkol, L. Orosa, S. Ghose, N. M. Ghiasi, <u>Minesh Patel</u>, J. S. Kim, H. Hassan, M. Sadrosadati, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro51/">MICRO-51</a>), Oct. 2018</p>
                            <p class="paper-links">[paper (<a href="/files/wang_micro18_reducing_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/MICRO.2018.00032">doi</a>) | full talk (<a href="/files/wang_micro18_reducing_full_talk.pdf">pdf</a>/<a href="/files/wang_micro18_reducing_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=UC1dz9zaWag">video</a>) | lightning talk (<a href="/files/wang_micro18_reducing_lightning_talk.pdf">pdf</a>/<a href="/files/wang_micro18_reducing_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=QEKSI_L9jm8">video</a>) | poster (<a href="/files/wang_micro18_reducing_poster.pdf">pdf</a>/<a href="/files/wang_micro18_reducing_poster.pptx">pptx</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/kim_iccd18_solar_paper.pdf">Solar-DRAM: Reducing DRAM Access Latency by Exploiting the Variation in Local Bitlines</a>
                            <p class="paper-authors">J. S. Kim, <u>Minesh Patel</u>, H. Hassan, and O. Mutlu</p> 
                            <p class="paper-venue">IEEE International Conference on Computer Design (<a href="https://www.iccd-conf.com/2018/Home.html">ICCD-36</a>), Oct. 2018</p>
                            <p class="paper-links">[paper (<a href="/files/kim_iccd18_solar_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/ICCD.2018.00051">doi</a>) | full talk (<a href="/files/kim_iccd18_solar_full_talk.pdf">pdf</a>/<a href="/files/kim_iccd18_solar_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=WPmDIx1mKrU">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/kim_hpca2018_dram_paper.pdf">The DRAM Latency PUF: Quickly Evaluating Physical Unclonable Functions by Exploiting the Latency-Reliability Tradeoff in Modern DRAM Devices</a>
                            <p class="paper-authors">J. S. Kim, <u>Minesh Patel</u>, H. Hassan, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on High-Performance Computer Architecture (<a href="https://hpca2018.ece.ucsb.edu/">HPCA-24</a>), Feb. 2018</p>
                            <p class="paper-links">[paper (<a href="/files/kim_hpca2018_dram_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/HPCA.2018.00026">doi</a>) | full talk (<a href="/files/kim_hpca2018_dram_full_talk.pdf">pdf</a>/<a href="/files/kim_hpca2018_dram_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=7gqnrTZpjxE">video</a>) | lightning talk (<a href="/files/kim_hpca2018_dram_lightning_talk.pdf">pdf</a>/<a href="/files/kim_hpca2018_dram_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=Xw0laEEDmsM">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/patel_isca2017_reach_paper.pdf">The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions</a>
                            <p class="paper-authors"><u>Minesh Patel</u>, J. S. Kim, and O. Mutlu</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://www.iscaconf.org/isca2017/">ISCA-44</a>), Jun. 2017</p>
                            <p class="paper-links">[paper (<a href="/files/patel_isca2017_reach_paper.pdf">pdf</a>/<a href="https://doi.org/10.1145/3079856.3080242">doi</a>) | full talk (<a href="/files/patel_isca2017_reach_full_talk.pdf">pdf</a>/<a href="/files/patel_isca2017_reach_full_talk.pptx">pptx</a>) | lightning talk (<a href="/files/patel_isca2017_reach_lightning_talk.pdf">pdf</a>/<a href="/files/patel_isca2017_reach_lightning_talk.pptx">pptx</a>)]</p>
                        </p>
                    </li>
                </ol>    

                <h3 id="publications">Refereed Journal Publications</h3>
                <ol reversed="" class="papers">
                    <li class="wide">
                        <p>
                            <a class="paper-title" href="/files/boroumand_cal2016_lazypim_paper.pdf">LazyPIM: An Efficient Cache Coherence Mechanism for Processing-in-Memory</a>
                            <p class="paper-authors">A. Boroumand, S. Ghose, <u>Minesh Patel</u>, H. Hassan, B. Lucia, K. Hsieh, K. T. Malladi, H. Zheng, and O. Mutlu</p> 
                            <p class="paper-venue">IEEE Computer Architecture Letters (<a href="https://www.computer.org/csdl/journal/ca/2017/01">IEEE CAL</a>), Jun. 2017</p>
                            <p class="paper-links">[paper (<a href="/files/boroumand_cal2016_lazypim_paper.pdf">pdf</a>/<a href="https://doi.org/10.1109/LCA.2016.2577557">doi</a>/<a href="https://arxiv.org/abs/1706.03162">arxiv</a>)]</p>
                        </p>
                    </li>
                </ol>

                <h3 id="publications">Doctoral Dissertation</h3>
                <ol reversed="" class="papers">
                    <li class="wide">
                        <p>
                            <p class="paper-title">Enabling Effective Error Mitigation In Memory Chips That Use On-Die Error-Correcting Codes</p>
                            <p class="paper-authors"><u>Minesh Patel</u></p> 
                            <p class="paper-venue">Ph.D. Dissertation, ETH Z&uuml;rich</p> 
                            <p class="paper-links">[TBA upon publication]</p> 
                        </p>
                    </li>
                </ol>


                <!-- Talks List -->
                <hr>
                <h2 id="talks">Talks</h2>
                <ol reversed="" class="talks">
                    <li class="wide">
                        <p>
                            <p href="/files/patel_micro21_harp_paper.pdf">HARP: Practically and Effectively Identifying Uncorrectable Errors in Main Memory Chips That Use On-Die ECC</p>
                            <p class="paper-authors">Upcoming: Virtual, Oct. 2021</p> 
                            <p class="paper-venue">To appear in International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro54/">MICRO-54</a>)</p> 
                            <p class="paper-links">[TBA]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <p class="paper-title">Enabling Effective Error Mitigation in Memory Chips that Use On-Die Error-Correcting Codes</p>
                            <p class="paper-authors">Virtual, Sep. 2021</p> 
                            <p class="paper-venue">SAFARI Live Seminar (<a href="https://safari.ethz.ch/safari-seminar-series/">website</a>)</p> 
                            <p class="paper-links">[full talk (<a href="https://www.youtube.com/watch?v=yFd6-2yLdk4">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <p class="paper-title">Bit-Exact ECC Recovery (BEER): Determining DRAM On-Die ECC Functions by Exploiting DRAM Data Retention Characteristics</p>
                            <p class="paper-authors">Virtual, Oct. 2020</p> 
                            <p class="paper-venue">International Symposium on Microarchitecture (<a href="https://www.microarch.org/micro53/">MICRO-53</a>)</p> 
                            <p class="paper-links">[full talk (<a href="/files/patel_micro20_beer_full_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_full_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=EU4avKKRUuc">video</a>) | lightning talk (<a href="/files/patel_micro20_beer_lightning_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_lightning_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=hgSziiRTUY4">video</a>) | short talk (<a href="/files/patel_micro20_beer_short_talk.pdf">pdf</a>/<a href="/files/patel_micro20_beer_short_talk.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=RKpn14hpnSQ">video</a>) | lecture (<a href="/files/patel_micro20_beer_lecture.pdf">pdf</a>/<a href="/files/patel_micro20_beer_lecture.pptx">pptx</a>/<a href="https://www.youtube.com/watch?v=38Uhz_QFkG4">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <p class="paper-title">Understanding and Modeling On-Die Error Correction in Modern DRAM: An Experimental Study Using Real Devices</p>
                            <p class="paper-authors">Potland, OR, USA, Jun. 2019</p> 
                            <p class="paper-venue">IEEE/IFIP International Conference on Dependable Systems and Networks (<a href="https://2019.dsn.org/">DSN-49</a>)</p>
                            <p class="paper-links">[talk (<a href="/files/patel_dsn19_understanding_full_talk.pdf">pdf</a>/<a href="/files/patel_dsn19_understanding_full_talk.pptx">pptx</a>/<a href="https://youtu.be/_jYor0EQ16M">video</a>)]</p>
                        </p>
                    </li>
                    <li class="wide">
                        <p>
                            <p class="paper-title">The Reach Profiler (REAPER): Enabling the Mitigation of DRAM Retention Failures via Profiling at Aggressive Conditions</p>
                            <p class="paper-authors">Toronto, Canada, Jun. 2017</p> 
                            <p class="paper-venue">International Symposium on Computer Architecture (<a href="https://www.iscaconf.org/isca2017/">ISCA-44</a>)</p>
                            <p class="paper-links">[full talk (<a href="/files/patel_isca2017_reach_full_talk.pdf">pdf</a>/<a href="/files/patel_isca2017_reach_full_talk.pptx">pptx</a>) | lightning talk (<a href="/files/patel_isca2017_reach_lightning_talk.pdf">pdf</a>/<a href="/files/patel_isca2017_reach_lightning_talk.pptx">pptx</a>)]</p>
                        </p>
                    </li>
                </ol>
            </div>
        </div>
    </body>
</html>

