---
permalink: /
author_profile: true
redirect_from:
  - /about/
  - /about.html
title: About me
---
Hi, I'm Claire Jeongeun Kim, currently a Ph.D. student at University of Southern California. üêé‚úåÔ∏è
I'm grateful to be advised by Professor [Christopher Torng](https://ctorng.com) and to be a member of [Acorn Research Group](https://acorn-research.usc.edu) üêøÔ∏è. My research interests are in the area of computer architecture, VLSI and fundamental abstractions for agile chip development methodologies.  

------
During my master‚Äôs studies, I was advised by Professor [Seung Eun Lee](https://soc.seoultech.ac.kr/Professor/Professor.html).  
For more information about the lab, please visit the [Computer Architecture Lab](https://soc.seoultech.ac.kr/) and [my personal page](https://soc.seoultech.ac.kr/Alumni/Kim_JE.html).

------

üìÉ For further details, please find my <a href="../cv/cv.pdf">CV</a> (as of Dec 2025)

------

Experience
======
üêøÔ∏è  [Aug, 2023 - Present]    USC, Acorn Research Group, Research Assistant  
üíº  [Jan, 2023 - Jul, 2023]  Korea Electronics Technology Institute([KETI](https://www.keti.re.kr/eng/main/main.php)), Researcher  
üìî  [Jan, 2021 - Feb, 2023]  Seoultech, Computer Architecture Lab, Research Assistant  
üíº  [Jan, 2017 - Jan, 2021]  S[SEMES](https://www.semes.com), Hardware Design Engineer  
üìî  [Jan, 2014 - Feb, 2017]  Seoultech, Intelligent Control Lab, Undergraduate Researcher  
------


Education
======
üë©‚Äçüíª **2023-Present** Ph.D. in Electrical and Computer Engineering, USC  
üéì  **2021-2023** M.S. in Electronic Engineering, Seoultech  
üéì **2013-2017** B.S. in Electronic Engineering, Seoultech  
------

Honors & Awards
======
**2023** USC Graduate School Fellowship  
**2022** [The 23rd Semiconductor Design Competition of Korea Corporate Special Award](../images/chip_design_contest/Semiconductor_Design_Contest_KJE.jpg)  
      ‚Ä¢ Korea Semiconductor Industry Association  
      ‚Ä¢ Topic: AI Processor employing Stochastic Computing for Embedded Systems  
      ‚Ä¢ [\[Slide(Korean)\]](../images/chip_design_contest/chip_design_contest.pdf) [\[Photo from the competition\]](../images/chip_design_contest/Semiconductor_Design_Contest_Presentation.jpg) [\[News\]](https://www.seoultech.ac.kr/service/info/news?do=view&bnum=3596&bidx=526982&cate=1) 
------

Skills
======
‚Ä¢ Hardware description language: Verilog, System Verilog, VHDL  
‚Ä¢ High-level Computer Language: C/C++, Python  
‚Ä¢ EDA tools: Design Compiler, Innovus, Genus, IC Compiler, IC Compiler II, PrimeTime, VCS, Verdi, Formality, StarRC, Quartus II, ModelSim, PSpice, Altium, Virtuoso  


------

Graduate courses
======
<strong>[USC]</strong>   
**EE457 ‚Äì Computer Systems Organization**
‚Ä¢ CPU architecture, pipelining, caches, virtual memory, Tomasulo OoO, CMP & coherency  
‚Ä¢ Designed CPU, ALU, FIFO, and branch logic in Verilog

**EE477 ‚Äì MOS VLSI Circuit Design**
‚Ä¢ CMOS logic, device modeling, interconnects, static/dynamic circuits  
‚Ä¢ Designed full adder, multiplier, divider, and DFF schematic/layout in Virtuoso

**EE560 ‚Äì Digital System Design**
‚Ä¢ Gated clocking, non-linear pipelines, Tomasulo OOO engine, CMP, PCIe, GPGPU, DRAM/DDR  
‚Ä¢ Implemented cache, CPU, FIFO (BRAM), Tomasulo units (FRL, BPB, SAB, SB, CFC, IU, ROB, Dispatch), AXI, CMP, PCIe, GPGPU modules in VHDL

**EE577a ‚Äì VLSI System Design**
‚Ä¢ Logical effort, pipelining, SRAM/CAM/DRAM  
‚Ä¢ Designed 512-bit SRAM (sense amp, precharge, decoders, write driver, output register) in Virtuoso

### **EE577b ‚Äì VLSI System Design II**
‚Ä¢ On-chip networks, IO, DFX methodologies  
‚Ä¢ Built and verified a 4√ó4 mesh NoC with CPU nodes in SystemVerilog

### **EE599 ‚Äì Complex Digital ASIC System Design**
‚Ä¢ Synthesis, timing constraints, CTS, P&R, power domains  
‚Ä¢ Integrated top-level ASIC design and on-chip clock generator using Intel 16nm technology

### **EE658 ‚Äì Diagnosis and Design of Reliable Digital Systems**
‚Ä¢ Fault simulation, ATPG, boundary scan, BIST, memory/delay testing  
‚Ä¢ Developed logic & fault simulator and ATPG (D-algorithm, PODEM) in C++  

### **CSCI570 ‚Äì Analysis of Algorithms**
‚Ä¢ Greedy, divide-and-conquer, dynamic programming, network flow, NP-completeness, linear programming  
‚Ä¢ Implemented sequence alignment algorithms (basic & memory-efficient) in Python  

<strong>[Seoultech]</strong>   
**9530036** Resilient Processor Design,  
**9530061** AI Processor Architecture,  
**9530034** SoC Design Methodology,  
**9530040** Advanced Computer Architecture,  
**9530055** Pattern Recognition,   
**9520073** Introduction to integrated circuits and systems,  
**9520063** RF/Analog Integrated Circuits and Systems,   
**9530016** Solid State Theory  

------

Updates
======
‚Ä¢ **Dec 2024** Passed the PhD screening exam with EE457, EE477, EE577a, EE658, CSCI570!    
