/**
 *  Hardware register map
 *
 *  All rights reserved.
 *  Tiny Labs Inc
 *  2020
 */

#ifndef HWREG_H
#define HWREG_H

// Must be updated if HDL map changes
#define CSR_BASE 0xE0000000
#define IRQ_BASE 0xE0000100

#endif /* HWREG_H */

