 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : MyDesign
Version: S-2021.06-SP3
Date   : Sun Nov 20 19:40:52 2022
****************************************

Operating Conditions: slow   Library: NangateOpenCellLibrary_PDKv1_2_v2008_10_slow_nldm
Wire Load Model Mode: top

  Startpoint: current_ibuf_state_reg[10]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: macc_reg[0][8]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                 0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  current_ibuf_state_reg[10]/CK (DFF_X1)                0.0000     0.0000 r
  current_ibuf_state_reg[10]/Q (DFF_X1)                 0.5868     0.5868 f
  U2690/ZN (NOR2_X2)                                    0.1477     0.7345 r
  U1371/ZN (NAND2_X2)                                   0.0854     0.8199 f
  U1688/ZN (NAND4_X4)                                   0.2207     1.0406 r
  U3552/ZN (NAND3_X4)                                   0.1930     1.2335 f
  U2633/ZN (INV_X8)                                     0.1287     1.3623 r
  U1237/ZN (NAND2_X2)                                   0.0659     1.4281 f
  U3104/ZN (NAND2_X4)                                   0.1525     1.5806 r
  U1307/ZN (INV_X4)                                     0.0833     1.6639 f
  U1639/ZN (INV_X16)                                    0.0990     1.7630 r
  U5331/ZN (XNOR2_X2)                                   0.2573     2.0203 r
  U3769/ZN (NAND2_X1)                                   0.0955     2.1158 f
  U2498/ZN (OAI21_X2)                                   0.2526     2.3684 r
  U3284/ZN (XNOR2_X2)                                   0.3278     2.6962 r
  U3354/ZN (XNOR2_X2)                                   0.3184     3.0146 r
  U3295/ZN (XNOR2_X2)                                   0.3367     3.3513 r
  U2381/ZN (INV_X2)                                     0.0560     3.4073 f
  U2982/ZN (NAND2_X2)                                   0.0972     3.5045 r
  U2981/ZN (NAND2_X2)                                   0.0719     3.5764 f
  U1544/ZN (AND2_X4)                                    0.2157     3.7921 f
  U3411/ZN (OAI21_X4)                                   0.1816     3.9737 r
  U1863/ZN (INV_X1)                                     0.0651     4.0388 f
  U1848/ZN (NAND3_X1)                                   0.1398     4.1787 r
  U3410/ZN (NAND3_X2)                                   0.1096     4.2883 f
  U5599/ZN (NAND2_X2)                                   0.0933     4.3816 r
  U5617/ZN (NAND2_X2)                                   0.0587     4.4403 f
  macc_reg[0][8]/D (DFF_X1)                             0.0000     4.4403 f
  data arrival time                                                4.4403

  clock clk (rise edge)                                 4.8000     4.8000
  clock network delay (ideal)                           0.0000     4.8000
  clock uncertainty                                    -0.0500     4.7500
  macc_reg[0][8]/CK (DFF_X1)                            0.0000     4.7500 r
  library setup time                                   -0.3071     4.4429
  data required time                                               4.4429
  --------------------------------------------------------------------------
  data required time                                               4.4429
  data arrival time                                               -4.4403
  --------------------------------------------------------------------------
  slack (MET)                                                      0.0026


1
