{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 03 15:18:09 2019 " "Info: Processing started: Thu Oct 03 15:18:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SD -c SD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SD -c SD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B\[3\] Disp1\[3\] 10.710 ns Longest " "Info: Longest tpd from source pin \"B\[3\]\" to destination pin \"Disp1\[3\]\" is 10.710 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns B\[3\] 1 PIN PIN_F8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_F8; Fanout = 5; PIN Node = 'B\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { B[3] } "NODE_NAME" } } { "BCD_Display.bdf" "" { Schematic "C:/Users/aca7/Desktop/GIT/SD-project/BCD_FULL/BCD_Display.bdf" { { 240 256 424 256 "B\[0..3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.458 ns) + CELL(0.225 ns) 5.510 ns adder_bcd:inst\|fulladder4bit:inst\|bit_a_bit:inst5\|inst7~0 2 COMB LCCOMB_X35_Y6_N2 1 " "Info: 2: + IC(4.458 ns) + CELL(0.225 ns) = 5.510 ns; Loc. = LCCOMB_X35_Y6_N2; Fanout = 1; COMB Node = 'adder_bcd:inst\|fulladder4bit:inst\|bit_a_bit:inst5\|inst7~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.683 ns" { B[3] adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst5|inst7~0 } "NODE_NAME" } } { "bit_a_bit.bdf" "" { Schematic "C:/Users/aca7/Desktop/GIT/SD-project/BCD_FULL/bit_a_bit.bdf" { { 152 568 632 200 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.228 ns) 6.132 ns adder_bcd:inst\|fulladder4bit:inst\|bit_a_bit:inst7\|inst1 3 COMB LCCOMB_X35_Y6_N10 8 " "Info: 3: + IC(0.394 ns) + CELL(0.228 ns) = 6.132 ns; Loc. = LCCOMB_X35_Y6_N10; Fanout = 8; COMB Node = 'adder_bcd:inst\|fulladder4bit:inst\|bit_a_bit:inst7\|inst1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.622 ns" { adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst5|inst7~0 adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst7|inst1 } "NODE_NAME" } } { "bit_a_bit.bdf" "" { Schematic "C:/Users/aca7/Desktop/GIT/SD-project/BCD_FULL/bit_a_bit.bdf" { { 88 568 632 136 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.766 ns) + CELL(0.272 ns) 7.170 ns adder_bcd:inst\|inst5~0 4 COMB LCCOMB_X37_Y7_N18 4 " "Info: 4: + IC(0.766 ns) + CELL(0.272 ns) = 7.170 ns; Loc. = LCCOMB_X37_Y7_N18; Fanout = 4; COMB Node = 'adder_bcd:inst\|inst5~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.038 ns" { adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst7|inst1 adder_bcd:inst|inst5~0 } "NODE_NAME" } } { "adder_bcd.bdf" "" { Schematic "C:/Users/aca7/Desktop/GIT/SD-project/BCD_FULL/adder_bcd.bdf" { { -16 880 944 32 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.558 ns) + CELL(1.982 ns) 10.710 ns Disp1\[3\] 5 PIN PIN_C7 0 " "Info: 5: + IC(1.558 ns) + CELL(1.982 ns) = 10.710 ns; Loc. = PIN_C7; Fanout = 0; PIN Node = 'Disp1\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.540 ns" { adder_bcd:inst|inst5~0 Disp1[3] } "NODE_NAME" } } { "BCD_Display.bdf" "" { Schematic "C:/Users/aca7/Desktop/GIT/SD-project/BCD_FULL/BCD_Display.bdf" { { 160 1000 1176 176 "Disp1\[0..6\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.534 ns ( 33.00 % ) " "Info: Total cell delay = 3.534 ns ( 33.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.176 ns ( 67.00 % ) " "Info: Total interconnect delay = 7.176 ns ( 67.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.710 ns" { B[3] adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst5|inst7~0 adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst7|inst1 adder_bcd:inst|inst5~0 Disp1[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.710 ns" { B[3] {} B[3]~combout {} adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst5|inst7~0 {} adder_bcd:inst|fulladder4bit:inst|bit_a_bit:inst7|inst1 {} adder_bcd:inst|inst5~0 {} Disp1[3] {} } { 0.000ns 0.000ns 4.458ns 0.394ns 0.766ns 1.558ns } { 0.000ns 0.827ns 0.225ns 0.228ns 0.272ns 1.982ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 03 15:18:09 2019 " "Info: Processing ended: Thu Oct 03 15:18:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
