// Seed: 2379262477
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_4 = id_3 > 1;
  always @(id_2 or posedge id_2) begin
    SystemTFIdentifier;
    if (id_4) SystemTFIdentifier(1 - 1, id_4);
  end
  always @(id_2 or negedge {id_3{id_2}}) begin
    id_4 = 1;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output id_5;
  output id_4;
  output id_3;
  input id_2;
  inout id_1;
  logic id_5;
  real  id_6;
  type_9(
      id_1, 1, id_2, 0, 1
  );
  logic id_7;
endmodule
