Release 10.1 - xst K.31 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to E:/OneDrive/JI/Junior/VE370/p2/MIPS_Pipeline/xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to E:/OneDrive/JI/Junior/VE370/p2/MIPS_Pipeline/xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : Automotive 9500XL

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : YES
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : main.lso
Keep Hierarchy                     : YES
Netlist Hierarchy                  : as_optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "signEx.v" in library work
Compiling verilog file "shifter26.v" in library work
Module <signEx> compiled
Compiling verilog file "regFile.v" in library work
Module <shifter26> compiled
Compiling verilog file "PC.v" in library work
Module <regFile> compiled
Compiling verilog file "MUX_4_1.v" in library work
Module <PCReg> compiled
Compiling verilog file "MUX_2_1.v" in library work
Module <MUX_4_1> compiled
Compiling verilog file "MEM_WB_Reg.v" in library work
Module <MUX_2_1> compiled
Compiling verilog file "IM.v" in library work
Module <MEM_WB_Reg> compiled
Compiling verilog file "IF_ID_Reg.v" in library work
Module <IMEM> compiled
Compiling verilog file "ID_EX_Reg.v" in library work
Module <IF_ID_Reg> compiled
Compiling verilog file "IDForward.v" in library work
Module <ID_EX_Reg> compiled
Compiling verilog file "HazardDetector.v" in library work
Module <IDForward> compiled
Compiling verilog file "EX_MEM_Reg.v" in library work
Module <HazardDetecter> compiled
Compiling verilog file "EXForward.v" in library work
Module <EX_MEM_Reg> compiled
Compiling verilog file "DM.v" in library work
Module <EXForward> compiled
Compiling verilog file "Control.v" in library work
Module <DMEM> compiled
Compiling verilog file "ALUControl.v" in library work
Module <Control> compiled
Compiling verilog file "ALU.v" in library work
Module <ALUControl> compiled
Compiling verilog file "main.v" in library work
Module <ALU> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <PCReg> in library <work>.

Analyzing hierarchy for module <IMEM> in library <work> with parameters.
	addrsize = "00000000000000000000000000000111"
	number = "00000000000000000000000010000000"

Analyzing hierarchy for module <MUX_2_1> in library <work> with parameters.
	size = "00000000000000000000000000000111"

Analyzing hierarchy for module <IF_ID_Reg> in library <work>.

Analyzing hierarchy for module <shifter26> in library <work>.

Analyzing hierarchy for module <signEx> in library <work>.

Analyzing hierarchy for module <regFile> in library <work> with parameters.
	addr_width = "00000000000000000000000000000101"
	number = "00000000000000000000000000100000"
	width = "00000000000000000000000000100000"

Analyzing hierarchy for module <IDForward> in library <work>.

Analyzing hierarchy for module <MUX_4_1> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <Control> in library <work>.

Analyzing hierarchy for module <HazardDetecter> in library <work>.

Analyzing hierarchy for module <MUX_2_1> in library <work> with parameters.
	size = "00000000000000000000000000001000"

Analyzing hierarchy for module <ID_EX_Reg> in library <work>.

Analyzing hierarchy for module <MUX_2_1> in library <work> with parameters.
	size = "00000000000000000000000000000101"

Analyzing hierarchy for module <MUX_4_1> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <MUX_2_1> in library <work> with parameters.
	size = "00000000000000000000000000100000"

Analyzing hierarchy for module <ALU> in library <work>.

Analyzing hierarchy for module <ALUControl> in library <work>.

Analyzing hierarchy for module <EXForward> in library <work>.

Analyzing hierarchy for module <EX_MEM_Reg> in library <work>.

Analyzing hierarchy for module <DMEM> in library <work> with parameters.
	addrsize = "00000000000000000000000000000111"
	number = "00000000000000000000000000100000"

Analyzing hierarchy for module <MEM_WB_Reg> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <PCReg> in library <work>.
Module <PCReg> is correct for synthesis.
 
Analyzing module <IMEM> in library <work>.
	addrsize = 32'sb00000000000000000000000000000111
	number = 32'sb00000000000000000000000010000000
Module <IMEM> is correct for synthesis.
 
Analyzing module <MUX_2_1.1> in library <work>.
	size = 32'sb00000000000000000000000000000111
Module <MUX_2_1.1> is correct for synthesis.
 
Analyzing module <IF_ID_Reg> in library <work>.
Module <IF_ID_Reg> is correct for synthesis.
 
Analyzing module <shifter26> in library <work>.
Module <shifter26> is correct for synthesis.
 
Analyzing module <signEx> in library <work>.
Module <signEx> is correct for synthesis.
 
Analyzing module <regFile> in library <work>.
	addr_width = 32'sb00000000000000000000000000000101
	number = 32'sb00000000000000000000000000100000
	width = 32'sb00000000000000000000000000100000
Module <regFile> is correct for synthesis.
 
Analyzing module <IDForward> in library <work>.
Module <IDForward> is correct for synthesis.
 
Analyzing module <MUX_4_1.1> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <MUX_4_1.1> is correct for synthesis.
 
Analyzing module <Control> in library <work>.
Module <Control> is correct for synthesis.
 
Analyzing module <HazardDetecter> in library <work>.
Module <HazardDetecter> is correct for synthesis.
 
Analyzing module <MUX_2_1.2> in library <work>.
	size = 32'sb00000000000000000000000000001000
Module <MUX_2_1.2> is correct for synthesis.
 
Analyzing module <ID_EX_Reg> in library <work>.
Module <ID_EX_Reg> is correct for synthesis.
 
Analyzing module <MUX_2_1.3> in library <work>.
	size = 32'sb00000000000000000000000000000101
Module <MUX_2_1.3> is correct for synthesis.
 
Analyzing module <MUX_4_1.2> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <MUX_4_1.2> is correct for synthesis.
 
Analyzing module <MUX_2_1.4> in library <work>.
	size = 32'sb00000000000000000000000000100000
Module <MUX_2_1.4> is correct for synthesis.
 
Analyzing module <ALU> in library <work>.
Module <ALU> is correct for synthesis.
 
Analyzing module <ALUControl> in library <work>.
Module <ALUControl> is correct for synthesis.
 
Analyzing module <EXForward> in library <work>.
Module <EXForward> is correct for synthesis.
 
Analyzing module <EX_MEM_Reg> in library <work>.
Module <EX_MEM_Reg> is correct for synthesis.
 
Analyzing module <DMEM> in library <work>.
	addrsize = 32'sb00000000000000000000000000000111
	number = 32'sb00000000000000000000000000100000
Module <DMEM> is correct for synthesis.
 
Analyzing module <MEM_WB_Reg> in library <work>.
Module <MEM_WB_Reg> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <PCReg>.
    Related source file is "PC.v".
    Found 7-bit register for signal <Q>.
Unit <PCReg> synthesized.


Synthesizing Unit <IMEM>.
    Related source file is "IM.v".
WARNING:Xst:647 - Input <addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <memory> is used but never assigned. Tied to default value.
    Found 30x32-bit ROM for signal <$COND_2>.
    Summary:
	inferred   1 ROM(s).
Unit <IMEM> synthesized.


Synthesizing Unit <MUX_2_1_1>.
    Related source file is "MUX_2_1.v".
Unit <MUX_2_1_1> synthesized.


Synthesizing Unit <IF_ID_Reg>.
    Related source file is "IF_ID_Reg.v".
    Found 7-bit register for signal <PC4>.
    Found 32-bit register for signal <I>.
Unit <IF_ID_Reg> synthesized.


Synthesizing Unit <shifter26>.
    Related source file is "shifter26.v".
Unit <shifter26> synthesized.


Synthesizing Unit <signEx>.
    Related source file is "signEx.v".
Unit <signEx> synthesized.


Synthesizing Unit <regFile>.
    Related source file is "regFile.v".
WARNING:Xst:737 - Found 32-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <regFile> synthesized.


Synthesizing Unit <IDForward>.
    Related source file is "IDForward.v".
    Found 5-bit comparator equal for signal <r1ctrl$cmp_eq0000> created at line 25.
    Found 5-bit comparator equal for signal <r1ctrl$cmp_eq0001> created at line 17.
    Found 5-bit comparator equal for signal <r2ctrl$cmp_eq0000> created at line 20.
    Found 5-bit comparator equal for signal <r2ctrl$cmp_eq0001> created at line 28.
    Summary:
	inferred   4 Comparator(s).
Unit <IDForward> synthesized.


Synthesizing Unit <MUX_4_1_1>.
    Related source file is "MUX_4_1.v".
    Found 32-bit 4-to-1 multiplexer for signal <Out>.
Unit <MUX_4_1_1> synthesized.


Synthesizing Unit <Control>.
    Related source file is "Control.v".
Unit <Control> synthesized.


Synthesizing Unit <HazardDetecter>.
    Related source file is "HazardDetector.v".
WARNING:Xst:647 - Input <MEM_WB_regres> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_WB_MEMRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MEM_WB_RegWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit comparator equal for signal <stall$cmp_eq0000> created at line 10.
    Found 5-bit comparator equal for signal <stall$cmp_eq0001> created at line 10.
    Found 5-bit comparator equal for signal <stall$cmp_eq0002> created at line 18.
    Found 5-bit comparator equal for signal <stall$cmp_eq0003> created at line 18.
    Summary:
	inferred   4 Comparator(s).
Unit <HazardDetecter> synthesized.


Synthesizing Unit <MUX_2_1_2>.
    Related source file is "MUX_2_1.v".
Unit <MUX_2_1_2> synthesized.


Synthesizing Unit <ID_EX_Reg>.
    Related source file is "ID_EX_Reg.v".
    Found 32-bit register for signal <extended>.
    Found 2-bit register for signal <MEM>.
    Found 4-bit register for signal <EX>.
    Found 32-bit register for signal <r1>.
    Found 32-bit register for signal <r2>.
    Found 5-bit register for signal <rd>.
    Found 5-bit register for signal <rs>.
    Found 5-bit register for signal <rt>.
    Found 2-bit register for signal <WB>.
Unit <ID_EX_Reg> synthesized.


Synthesizing Unit <MUX_2_1_3>.
    Related source file is "MUX_2_1.v".
Unit <MUX_2_1_3> synthesized.


Synthesizing Unit <MUX_4_1_2>.
    Related source file is "MUX_4_1.v".
    Found 32-bit 4-to-1 multiplexer for signal <Out>.
Unit <MUX_4_1_2> synthesized.


Synthesizing Unit <MUX_2_1_4>.
    Related source file is "MUX_2_1.v".
Unit <MUX_2_1_4> synthesized.


Synthesizing Unit <ALU>.
    Related source file is "ALU.v".
WARNING:Xst:646 - Signal <Diff<30:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 32-bit adder for signal <ALUResult$addsub0000> created at line 19.
    Found 32-bit subtractor for signal <Diff>.
    Found 1-bit xor2 for signal <subof$xor0000> created at line 13.
    Found 1-bit xor2 for signal <subof$xor0001> created at line 13.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   2 Xor(s).
Unit <ALU> synthesized.


Synthesizing Unit <ALUControl>.
    Related source file is "ALUControl.v".
Unit <ALUControl> synthesized.


Synthesizing Unit <EXForward>.
    Related source file is "EXForward.v".
    Found 5-bit comparator equal for signal <ALUsrca$cmp_eq0000> created at line 27.
    Found 5-bit comparator equal for signal <ALUsrca$cmp_eq0001> created at line 27.
    Found 5-bit comparator equal for signal <ALUsrcb$cmp_eq0000> created at line 30.
    Found 5-bit comparator equal for signal <ALUsrcb$cmp_eq0001> created at line 30.
    Summary:
	inferred   4 Comparator(s).
Unit <EXForward> synthesized.


Synthesizing Unit <EX_MEM_Reg>.
    Related source file is "EX_MEM_Reg.v".
    Found 2-bit register for signal <MEM>.
    Found 32-bit register for signal <r2>.
    Found 32-bit register for signal <ALUres>.
    Found 5-bit register for signal <rs>.
    Found 5-bit register for signal <rt>.
    Found 2-bit register for signal <WB>.
    Found 5-bit register for signal <regres>.
Unit <EX_MEM_Reg> synthesized.


Synthesizing Unit <DMEM>.
    Related source file is "DM.v".
WARNING:Xst:647 - Input <W_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <R_addr<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_5>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_6>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_7>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_8>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_9>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_10>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_11>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_12>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_13>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_14>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_15>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_16>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_17>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_18>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_19>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_20>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_21>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_22>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_23>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_24>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_25>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_26>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_27>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_28>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_29>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_30>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 32-bit latch for signal <memory_31>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <DMEM> synthesized.


Synthesizing Unit <MEM_WB_Reg>.
    Related source file is "MEM_WB_Reg.v".
    Found 32-bit register for signal <ALUres>.
    Found 5-bit register for signal <rs>.
    Found 5-bit register for signal <rt>.
    Found 3-bit register for signal <WB>.
    Found 32-bit register for signal <MEMres>.
    Found 5-bit register for signal <regres>.
Unit <MEM_WB_Reg> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
WARNING:Xst:646 - Signal <Zero> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_WB_rt> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <MEM_WB_rs> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ID_shifted<27:7>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 7-bit adder carry out for signal <Baddr$addsub0001> created at line 51.
    Found 32-bit shifter logical left for signal <Baddr$shift0001> created at line 51.
    Found 32-bit comparator equal for signal <Cmpres>.
    Found 7-bit adder for signal <PC4>.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Comparator(s).
	inferred   1 Combinational logic shifter(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 30x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 1
# Registers                                            : 25
 2-bit register                                        : 4
 3-bit register                                        : 1
 32-bit register                                       : 8
 4-bit register                                        : 1
 5-bit register                                        : 9
 7-bit register                                        : 2
# Latches                                              : 64
 32-bit latch                                          : 64
# Comparators                                          : 13
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 7
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4
# Logic shifters                                       : 1
 32-bit shifter logical left                           : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <7>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <8>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <9>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <10>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <14>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <18>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <0> has a constant value of 0 in block <30>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <14> (without init value) has a constant value of 0 in block <extended>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <10> (without init value) has a constant value of 0 in block <extended>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <9> (without init value) has a constant value of 0 in block <extended>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <8> (without init value) has a constant value of 0 in block <extended>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <7> (without init value) has a constant value of 0 in block <extended>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <3> (without init value) has a constant value of 0 in block <rd>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <2> (without init value) has a constant value of 0 in block <rt>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 30x32-bit ROM                                         : 1
# Adders/Subtractors                                   : 4
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 7-bit adder                                           : 1
 7-bit adder carry out                                 : 1
# Registers                                            : 291
 Flip-Flops                                            : 291
# Latches                                              : 64
 32-bit latch                                          : 64
# Comparators                                          : 13
 32-bit comparator equal                               : 1
 5-bit comparator equal                                : 12
# Multiplexers                                         : 7
 32-bit 32-to-1 multiplexer                            : 3
 32-bit 4-to-1 multiplexer                             : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1355 - Unit signEx is merged (low complexity)

Optimizing unit <main> ...

Optimizing unit <MUX_2_1_1> ...

Optimizing unit <shifter26> ...

Optimizing unit <Control> ...

Optimizing unit <MUX_2_1_2> ...

Optimizing unit <MUX_2_1_3> ...

Optimizing unit <MUX_2_1_4> ...

Optimizing unit <ALUControl> ...

Optimizing unit <IMEM> ...

Optimizing unit <PCReg> ...
  implementation constraint: INIT=r	 : Q_0
  implementation constraint: INIT=r	 : Q_1
  implementation constraint: INIT=r	 : Q_2
  implementation constraint: INIT=r	 : Q_3
  implementation constraint: INIT=r	 : Q_4
  implementation constraint: INIT=r	 : Q_5
  implementation constraint: INIT=r	 : Q_6

Optimizing unit <IF_ID_Reg> ...
  implementation constraint: INIT=r	 : I_31
  implementation constraint: INIT=r	 : I_30
  implementation constraint: INIT=r	 : I_29
  implementation constraint: INIT=r	 : I_28
  implementation constraint: INIT=r	 : I_27
  implementation constraint: INIT=r	 : I_26
  implementation constraint: INIT=r	 : I_25
  implementation constraint: INIT=r	 : I_24
  implementation constraint: INIT=r	 : I_23
  implementation constraint: INIT=r	 : I_22
  implementation constraint: INIT=r	 : I_21
  implementation constraint: INIT=r	 : I_20
  implementation constraint: INIT=r	 : I_19
  implementation constraint: INIT=r	 : I_18
  implementation constraint: INIT=r	 : I_17
  implementation constraint: INIT=r	 : I_16
  implementation constraint: INIT=r	 : I_15
  implementation constraint: INIT=r	 : I_14
  implementation constraint: INIT=r	 : I_13
  implementation constraint: INIT=r	 : I_12
  implementation constraint: INIT=r	 : I_11
  implementation constraint: INIT=r	 : I_10
  implementation constraint: INIT=r	 : I_9
  implementation constraint: INIT=r	 : I_8
  implementation constraint: INIT=r	 : I_7
  implementation constraint: INIT=r	 : I_6
  implementation constraint: INIT=r	 : I_5
  implementation constraint: INIT=r	 : I_4
  implementation constraint: INIT=r	 : I_3
  implementation constraint: INIT=r	 : I_2
  implementation constraint: INIT=r	 : I_1
  implementation constraint: INIT=r	 : I_0

Optimizing unit <regFile> ...

Optimizing unit <IDForward> ...

Optimizing unit <MUX_4_1_1> ...

Optimizing unit <HazardDetecter> ...

Optimizing unit <ID_EX_Reg> ...

Optimizing unit <MUX_4_1_2> ...

Optimizing unit <EXForward> ...

Optimizing unit <EX_MEM_Reg> ...

Optimizing unit <DMEM> ...

Optimizing unit <MEM_WB_Reg> ...

Optimizing unit <ALU> ...
WARNING:Xst:1710 - FF/Latch <memory_0_31> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_30> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_29> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_28> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_27> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_26> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_25> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_24> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_23> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_22> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_21> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_20> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_19> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_18> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_17> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_16> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_15> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_14> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_13> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_12> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_11> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_10> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_9> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_8> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_7> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_6> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_5> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_4> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_3> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_2> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_1> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <memory_0_0> (without init value) has a constant value of 0 in block <regFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_7> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_8> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_9> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_10> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_14> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_18> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <I_30> has a constant value of 0 in block <IF_ID_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rt_2> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <rd_3> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extended_7> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extended_8> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extended_9> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extended_10> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <extended_14> (without init value) has a constant value of 0 in block <ID_EX_REG>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rt_0> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rt_1> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rt_2> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rt_3> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rt_4> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rs_0> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rs_1> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rs_2> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rs_3> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rs_4> of sequential type is unconnected in block <EX_MEM_REG>.
WARNING:Xst:2677 - Node <rt_0> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rt_1> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rt_2> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rt_3> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rt_4> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rs_0> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rs_1> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rs_2> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rs_3> of sequential type is unconnected in block <MEM_WB_REG>.
WARNING:Xst:2677 - Node <rs_4> of sequential type is unconnected in block <MEM_WB_REG>.

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : YES
Target Technology                  : Automotive 9500XL
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 584

Cell Usage :
# BELS                             : 6394
#      AND2                        : 3975
#      AND3                        : 152
#      AND4                        : 31
#      AND5                        : 39
#      AND8                        : 7
#      GND                         : 2
#      INV                         : 996
#      OR2                         : 369
#      OR3                         : 73
#      OR4                         : 194
#      OR6                         : 1
#      OR7                         : 64
#      OR8                         : 260
#      XOR2                        : 231
# FlipFlops/Latches                : 2312
#      FD                          : 257
#      FDCE                        : 39
#      LD                          : 2016
# IO Buffers                       : 584
#      IBUF                        : 1
#      OBUF                        : 583
=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 18.06 secs
 
--> 

Total memory usage is 384172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  158 (   0 filtered)
Number of infos    :    0 (   0 filtered)

