// Seed: 3444301863
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  wire id_6;
endmodule
module module_1 ();
  wire id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign id_2 = -1 - -1 && 1;
  id_3(
      1
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd34,
    parameter id_14 = 32'd91
) (
    output tri1 id_0,
    output wire id_1,
    output wand id_2,
    id_10,
    input logic id_3,
    output uwire id_4,
    input tri id_5,
    output supply0 id_6,
    input wire id_7,
    output tri0 id_8
);
  wor id_11;
  always
  `define pp_12 0
  assign id_6 = -1;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_10,
      id_10
  );
  assign id_2 = id_5;
  assign id_0 = ~-1;
  defparam id_13 = id_11, id_14 = 1;
  wire id_15, id_16;
  localparam id_17 = 1'h0;
  wire id_18, id_19;
  id_20 :
  assert property (@(posedge id_10) -1'b0) `pp_12 <= id_3;
endmodule
