# This Makefile is used to compile and run a project

# Variables
CC = gcc
CFLAGS = -Wall -g
BIN = output
SRC = main.c moduleFile.c helperFunctions.c
OBJ = $(SRC:.c=.o)

# Compile main program
$(BIN): $(OBJ)
	$(CC) $(OBJ) -o $(BIN)

# Compile source files
.c.o:
	$(CC) $(CFLAGS) -c $< -o $@

# Generate object files
$(SRC): moduleFile.h helperFunctions.h

# Clean up generated files
clean:
	rm -f $(OBJ) $(BIN)

# Run the program
run:
	./$(BIN)