# Reading C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/Users/Gerin/Desktop/Quartus Complete Folder/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:34 on Oct 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/fullAdder.sv 
# -- Compiling module fullAdder
# -- Compiling module fullAdder_testbench
# 
# Top level modules:
# 	fullAdder_testbench
# End time: 00:35:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs {C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:35:34 on Oct 26,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Gerin/Documents/GitHub/EE469_Labs" C:/Users/Gerin/Documents/GitHub/EE469_Labs/adder64_bit.sv 
# -- Compiling module adder64_bit
# -- Compiling module adder64_bit_testbench
# 
# Top level modules:
# 	adder64_bit_testbench
# End time: 00:35:34 on Oct 26,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.adder64_bit_testbench
# vsim work.adder64_bit_testbench 
# Start time: 00:35:39 on Oct 26,2022
# Loading sv_std.std
# Loading work.adder64_bit_testbench
# Loading work.adder64_bit
# Loading work.fullAdder
add wave -position end  sim:/adder64_bit_testbench/sub_control
add wave -position end  sim:/adder64_bit_testbench/out
add wave -position end  sim:/adder64_bit_testbench/in2
add wave -position end  sim:/adder64_bit_testbench/in1
add wave -position end  sim:/adder64_bit_testbench/N
# Can't move the Now cursor.
run -all
