Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Feb 25 23:48:40 2022
| Host         : Colourful running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 17
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| TIMING-18 | Warning  | Missing input or output delay                               | 14         |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
| TIMING-36 | Warning  | Invalid Generated Clock due to missing edge propagation     | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                 | 1          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on Fword[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on Fword[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on Fword[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on Fword[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on Fword[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on Fword[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[0] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[1] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[2] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[3] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[4] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[5] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[6] relative to clock(s) sys_clk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An output delay is missing on ad9708_data[7] relative to clock(s) sys_clk
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock rgb2dvi/U0/SerialClk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-36#1 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock clk_out1_video_pll to generated clock rgb2dvi/U0/SerialClk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: e:/BaiduNetDiskdownload/19_an108_adda_hdmi_test/an108_adda_lcd.srcs/sources_1/ip/rgb2dvi_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


