// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2016.2
// Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dut,hls_ip_2016_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.473000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=44,HLS_SYN_DSP=45,HLS_SYN_FF=8938,HLS_SYN_LUT=33701}" *)

module dut (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        strm_in_V_V_dout,
        strm_in_V_V_empty_n,
        strm_in_V_V_read,
        strm_out_V_V_din,
        strm_out_V_V_full_n,
        strm_out_V_V_write
);

parameter    ap_ST_st1_fsm_0 = 22'b1;
parameter    ap_ST_st2_fsm_1 = 22'b10;
parameter    ap_ST_st3_fsm_2 = 22'b100;
parameter    ap_ST_st4_fsm_3 = 22'b1000;
parameter    ap_ST_st5_fsm_4 = 22'b10000;
parameter    ap_ST_st6_fsm_5 = 22'b100000;
parameter    ap_ST_st7_fsm_6 = 22'b1000000;
parameter    ap_ST_st8_fsm_7 = 22'b10000000;
parameter    ap_ST_st9_fsm_8 = 22'b100000000;
parameter    ap_ST_st10_fsm_9 = 22'b1000000000;
parameter    ap_ST_st11_fsm_10 = 22'b10000000000;
parameter    ap_ST_st12_fsm_11 = 22'b100000000000;
parameter    ap_ST_st13_fsm_12 = 22'b1000000000000;
parameter    ap_ST_st14_fsm_13 = 22'b10000000000000;
parameter    ap_ST_st15_fsm_14 = 22'b100000000000000;
parameter    ap_ST_st16_fsm_15 = 22'b1000000000000000;
parameter    ap_ST_st17_fsm_16 = 22'b10000000000000000;
parameter    ap_ST_st18_fsm_17 = 22'b100000000000000000;
parameter    ap_ST_st19_fsm_18 = 22'b1000000000000000000;
parameter    ap_ST_st20_fsm_19 = 22'b10000000000000000000;
parameter    ap_ST_st21_fsm_20 = 22'b100000000000000000000;
parameter    ap_ST_st22_fsm_21 = 22'b1000000000000000000000;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv32_1 = 32'b1;
parameter    ap_const_lv32_14 = 32'b10100;
parameter    ap_const_lv32_2 = 32'b10;
parameter    ap_const_lv32_15 = 32'b10101;
parameter    ap_const_lv4_0 = 4'b0000;
parameter    ap_const_lv6_0 = 6'b000000;
parameter    ap_const_lv32_13 = 32'b10011;
parameter    ap_const_lv4_1 = 4'b1;
parameter    ap_const_lv32_6 = 32'b110;
parameter    ap_const_lv32_C = 32'b1100;
parameter    ap_const_lv32_7 = 32'b111;
parameter    ap_const_lv32_D = 32'b1101;
parameter    ap_const_lv7_10 = 7'b10000;
parameter    ap_const_lv7_20 = 7'b100000;
parameter    ap_const_lv6_10 = 6'b10000;
parameter    ap_const_lv6_8 = 6'b1000;
parameter    ap_const_lv32_4 = 32'b100;
parameter    ap_const_lv32_A = 32'b1010;
parameter    ap_const_lv32_5 = 32'b101;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv7_1 = 7'b1;
parameter    ap_const_lv6_12 = 6'b10010;
parameter    ap_const_lv6_A = 6'b1010;
parameter    ap_const_lv32_E = 32'b1110;
parameter    ap_const_lv32_F = 32'b1111;
parameter    ap_const_lv32_12 = 32'b10010;
parameter    ap_const_lv32_10 = 32'b10000;
parameter    ap_const_lv32_11 = 32'b10001;
parameter    ap_const_lv32_8 = 32'b1000;
parameter    ap_const_lv32_3 = 32'b11;
parameter    ap_const_lv32_9 = 32'b1001;
parameter    ap_const_lv4_8 = 4'b1000;
parameter    ap_const_lv5_0 = 5'b00000;
parameter    ap_const_lv6_20 = 6'b100000;
parameter    ap_const_lv6_1 = 6'b1;
parameter    ap_const_lv4_A = 4'b1010;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] strm_in_V_V_dout;
input   strm_in_V_V_empty_n;
output   strm_in_V_V_read;
output  [31:0] strm_out_V_V_din;
input   strm_out_V_V_full_n;
output   strm_out_V_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg strm_in_V_V_read;
reg strm_out_V_V_write;

(* fsm_encoding = "none" *) reg   [21:0] ap_CS_fsm;
reg    ap_sig_cseq_ST_st1_fsm_0;
reg    ap_sig_37;
wire   [7:0] threshold1_V_0_q0;
wire   [7:0] threshold1_V_1_q0;
wire   [7:0] threshold1_V_2_q0;
wire   [7:0] threshold1_V_3_q0;
wire   [7:0] threshold1_V_4_q0;
wire   [7:0] threshold1_V_5_q0;
wire   [7:0] threshold1_V_6_q0;
wire   [7:0] threshold1_V_7_q0;
wire   [7:0] threshold2_V_0_q0;
wire   [7:0] threshold2_V_1_q0;
wire   [7:0] threshold2_V_2_q0;
wire   [7:0] threshold2_V_3_q0;
wire   [7:0] threshold2_V_4_q0;
wire   [7:0] threshold2_V_5_q0;
wire   [7:0] threshold2_V_6_q0;
wire   [7:0] threshold2_V_7_q0;
reg    strm_in_V_V_blk_n;
reg    ap_sig_cseq_ST_st2_fsm_1;
reg    ap_sig_182;
wire   [0:0] exitcond1_fu_447_p2;
reg    strm_out_V_V_blk_n;
reg    ap_sig_cseq_ST_st21_fsm_20;
reg    ap_sig_194;
wire   [0:0] exitcond_i_fu_513_p2;
wire   [3:0] i_2_fu_453_p2;
reg   [3:0] i_2_reg_540;
reg    ap_sig_204;
reg   [31:0] tmp_V_1_reg_545;
wire   [7:0] tmp_s_fu_463_p3;
reg   [7:0] tmp_s_reg_550;
wire   [5:0] j_fu_485_p2;
reg    ap_sig_cseq_ST_st3_fsm_2;
reg    ap_sig_219;
wire   [31:0] max_id_V_cast2_fu_509_p1;
reg   [31:0] max_id_V_cast2_reg_563;
reg    ap_sig_225;
wire   [3:0] i_3_fu_524_p2;
reg   [3:0] i_3_reg_576;
wire   [31:0] phitmp_i_fu_530_p3;
reg    ap_sig_cseq_ST_st22_fsm_21;
reg    ap_sig_240;
reg   [9:0] mem_conv1_0_address0;
reg    mem_conv1_0_ce0;
reg    mem_conv1_0_we0;
reg   [0:0] mem_conv1_0_d0;
wire   [0:0] mem_conv1_0_q0;
reg   [9:0] mem_conv1_0_address1;
reg    mem_conv1_0_ce1;
reg    mem_conv1_0_we1;
reg   [0:0] mem_conv1_0_d1;
wire   [0:0] mem_conv1_0_q1;
reg   [9:0] mem_conv1_1_address0;
reg    mem_conv1_1_ce0;
reg    mem_conv1_1_we0;
reg   [0:0] mem_conv1_1_d0;
wire   [0:0] mem_conv1_1_q0;
reg   [9:0] mem_conv1_1_address1;
reg    mem_conv1_1_ce1;
reg    mem_conv1_1_we1;
wire   [0:0] mem_conv1_1_q1;
reg   [9:0] mem_conv1_2_address0;
reg    mem_conv1_2_ce0;
reg    mem_conv1_2_we0;
reg   [0:0] mem_conv1_2_d0;
wire   [0:0] mem_conv1_2_q0;
reg   [9:0] mem_conv1_2_address1;
reg    mem_conv1_2_ce1;
reg    mem_conv1_2_we1;
wire   [0:0] mem_conv1_2_q1;
reg   [9:0] mem_conv1_3_address0;
reg    mem_conv1_3_ce0;
reg    mem_conv1_3_we0;
reg   [0:0] mem_conv1_3_d0;
wire   [0:0] mem_conv1_3_q0;
reg   [9:0] mem_conv1_3_address1;
reg    mem_conv1_3_ce1;
reg    mem_conv1_3_we1;
wire   [0:0] mem_conv1_3_q1;
reg   [9:0] mem_conv1_4_address0;
reg    mem_conv1_4_ce0;
reg    mem_conv1_4_we0;
reg   [0:0] mem_conv1_4_d0;
wire   [0:0] mem_conv1_4_q0;
reg   [9:0] mem_conv1_4_address1;
reg    mem_conv1_4_ce1;
reg    mem_conv1_4_we1;
wire   [0:0] mem_conv1_4_q1;
reg   [9:0] mem_conv1_5_address0;
reg    mem_conv1_5_ce0;
reg    mem_conv1_5_we0;
reg   [0:0] mem_conv1_5_d0;
wire   [0:0] mem_conv1_5_q0;
reg   [9:0] mem_conv1_5_address1;
reg    mem_conv1_5_ce1;
reg    mem_conv1_5_we1;
wire   [0:0] mem_conv1_5_q1;
reg   [9:0] mem_conv1_6_address0;
reg    mem_conv1_6_ce0;
reg    mem_conv1_6_we0;
reg   [0:0] mem_conv1_6_d0;
wire   [0:0] mem_conv1_6_q0;
reg   [9:0] mem_conv1_6_address1;
reg    mem_conv1_6_ce1;
reg    mem_conv1_6_we1;
wire   [0:0] mem_conv1_6_q1;
reg   [9:0] mem_conv1_7_address0;
reg    mem_conv1_7_ce0;
reg    mem_conv1_7_we0;
reg   [0:0] mem_conv1_7_d0;
wire   [0:0] mem_conv1_7_q0;
reg   [9:0] mem_conv1_7_address1;
reg    mem_conv1_7_ce1;
reg    mem_conv1_7_we1;
wire   [0:0] mem_conv1_7_q1;
reg   [9:0] mem_conv2_0_address0;
reg    mem_conv2_0_ce0;
reg    mem_conv2_0_we0;
reg   [0:0] mem_conv2_0_d0;
wire   [0:0] mem_conv2_0_q0;
reg   [9:0] mem_conv2_0_address1;
reg    mem_conv2_0_ce1;
reg    mem_conv2_0_we1;
wire   [0:0] mem_conv2_0_q1;
reg   [9:0] mem_conv2_1_address0;
reg    mem_conv2_1_ce0;
reg    mem_conv2_1_we0;
reg   [0:0] mem_conv2_1_d0;
wire   [0:0] mem_conv2_1_q0;
reg   [9:0] mem_conv2_1_address1;
reg    mem_conv2_1_ce1;
reg    mem_conv2_1_we1;
wire   [0:0] mem_conv2_1_q1;
reg   [9:0] mem_conv2_2_address0;
reg    mem_conv2_2_ce0;
reg    mem_conv2_2_we0;
reg   [0:0] mem_conv2_2_d0;
wire   [0:0] mem_conv2_2_q0;
reg   [9:0] mem_conv2_2_address1;
reg    mem_conv2_2_ce1;
reg    mem_conv2_2_we1;
wire   [0:0] mem_conv2_2_q1;
reg   [9:0] mem_conv2_3_address0;
reg    mem_conv2_3_ce0;
reg    mem_conv2_3_we0;
reg   [0:0] mem_conv2_3_d0;
wire   [0:0] mem_conv2_3_q0;
reg   [9:0] mem_conv2_3_address1;
reg    mem_conv2_3_ce1;
reg    mem_conv2_3_we1;
wire   [0:0] mem_conv2_3_q1;
reg   [9:0] mem_conv2_4_address0;
reg    mem_conv2_4_ce0;
reg    mem_conv2_4_we0;
reg   [0:0] mem_conv2_4_d0;
wire   [0:0] mem_conv2_4_q0;
reg   [9:0] mem_conv2_4_address1;
reg    mem_conv2_4_ce1;
reg    mem_conv2_4_we1;
wire   [0:0] mem_conv2_4_q1;
reg   [9:0] mem_conv2_5_address0;
reg    mem_conv2_5_ce0;
reg    mem_conv2_5_we0;
reg   [0:0] mem_conv2_5_d0;
wire   [0:0] mem_conv2_5_q0;
reg   [9:0] mem_conv2_5_address1;
reg    mem_conv2_5_ce1;
reg    mem_conv2_5_we1;
wire   [0:0] mem_conv2_5_q1;
reg   [9:0] mem_conv2_6_address0;
reg    mem_conv2_6_ce0;
reg    mem_conv2_6_we0;
reg   [0:0] mem_conv2_6_d0;
wire   [0:0] mem_conv2_6_q0;
reg   [9:0] mem_conv2_6_address1;
reg    mem_conv2_6_ce1;
reg    mem_conv2_6_we1;
wire   [0:0] mem_conv2_6_q1;
reg   [9:0] mem_conv2_7_address0;
reg    mem_conv2_7_ce0;
reg    mem_conv2_7_we0;
reg   [0:0] mem_conv2_7_d0;
wire   [0:0] mem_conv2_7_q0;
reg   [9:0] mem_conv2_7_address1;
reg    mem_conv2_7_ce1;
reg    mem_conv2_7_we1;
wire   [0:0] mem_conv2_7_q1;
reg   [9:0] input_0_address0;
reg    input_0_ce0;
reg    input_0_we0;
wire   [0:0] input_0_d0;
wire   [0:0] input_0_q0;
wire   [0:0] input_1_q0;
wire   [0:0] input_2_q0;
wire   [0:0] input_3_q0;
wire   [0:0] input_4_q0;
wire   [0:0] input_5_q0;
wire   [0:0] input_6_q0;
wire   [0:0] input_7_q0;
wire    grp_dut_max_pool_fu_309_ap_start;
wire    grp_dut_max_pool_fu_309_ap_done;
wire    grp_dut_max_pool_fu_309_ap_idle;
wire    grp_dut_max_pool_fu_309_ap_ready;
wire   [9:0] grp_dut_max_pool_fu_309_input_0_address0;
wire    grp_dut_max_pool_fu_309_input_0_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_0_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_0_address1;
wire    grp_dut_max_pool_fu_309_input_0_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_0_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_1_address0;
wire    grp_dut_max_pool_fu_309_input_1_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_1_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_1_address1;
wire    grp_dut_max_pool_fu_309_input_1_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_1_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_2_address0;
wire    grp_dut_max_pool_fu_309_input_2_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_2_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_2_address1;
wire    grp_dut_max_pool_fu_309_input_2_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_2_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_3_address0;
wire    grp_dut_max_pool_fu_309_input_3_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_3_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_3_address1;
wire    grp_dut_max_pool_fu_309_input_3_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_3_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_4_address0;
wire    grp_dut_max_pool_fu_309_input_4_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_4_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_4_address1;
wire    grp_dut_max_pool_fu_309_input_4_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_4_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_5_address0;
wire    grp_dut_max_pool_fu_309_input_5_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_5_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_5_address1;
wire    grp_dut_max_pool_fu_309_input_5_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_5_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_6_address0;
wire    grp_dut_max_pool_fu_309_input_6_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_6_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_6_address1;
wire    grp_dut_max_pool_fu_309_input_6_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_6_q1;
wire   [9:0] grp_dut_max_pool_fu_309_input_7_address0;
wire    grp_dut_max_pool_fu_309_input_7_ce0;
reg   [0:0] grp_dut_max_pool_fu_309_input_7_q0;
wire   [9:0] grp_dut_max_pool_fu_309_input_7_address1;
wire    grp_dut_max_pool_fu_309_input_7_ce1;
reg   [0:0] grp_dut_max_pool_fu_309_input_7_q1;
wire   [9:0] grp_dut_max_pool_fu_309_output_0_address0;
wire    grp_dut_max_pool_fu_309_output_0_ce0;
wire    grp_dut_max_pool_fu_309_output_0_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_0_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_0_address1;
wire    grp_dut_max_pool_fu_309_output_0_ce1;
wire    grp_dut_max_pool_fu_309_output_0_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_0_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_1_address0;
wire    grp_dut_max_pool_fu_309_output_1_ce0;
wire    grp_dut_max_pool_fu_309_output_1_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_1_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_1_address1;
wire    grp_dut_max_pool_fu_309_output_1_ce1;
wire    grp_dut_max_pool_fu_309_output_1_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_1_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_2_address0;
wire    grp_dut_max_pool_fu_309_output_2_ce0;
wire    grp_dut_max_pool_fu_309_output_2_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_2_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_2_address1;
wire    grp_dut_max_pool_fu_309_output_2_ce1;
wire    grp_dut_max_pool_fu_309_output_2_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_2_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_3_address0;
wire    grp_dut_max_pool_fu_309_output_3_ce0;
wire    grp_dut_max_pool_fu_309_output_3_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_3_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_3_address1;
wire    grp_dut_max_pool_fu_309_output_3_ce1;
wire    grp_dut_max_pool_fu_309_output_3_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_3_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_4_address0;
wire    grp_dut_max_pool_fu_309_output_4_ce0;
wire    grp_dut_max_pool_fu_309_output_4_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_4_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_4_address1;
wire    grp_dut_max_pool_fu_309_output_4_ce1;
wire    grp_dut_max_pool_fu_309_output_4_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_4_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_5_address0;
wire    grp_dut_max_pool_fu_309_output_5_ce0;
wire    grp_dut_max_pool_fu_309_output_5_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_5_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_5_address1;
wire    grp_dut_max_pool_fu_309_output_5_ce1;
wire    grp_dut_max_pool_fu_309_output_5_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_5_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_6_address0;
wire    grp_dut_max_pool_fu_309_output_6_ce0;
wire    grp_dut_max_pool_fu_309_output_6_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_6_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_6_address1;
wire    grp_dut_max_pool_fu_309_output_6_ce1;
wire    grp_dut_max_pool_fu_309_output_6_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_6_d1;
wire   [9:0] grp_dut_max_pool_fu_309_output_7_address0;
wire    grp_dut_max_pool_fu_309_output_7_ce0;
wire    grp_dut_max_pool_fu_309_output_7_we0;
wire   [0:0] grp_dut_max_pool_fu_309_output_7_d0;
wire   [9:0] grp_dut_max_pool_fu_309_output_7_address1;
wire    grp_dut_max_pool_fu_309_output_7_ce1;
wire    grp_dut_max_pool_fu_309_output_7_we1;
wire   [0:0] grp_dut_max_pool_fu_309_output_7_d1;
reg   [6:0] grp_dut_max_pool_fu_309_M;
reg   [5:0] grp_dut_max_pool_fu_309_I;
wire    grp_dut_conv_fu_335_ap_start;
wire    grp_dut_conv_fu_335_ap_done;
wire    grp_dut_conv_fu_335_ap_idle;
wire    grp_dut_conv_fu_335_ap_ready;
wire   [9:0] grp_dut_conv_fu_335_input_0_address0;
wire    grp_dut_conv_fu_335_input_0_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_0_q0;
wire   [9:0] grp_dut_conv_fu_335_input_1_address0;
wire    grp_dut_conv_fu_335_input_1_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_1_q0;
wire   [9:0] grp_dut_conv_fu_335_input_2_address0;
wire    grp_dut_conv_fu_335_input_2_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_2_q0;
wire   [9:0] grp_dut_conv_fu_335_input_3_address0;
wire    grp_dut_conv_fu_335_input_3_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_3_q0;
wire   [9:0] grp_dut_conv_fu_335_input_4_address0;
wire    grp_dut_conv_fu_335_input_4_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_4_q0;
wire   [9:0] grp_dut_conv_fu_335_input_5_address0;
wire    grp_dut_conv_fu_335_input_5_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_5_q0;
wire   [9:0] grp_dut_conv_fu_335_input_6_address0;
wire    grp_dut_conv_fu_335_input_6_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_6_q0;
wire   [9:0] grp_dut_conv_fu_335_input_7_address0;
wire    grp_dut_conv_fu_335_input_7_ce0;
reg   [0:0] grp_dut_conv_fu_335_input_7_q0;
wire   [9:0] grp_dut_conv_fu_335_output_0_address0;
wire    grp_dut_conv_fu_335_output_0_ce0;
wire    grp_dut_conv_fu_335_output_0_we0;
wire   [0:0] grp_dut_conv_fu_335_output_0_d0;
wire   [9:0] grp_dut_conv_fu_335_output_1_address0;
wire    grp_dut_conv_fu_335_output_1_ce0;
wire    grp_dut_conv_fu_335_output_1_we0;
wire   [0:0] grp_dut_conv_fu_335_output_1_d0;
wire   [9:0] grp_dut_conv_fu_335_output_2_address0;
wire    grp_dut_conv_fu_335_output_2_ce0;
wire    grp_dut_conv_fu_335_output_2_we0;
wire   [0:0] grp_dut_conv_fu_335_output_2_d0;
wire   [9:0] grp_dut_conv_fu_335_output_3_address0;
wire    grp_dut_conv_fu_335_output_3_ce0;
wire    grp_dut_conv_fu_335_output_3_we0;
wire   [0:0] grp_dut_conv_fu_335_output_3_d0;
wire   [9:0] grp_dut_conv_fu_335_output_4_address0;
wire    grp_dut_conv_fu_335_output_4_ce0;
wire    grp_dut_conv_fu_335_output_4_we0;
wire   [0:0] grp_dut_conv_fu_335_output_4_d0;
wire   [9:0] grp_dut_conv_fu_335_output_5_address0;
wire    grp_dut_conv_fu_335_output_5_ce0;
wire    grp_dut_conv_fu_335_output_5_we0;
wire   [0:0] grp_dut_conv_fu_335_output_5_d0;
wire   [9:0] grp_dut_conv_fu_335_output_6_address0;
wire    grp_dut_conv_fu_335_output_6_ce0;
wire    grp_dut_conv_fu_335_output_6_we0;
wire   [0:0] grp_dut_conv_fu_335_output_6_d0;
wire   [9:0] grp_dut_conv_fu_335_output_7_address0;
wire    grp_dut_conv_fu_335_output_7_ce0;
wire    grp_dut_conv_fu_335_output_7_we0;
wire   [0:0] grp_dut_conv_fu_335_output_7_d0;
wire   [9:0] grp_dut_conv_fu_335_threshold_0_V_address0;
wire    grp_dut_conv_fu_335_threshold_0_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_0_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_1_V_address0;
wire    grp_dut_conv_fu_335_threshold_1_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_1_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_2_V_address0;
wire    grp_dut_conv_fu_335_threshold_2_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_2_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_3_V_address0;
wire    grp_dut_conv_fu_335_threshold_3_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_3_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_4_V_address0;
wire    grp_dut_conv_fu_335_threshold_4_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_4_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_5_V_address0;
wire    grp_dut_conv_fu_335_threshold_5_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_5_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_6_V_address0;
wire    grp_dut_conv_fu_335_threshold_6_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_6_V_q0;
wire   [9:0] grp_dut_conv_fu_335_threshold_7_V_address0;
wire    grp_dut_conv_fu_335_threshold_7_V_ce0;
reg   [7:0] grp_dut_conv_fu_335_threshold_7_V_q0;
reg   [6:0] grp_dut_conv_fu_335_M;
reg   [6:0] grp_dut_conv_fu_335_N;
reg   [5:0] grp_dut_conv_fu_335_I;
reg   [0:0] grp_dut_conv_fu_335_L;
wire    grp_dut_reshape_fu_395_ap_start;
wire    grp_dut_reshape_fu_395_ap_done;
wire    grp_dut_reshape_fu_395_ap_idle;
wire    grp_dut_reshape_fu_395_ap_ready;
wire   [9:0] grp_dut_reshape_fu_395_input_0_address0;
wire    grp_dut_reshape_fu_395_input_0_ce0;
wire   [9:0] grp_dut_reshape_fu_395_input_0_address1;
wire    grp_dut_reshape_fu_395_input_0_ce1;
wire   [9:0] grp_dut_reshape_fu_395_output_0_address0;
wire    grp_dut_reshape_fu_395_output_0_ce0;
wire    grp_dut_reshape_fu_395_output_0_we0;
wire   [0:0] grp_dut_reshape_fu_395_output_0_d0;
wire   [9:0] grp_dut_reshape_fu_395_output_0_address1;
wire    grp_dut_reshape_fu_395_output_0_ce1;
wire    grp_dut_reshape_fu_395_output_0_we1;
wire   [0:0] grp_dut_reshape_fu_395_output_0_d1;
wire    grp_dut_dense_fu_401_ap_start;
wire    grp_dut_dense_fu_401_ap_done;
wire    grp_dut_dense_fu_401_ap_idle;
wire    grp_dut_dense_fu_401_ap_ready;
wire   [9:0] grp_dut_dense_fu_401_input_0_address0;
wire    grp_dut_dense_fu_401_input_0_ce0;
wire   [9:0] grp_dut_dense_fu_401_output_0_address0;
wire    grp_dut_dense_fu_401_output_0_ce0;
wire    grp_dut_dense_fu_401_output_0_we0;
wire   [0:0] grp_dut_dense_fu_401_output_0_d0;
wire    grp_dut_dense_1_fu_411_ap_start;
wire    grp_dut_dense_1_fu_411_ap_done;
wire    grp_dut_dense_1_fu_411_ap_idle;
wire    grp_dut_dense_1_fu_411_ap_ready;
wire   [9:0] grp_dut_dense_1_fu_411_input_r_address0;
wire    grp_dut_dense_1_fu_411_input_r_ce0;
wire   [9:0] grp_dut_dense_1_fu_411_output_r_address0;
wire    grp_dut_dense_1_fu_411_output_r_ce0;
wire    grp_dut_dense_1_fu_411_output_r_we0;
wire   [0:0] grp_dut_dense_1_fu_411_output_r_d0;
wire    grp_dut_pad_fu_421_ap_start;
wire    grp_dut_pad_fu_421_ap_done;
wire    grp_dut_pad_fu_421_ap_idle;
wire    grp_dut_pad_fu_421_ap_ready;
wire   [9:0] grp_dut_pad_fu_421_input_0_address0;
wire    grp_dut_pad_fu_421_input_0_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_0_q0;
wire   [9:0] grp_dut_pad_fu_421_input_1_address0;
wire    grp_dut_pad_fu_421_input_1_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_1_q0;
wire   [9:0] grp_dut_pad_fu_421_input_2_address0;
wire    grp_dut_pad_fu_421_input_2_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_2_q0;
wire   [9:0] grp_dut_pad_fu_421_input_3_address0;
wire    grp_dut_pad_fu_421_input_3_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_3_q0;
wire   [9:0] grp_dut_pad_fu_421_input_4_address0;
wire    grp_dut_pad_fu_421_input_4_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_4_q0;
wire   [9:0] grp_dut_pad_fu_421_input_5_address0;
wire    grp_dut_pad_fu_421_input_5_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_5_q0;
wire   [9:0] grp_dut_pad_fu_421_input_6_address0;
wire    grp_dut_pad_fu_421_input_6_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_6_q0;
wire   [9:0] grp_dut_pad_fu_421_input_7_address0;
wire    grp_dut_pad_fu_421_input_7_ce0;
reg   [0:0] grp_dut_pad_fu_421_input_7_q0;
wire   [9:0] grp_dut_pad_fu_421_output_0_address0;
wire    grp_dut_pad_fu_421_output_0_ce0;
wire    grp_dut_pad_fu_421_output_0_we0;
wire   [0:0] grp_dut_pad_fu_421_output_0_d0;
wire   [9:0] grp_dut_pad_fu_421_output_1_address0;
wire    grp_dut_pad_fu_421_output_1_ce0;
wire    grp_dut_pad_fu_421_output_1_we0;
wire   [0:0] grp_dut_pad_fu_421_output_1_d0;
wire   [9:0] grp_dut_pad_fu_421_output_2_address0;
wire    grp_dut_pad_fu_421_output_2_ce0;
wire    grp_dut_pad_fu_421_output_2_we0;
wire   [0:0] grp_dut_pad_fu_421_output_2_d0;
wire   [9:0] grp_dut_pad_fu_421_output_3_address0;
wire    grp_dut_pad_fu_421_output_3_ce0;
wire    grp_dut_pad_fu_421_output_3_we0;
wire   [0:0] grp_dut_pad_fu_421_output_3_d0;
wire   [9:0] grp_dut_pad_fu_421_output_4_address0;
wire    grp_dut_pad_fu_421_output_4_ce0;
wire    grp_dut_pad_fu_421_output_4_we0;
wire   [0:0] grp_dut_pad_fu_421_output_4_d0;
wire   [9:0] grp_dut_pad_fu_421_output_5_address0;
wire    grp_dut_pad_fu_421_output_5_ce0;
wire    grp_dut_pad_fu_421_output_5_we0;
wire   [0:0] grp_dut_pad_fu_421_output_5_d0;
wire   [9:0] grp_dut_pad_fu_421_output_6_address0;
wire    grp_dut_pad_fu_421_output_6_ce0;
wire    grp_dut_pad_fu_421_output_6_we0;
wire   [0:0] grp_dut_pad_fu_421_output_6_d0;
wire   [9:0] grp_dut_pad_fu_421_output_7_address0;
wire    grp_dut_pad_fu_421_output_7_ce0;
wire    grp_dut_pad_fu_421_output_7_we0;
wire   [0:0] grp_dut_pad_fu_421_output_7_d0;
reg   [6:0] grp_dut_pad_fu_421_M;
reg   [5:0] grp_dut_pad_fu_421_I;
reg   [3:0] i_reg_263;
wire   [0:0] exitcond_fu_479_p2;
reg   [5:0] Hi_assign_reg_274;
reg   [31:0] output_V_reg_285;
reg    ap_sig_cseq_ST_st20_fsm_19;
reg    ap_sig_868;
reg   [3:0] max_id_V_reg_298;
reg    ap_reg_grp_dut_max_pool_fu_309_ap_start;
reg    ap_sig_cseq_ST_st7_fsm_6;
reg    ap_sig_883;
reg    ap_sig_cseq_ST_st13_fsm_12;
reg    ap_sig_890;
reg    ap_sig_cseq_ST_st8_fsm_7;
reg    ap_sig_898;
reg    ap_sig_cseq_ST_st14_fsm_13;
reg    ap_sig_905;
reg    ap_reg_grp_dut_conv_fu_335_ap_start;
reg    ap_sig_cseq_ST_st5_fsm_4;
reg    ap_sig_918;
reg    ap_sig_cseq_ST_st11_fsm_10;
reg    ap_sig_925;
reg    ap_sig_cseq_ST_st6_fsm_5;
reg    ap_sig_933;
reg    ap_sig_cseq_ST_st12_fsm_11;
reg    ap_sig_940;
reg    ap_reg_grp_dut_reshape_fu_395_ap_start;
reg    ap_sig_cseq_ST_st15_fsm_14;
reg    ap_sig_969;
reg    ap_sig_cseq_ST_st16_fsm_15;
reg    ap_sig_976;
reg    ap_reg_grp_dut_dense_fu_401_ap_start;
reg    ap_sig_cseq_ST_st19_fsm_18;
reg    ap_sig_985;
reg    ap_reg_grp_dut_dense_1_fu_411_ap_start;
reg    ap_sig_cseq_ST_st17_fsm_16;
reg    ap_sig_1010;
reg    ap_sig_cseq_ST_st18_fsm_17;
reg    ap_sig_1017;
reg    ap_reg_grp_dut_pad_fu_421_ap_start;
reg    ap_sig_cseq_ST_st9_fsm_8;
reg    ap_sig_1044;
reg    ap_sig_cseq_ST_st4_fsm_3;
reg    ap_sig_1052;
reg    ap_sig_cseq_ST_st10_fsm_9;
reg    ap_sig_1059;
wire   [63:0] newIndex1_fu_504_p1;
wire   [63:0] newIndex32_i_fu_519_p1;
wire   [2:0] tmp_fu_459_p1;
wire   [31:0] Hi_assign_cast3_fu_475_p1;
wire   [7:0] Hi_assign_cast4_fu_471_p1;
wire   [7:0] tmp_7_fu_499_p2;
reg   [21:0] ap_NS_fsm;

// power-on initialization
initial begin
#0 ap_CS_fsm = 22'b1;
#0 ap_reg_grp_dut_max_pool_fu_309_ap_start = 1'b0;
#0 ap_reg_grp_dut_conv_fu_335_ap_start = 1'b0;
#0 ap_reg_grp_dut_reshape_fu_395_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_fu_401_ap_start = 1'b0;
#0 ap_reg_grp_dut_dense_1_fu_411_ap_start = 1'b0;
#0 ap_reg_grp_dut_pad_fu_421_ap_start = 1'b0;
end

dut_threshold1_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_0_V_ce0),
    .q0(threshold1_V_0_q0)
);

dut_threshold1_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_1_V_ce0),
    .q0(threshold1_V_1_q0)
);

dut_threshold1_V_2 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_2_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_2_V_ce0),
    .q0(threshold1_V_2_q0)
);

dut_threshold1_V_3 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_3_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_3_V_ce0),
    .q0(threshold1_V_3_q0)
);

dut_threshold1_V_4 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_4_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_4_V_ce0),
    .q0(threshold1_V_4_q0)
);

dut_threshold1_V_5 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_5_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_5_V_ce0),
    .q0(threshold1_V_5_q0)
);

dut_threshold1_V_6 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_6_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_6_V_ce0),
    .q0(threshold1_V_6_q0)
);

dut_threshold1_V_7 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold1_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_7_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_7_V_ce0),
    .q0(threshold1_V_7_q0)
);

dut_threshold2_V_0 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_0_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_0_V_ce0),
    .q0(threshold2_V_0_q0)
);

dut_threshold2_V_1 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_1_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_1_V_ce0),
    .q0(threshold2_V_1_q0)
);

dut_threshold2_V_2 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_2_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_2_V_ce0),
    .q0(threshold2_V_2_q0)
);

dut_threshold2_V_3 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_3_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_3_V_ce0),
    .q0(threshold2_V_3_q0)
);

dut_threshold1_V_7 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_4_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_4_V_ce0),
    .q0(threshold2_V_4_q0)
);

dut_threshold1_V_7 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_5_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_5_V_ce0),
    .q0(threshold2_V_5_q0)
);

dut_threshold1_V_7 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_6_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_6_V_ce0),
    .q0(threshold2_V_6_q0)
);

dut_threshold1_V_7 #(
    .DataWidth( 8 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
threshold2_V_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_conv_fu_335_threshold_7_V_address0),
    .ce0(grp_dut_conv_fu_335_threshold_7_V_ce0),
    .q0(threshold2_V_7_q0)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_0_address0),
    .ce0(mem_conv1_0_ce0),
    .we0(mem_conv1_0_we0),
    .d0(mem_conv1_0_d0),
    .q0(mem_conv1_0_q0),
    .address1(mem_conv1_0_address1),
    .ce1(mem_conv1_0_ce1),
    .we1(mem_conv1_0_we1),
    .d1(mem_conv1_0_d1),
    .q1(mem_conv1_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_1_address0),
    .ce0(mem_conv1_1_ce0),
    .we0(mem_conv1_1_we0),
    .d0(mem_conv1_1_d0),
    .q0(mem_conv1_1_q0),
    .address1(mem_conv1_1_address1),
    .ce1(mem_conv1_1_ce1),
    .we1(mem_conv1_1_we1),
    .d1(grp_dut_max_pool_fu_309_output_1_d1),
    .q1(mem_conv1_1_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_2_address0),
    .ce0(mem_conv1_2_ce0),
    .we0(mem_conv1_2_we0),
    .d0(mem_conv1_2_d0),
    .q0(mem_conv1_2_q0),
    .address1(mem_conv1_2_address1),
    .ce1(mem_conv1_2_ce1),
    .we1(mem_conv1_2_we1),
    .d1(grp_dut_max_pool_fu_309_output_2_d1),
    .q1(mem_conv1_2_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_3_address0),
    .ce0(mem_conv1_3_ce0),
    .we0(mem_conv1_3_we0),
    .d0(mem_conv1_3_d0),
    .q0(mem_conv1_3_q0),
    .address1(mem_conv1_3_address1),
    .ce1(mem_conv1_3_ce1),
    .we1(mem_conv1_3_we1),
    .d1(grp_dut_max_pool_fu_309_output_3_d1),
    .q1(mem_conv1_3_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_4_address0),
    .ce0(mem_conv1_4_ce0),
    .we0(mem_conv1_4_we0),
    .d0(mem_conv1_4_d0),
    .q0(mem_conv1_4_q0),
    .address1(mem_conv1_4_address1),
    .ce1(mem_conv1_4_ce1),
    .we1(mem_conv1_4_we1),
    .d1(grp_dut_max_pool_fu_309_output_4_d1),
    .q1(mem_conv1_4_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_5_address0),
    .ce0(mem_conv1_5_ce0),
    .we0(mem_conv1_5_we0),
    .d0(mem_conv1_5_d0),
    .q0(mem_conv1_5_q0),
    .address1(mem_conv1_5_address1),
    .ce1(mem_conv1_5_ce1),
    .we1(mem_conv1_5_we1),
    .d1(grp_dut_max_pool_fu_309_output_5_d1),
    .q1(mem_conv1_5_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_6_address0),
    .ce0(mem_conv1_6_ce0),
    .we0(mem_conv1_6_we0),
    .d0(mem_conv1_6_d0),
    .q0(mem_conv1_6_q0),
    .address1(mem_conv1_6_address1),
    .ce1(mem_conv1_6_ce1),
    .we1(mem_conv1_6_we1),
    .d1(grp_dut_max_pool_fu_309_output_6_d1),
    .q1(mem_conv1_6_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv1_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv1_7_address0),
    .ce0(mem_conv1_7_ce0),
    .we0(mem_conv1_7_we0),
    .d0(mem_conv1_7_d0),
    .q0(mem_conv1_7_q0),
    .address1(mem_conv1_7_address1),
    .ce1(mem_conv1_7_ce1),
    .we1(mem_conv1_7_we1),
    .d1(grp_dut_max_pool_fu_309_output_7_d1),
    .q1(mem_conv1_7_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_0_address0),
    .ce0(mem_conv2_0_ce0),
    .we0(mem_conv2_0_we0),
    .d0(mem_conv2_0_d0),
    .q0(mem_conv2_0_q0),
    .address1(mem_conv2_0_address1),
    .ce1(mem_conv2_0_ce1),
    .we1(mem_conv2_0_we1),
    .d1(grp_dut_max_pool_fu_309_output_0_d1),
    .q1(mem_conv2_0_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_1_address0),
    .ce0(mem_conv2_1_ce0),
    .we0(mem_conv2_1_we0),
    .d0(mem_conv2_1_d0),
    .q0(mem_conv2_1_q0),
    .address1(mem_conv2_1_address1),
    .ce1(mem_conv2_1_ce1),
    .we1(mem_conv2_1_we1),
    .d1(grp_dut_max_pool_fu_309_output_1_d1),
    .q1(mem_conv2_1_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_2_address0),
    .ce0(mem_conv2_2_ce0),
    .we0(mem_conv2_2_we0),
    .d0(mem_conv2_2_d0),
    .q0(mem_conv2_2_q0),
    .address1(mem_conv2_2_address1),
    .ce1(mem_conv2_2_ce1),
    .we1(mem_conv2_2_we1),
    .d1(grp_dut_max_pool_fu_309_output_2_d1),
    .q1(mem_conv2_2_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_3_address0),
    .ce0(mem_conv2_3_ce0),
    .we0(mem_conv2_3_we0),
    .d0(mem_conv2_3_d0),
    .q0(mem_conv2_3_q0),
    .address1(mem_conv2_3_address1),
    .ce1(mem_conv2_3_ce1),
    .we1(mem_conv2_3_we1),
    .d1(grp_dut_max_pool_fu_309_output_3_d1),
    .q1(mem_conv2_3_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_4_address0),
    .ce0(mem_conv2_4_ce0),
    .we0(mem_conv2_4_we0),
    .d0(mem_conv2_4_d0),
    .q0(mem_conv2_4_q0),
    .address1(mem_conv2_4_address1),
    .ce1(mem_conv2_4_ce1),
    .we1(mem_conv2_4_we1),
    .d1(grp_dut_max_pool_fu_309_output_4_d1),
    .q1(mem_conv2_4_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_5_address0),
    .ce0(mem_conv2_5_ce0),
    .we0(mem_conv2_5_we0),
    .d0(mem_conv2_5_d0),
    .q0(mem_conv2_5_q0),
    .address1(mem_conv2_5_address1),
    .ce1(mem_conv2_5_ce1),
    .we1(mem_conv2_5_we1),
    .d1(grp_dut_max_pool_fu_309_output_5_d1),
    .q1(mem_conv2_5_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_6_address0),
    .ce0(mem_conv2_6_ce0),
    .we0(mem_conv2_6_we0),
    .d0(mem_conv2_6_d0),
    .q0(mem_conv2_6_q0),
    .address1(mem_conv2_6_address1),
    .ce1(mem_conv2_6_ce1),
    .we1(mem_conv2_6_we1),
    .d1(grp_dut_max_pool_fu_309_output_6_d1),
    .q1(mem_conv2_6_q1)
);

dut_mem_conv1_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
mem_conv2_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mem_conv2_7_address0),
    .ce0(mem_conv2_7_ce0),
    .we0(mem_conv2_7_we0),
    .d0(mem_conv2_7_d0),
    .q0(mem_conv2_7_q0),
    .address1(mem_conv2_7_address1),
    .ce1(mem_conv2_7_ce1),
    .we1(mem_conv2_7_we1),
    .d1(grp_dut_max_pool_fu_309_output_7_d1),
    .q1(mem_conv2_7_q1)
);

dut_input_0 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(input_0_address0),
    .ce0(input_0_ce0),
    .we0(input_0_we0),
    .d0(input_0_d0),
    .q0(input_0_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_1_address0),
    .ce0(grp_dut_pad_fu_421_input_1_ce0),
    .q0(input_1_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_2_address0),
    .ce0(grp_dut_pad_fu_421_input_2_ce0),
    .q0(input_2_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_3_address0),
    .ce0(grp_dut_pad_fu_421_input_3_ce0),
    .q0(input_3_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_4_address0),
    .ce0(grp_dut_pad_fu_421_input_4_ce0),
    .q0(input_4_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_5_address0),
    .ce0(grp_dut_pad_fu_421_input_5_ce0),
    .q0(input_5_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_6_address0),
    .ce0(grp_dut_pad_fu_421_input_6_ce0),
    .q0(input_6_q0)
);

dut_input_1 #(
    .DataWidth( 1 ),
    .AddressRange( 648 ),
    .AddressWidth( 10 ))
input_7_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(grp_dut_pad_fu_421_input_7_address0),
    .ce0(grp_dut_pad_fu_421_input_7_ce0),
    .q0(input_7_q0)
);

dut_max_pool grp_dut_max_pool_fu_309(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_max_pool_fu_309_ap_start),
    .ap_done(grp_dut_max_pool_fu_309_ap_done),
    .ap_idle(grp_dut_max_pool_fu_309_ap_idle),
    .ap_ready(grp_dut_max_pool_fu_309_ap_ready),
    .input_0_address0(grp_dut_max_pool_fu_309_input_0_address0),
    .input_0_ce0(grp_dut_max_pool_fu_309_input_0_ce0),
    .input_0_q0(grp_dut_max_pool_fu_309_input_0_q0),
    .input_0_address1(grp_dut_max_pool_fu_309_input_0_address1),
    .input_0_ce1(grp_dut_max_pool_fu_309_input_0_ce1),
    .input_0_q1(grp_dut_max_pool_fu_309_input_0_q1),
    .input_1_address0(grp_dut_max_pool_fu_309_input_1_address0),
    .input_1_ce0(grp_dut_max_pool_fu_309_input_1_ce0),
    .input_1_q0(grp_dut_max_pool_fu_309_input_1_q0),
    .input_1_address1(grp_dut_max_pool_fu_309_input_1_address1),
    .input_1_ce1(grp_dut_max_pool_fu_309_input_1_ce1),
    .input_1_q1(grp_dut_max_pool_fu_309_input_1_q1),
    .input_2_address0(grp_dut_max_pool_fu_309_input_2_address0),
    .input_2_ce0(grp_dut_max_pool_fu_309_input_2_ce0),
    .input_2_q0(grp_dut_max_pool_fu_309_input_2_q0),
    .input_2_address1(grp_dut_max_pool_fu_309_input_2_address1),
    .input_2_ce1(grp_dut_max_pool_fu_309_input_2_ce1),
    .input_2_q1(grp_dut_max_pool_fu_309_input_2_q1),
    .input_3_address0(grp_dut_max_pool_fu_309_input_3_address0),
    .input_3_ce0(grp_dut_max_pool_fu_309_input_3_ce0),
    .input_3_q0(grp_dut_max_pool_fu_309_input_3_q0),
    .input_3_address1(grp_dut_max_pool_fu_309_input_3_address1),
    .input_3_ce1(grp_dut_max_pool_fu_309_input_3_ce1),
    .input_3_q1(grp_dut_max_pool_fu_309_input_3_q1),
    .input_4_address0(grp_dut_max_pool_fu_309_input_4_address0),
    .input_4_ce0(grp_dut_max_pool_fu_309_input_4_ce0),
    .input_4_q0(grp_dut_max_pool_fu_309_input_4_q0),
    .input_4_address1(grp_dut_max_pool_fu_309_input_4_address1),
    .input_4_ce1(grp_dut_max_pool_fu_309_input_4_ce1),
    .input_4_q1(grp_dut_max_pool_fu_309_input_4_q1),
    .input_5_address0(grp_dut_max_pool_fu_309_input_5_address0),
    .input_5_ce0(grp_dut_max_pool_fu_309_input_5_ce0),
    .input_5_q0(grp_dut_max_pool_fu_309_input_5_q0),
    .input_5_address1(grp_dut_max_pool_fu_309_input_5_address1),
    .input_5_ce1(grp_dut_max_pool_fu_309_input_5_ce1),
    .input_5_q1(grp_dut_max_pool_fu_309_input_5_q1),
    .input_6_address0(grp_dut_max_pool_fu_309_input_6_address0),
    .input_6_ce0(grp_dut_max_pool_fu_309_input_6_ce0),
    .input_6_q0(grp_dut_max_pool_fu_309_input_6_q0),
    .input_6_address1(grp_dut_max_pool_fu_309_input_6_address1),
    .input_6_ce1(grp_dut_max_pool_fu_309_input_6_ce1),
    .input_6_q1(grp_dut_max_pool_fu_309_input_6_q1),
    .input_7_address0(grp_dut_max_pool_fu_309_input_7_address0),
    .input_7_ce0(grp_dut_max_pool_fu_309_input_7_ce0),
    .input_7_q0(grp_dut_max_pool_fu_309_input_7_q0),
    .input_7_address1(grp_dut_max_pool_fu_309_input_7_address1),
    .input_7_ce1(grp_dut_max_pool_fu_309_input_7_ce1),
    .input_7_q1(grp_dut_max_pool_fu_309_input_7_q1),
    .output_0_address0(grp_dut_max_pool_fu_309_output_0_address0),
    .output_0_ce0(grp_dut_max_pool_fu_309_output_0_ce0),
    .output_0_we0(grp_dut_max_pool_fu_309_output_0_we0),
    .output_0_d0(grp_dut_max_pool_fu_309_output_0_d0),
    .output_0_address1(grp_dut_max_pool_fu_309_output_0_address1),
    .output_0_ce1(grp_dut_max_pool_fu_309_output_0_ce1),
    .output_0_we1(grp_dut_max_pool_fu_309_output_0_we1),
    .output_0_d1(grp_dut_max_pool_fu_309_output_0_d1),
    .output_1_address0(grp_dut_max_pool_fu_309_output_1_address0),
    .output_1_ce0(grp_dut_max_pool_fu_309_output_1_ce0),
    .output_1_we0(grp_dut_max_pool_fu_309_output_1_we0),
    .output_1_d0(grp_dut_max_pool_fu_309_output_1_d0),
    .output_1_address1(grp_dut_max_pool_fu_309_output_1_address1),
    .output_1_ce1(grp_dut_max_pool_fu_309_output_1_ce1),
    .output_1_we1(grp_dut_max_pool_fu_309_output_1_we1),
    .output_1_d1(grp_dut_max_pool_fu_309_output_1_d1),
    .output_2_address0(grp_dut_max_pool_fu_309_output_2_address0),
    .output_2_ce0(grp_dut_max_pool_fu_309_output_2_ce0),
    .output_2_we0(grp_dut_max_pool_fu_309_output_2_we0),
    .output_2_d0(grp_dut_max_pool_fu_309_output_2_d0),
    .output_2_address1(grp_dut_max_pool_fu_309_output_2_address1),
    .output_2_ce1(grp_dut_max_pool_fu_309_output_2_ce1),
    .output_2_we1(grp_dut_max_pool_fu_309_output_2_we1),
    .output_2_d1(grp_dut_max_pool_fu_309_output_2_d1),
    .output_3_address0(grp_dut_max_pool_fu_309_output_3_address0),
    .output_3_ce0(grp_dut_max_pool_fu_309_output_3_ce0),
    .output_3_we0(grp_dut_max_pool_fu_309_output_3_we0),
    .output_3_d0(grp_dut_max_pool_fu_309_output_3_d0),
    .output_3_address1(grp_dut_max_pool_fu_309_output_3_address1),
    .output_3_ce1(grp_dut_max_pool_fu_309_output_3_ce1),
    .output_3_we1(grp_dut_max_pool_fu_309_output_3_we1),
    .output_3_d1(grp_dut_max_pool_fu_309_output_3_d1),
    .output_4_address0(grp_dut_max_pool_fu_309_output_4_address0),
    .output_4_ce0(grp_dut_max_pool_fu_309_output_4_ce0),
    .output_4_we0(grp_dut_max_pool_fu_309_output_4_we0),
    .output_4_d0(grp_dut_max_pool_fu_309_output_4_d0),
    .output_4_address1(grp_dut_max_pool_fu_309_output_4_address1),
    .output_4_ce1(grp_dut_max_pool_fu_309_output_4_ce1),
    .output_4_we1(grp_dut_max_pool_fu_309_output_4_we1),
    .output_4_d1(grp_dut_max_pool_fu_309_output_4_d1),
    .output_5_address0(grp_dut_max_pool_fu_309_output_5_address0),
    .output_5_ce0(grp_dut_max_pool_fu_309_output_5_ce0),
    .output_5_we0(grp_dut_max_pool_fu_309_output_5_we0),
    .output_5_d0(grp_dut_max_pool_fu_309_output_5_d0),
    .output_5_address1(grp_dut_max_pool_fu_309_output_5_address1),
    .output_5_ce1(grp_dut_max_pool_fu_309_output_5_ce1),
    .output_5_we1(grp_dut_max_pool_fu_309_output_5_we1),
    .output_5_d1(grp_dut_max_pool_fu_309_output_5_d1),
    .output_6_address0(grp_dut_max_pool_fu_309_output_6_address0),
    .output_6_ce0(grp_dut_max_pool_fu_309_output_6_ce0),
    .output_6_we0(grp_dut_max_pool_fu_309_output_6_we0),
    .output_6_d0(grp_dut_max_pool_fu_309_output_6_d0),
    .output_6_address1(grp_dut_max_pool_fu_309_output_6_address1),
    .output_6_ce1(grp_dut_max_pool_fu_309_output_6_ce1),
    .output_6_we1(grp_dut_max_pool_fu_309_output_6_we1),
    .output_6_d1(grp_dut_max_pool_fu_309_output_6_d1),
    .output_7_address0(grp_dut_max_pool_fu_309_output_7_address0),
    .output_7_ce0(grp_dut_max_pool_fu_309_output_7_ce0),
    .output_7_we0(grp_dut_max_pool_fu_309_output_7_we0),
    .output_7_d0(grp_dut_max_pool_fu_309_output_7_d0),
    .output_7_address1(grp_dut_max_pool_fu_309_output_7_address1),
    .output_7_ce1(grp_dut_max_pool_fu_309_output_7_ce1),
    .output_7_we1(grp_dut_max_pool_fu_309_output_7_we1),
    .output_7_d1(grp_dut_max_pool_fu_309_output_7_d1),
    .M(grp_dut_max_pool_fu_309_M),
    .I(grp_dut_max_pool_fu_309_I)
);

dut_conv grp_dut_conv_fu_335(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_conv_fu_335_ap_start),
    .ap_done(grp_dut_conv_fu_335_ap_done),
    .ap_idle(grp_dut_conv_fu_335_ap_idle),
    .ap_ready(grp_dut_conv_fu_335_ap_ready),
    .input_0_address0(grp_dut_conv_fu_335_input_0_address0),
    .input_0_ce0(grp_dut_conv_fu_335_input_0_ce0),
    .input_0_q0(grp_dut_conv_fu_335_input_0_q0),
    .input_1_address0(grp_dut_conv_fu_335_input_1_address0),
    .input_1_ce0(grp_dut_conv_fu_335_input_1_ce0),
    .input_1_q0(grp_dut_conv_fu_335_input_1_q0),
    .input_2_address0(grp_dut_conv_fu_335_input_2_address0),
    .input_2_ce0(grp_dut_conv_fu_335_input_2_ce0),
    .input_2_q0(grp_dut_conv_fu_335_input_2_q0),
    .input_3_address0(grp_dut_conv_fu_335_input_3_address0),
    .input_3_ce0(grp_dut_conv_fu_335_input_3_ce0),
    .input_3_q0(grp_dut_conv_fu_335_input_3_q0),
    .input_4_address0(grp_dut_conv_fu_335_input_4_address0),
    .input_4_ce0(grp_dut_conv_fu_335_input_4_ce0),
    .input_4_q0(grp_dut_conv_fu_335_input_4_q0),
    .input_5_address0(grp_dut_conv_fu_335_input_5_address0),
    .input_5_ce0(grp_dut_conv_fu_335_input_5_ce0),
    .input_5_q0(grp_dut_conv_fu_335_input_5_q0),
    .input_6_address0(grp_dut_conv_fu_335_input_6_address0),
    .input_6_ce0(grp_dut_conv_fu_335_input_6_ce0),
    .input_6_q0(grp_dut_conv_fu_335_input_6_q0),
    .input_7_address0(grp_dut_conv_fu_335_input_7_address0),
    .input_7_ce0(grp_dut_conv_fu_335_input_7_ce0),
    .input_7_q0(grp_dut_conv_fu_335_input_7_q0),
    .output_0_address0(grp_dut_conv_fu_335_output_0_address0),
    .output_0_ce0(grp_dut_conv_fu_335_output_0_ce0),
    .output_0_we0(grp_dut_conv_fu_335_output_0_we0),
    .output_0_d0(grp_dut_conv_fu_335_output_0_d0),
    .output_1_address0(grp_dut_conv_fu_335_output_1_address0),
    .output_1_ce0(grp_dut_conv_fu_335_output_1_ce0),
    .output_1_we0(grp_dut_conv_fu_335_output_1_we0),
    .output_1_d0(grp_dut_conv_fu_335_output_1_d0),
    .output_2_address0(grp_dut_conv_fu_335_output_2_address0),
    .output_2_ce0(grp_dut_conv_fu_335_output_2_ce0),
    .output_2_we0(grp_dut_conv_fu_335_output_2_we0),
    .output_2_d0(grp_dut_conv_fu_335_output_2_d0),
    .output_3_address0(grp_dut_conv_fu_335_output_3_address0),
    .output_3_ce0(grp_dut_conv_fu_335_output_3_ce0),
    .output_3_we0(grp_dut_conv_fu_335_output_3_we0),
    .output_3_d0(grp_dut_conv_fu_335_output_3_d0),
    .output_4_address0(grp_dut_conv_fu_335_output_4_address0),
    .output_4_ce0(grp_dut_conv_fu_335_output_4_ce0),
    .output_4_we0(grp_dut_conv_fu_335_output_4_we0),
    .output_4_d0(grp_dut_conv_fu_335_output_4_d0),
    .output_5_address0(grp_dut_conv_fu_335_output_5_address0),
    .output_5_ce0(grp_dut_conv_fu_335_output_5_ce0),
    .output_5_we0(grp_dut_conv_fu_335_output_5_we0),
    .output_5_d0(grp_dut_conv_fu_335_output_5_d0),
    .output_6_address0(grp_dut_conv_fu_335_output_6_address0),
    .output_6_ce0(grp_dut_conv_fu_335_output_6_ce0),
    .output_6_we0(grp_dut_conv_fu_335_output_6_we0),
    .output_6_d0(grp_dut_conv_fu_335_output_6_d0),
    .output_7_address0(grp_dut_conv_fu_335_output_7_address0),
    .output_7_ce0(grp_dut_conv_fu_335_output_7_ce0),
    .output_7_we0(grp_dut_conv_fu_335_output_7_we0),
    .output_7_d0(grp_dut_conv_fu_335_output_7_d0),
    .threshold_0_V_address0(grp_dut_conv_fu_335_threshold_0_V_address0),
    .threshold_0_V_ce0(grp_dut_conv_fu_335_threshold_0_V_ce0),
    .threshold_0_V_q0(grp_dut_conv_fu_335_threshold_0_V_q0),
    .threshold_1_V_address0(grp_dut_conv_fu_335_threshold_1_V_address0),
    .threshold_1_V_ce0(grp_dut_conv_fu_335_threshold_1_V_ce0),
    .threshold_1_V_q0(grp_dut_conv_fu_335_threshold_1_V_q0),
    .threshold_2_V_address0(grp_dut_conv_fu_335_threshold_2_V_address0),
    .threshold_2_V_ce0(grp_dut_conv_fu_335_threshold_2_V_ce0),
    .threshold_2_V_q0(grp_dut_conv_fu_335_threshold_2_V_q0),
    .threshold_3_V_address0(grp_dut_conv_fu_335_threshold_3_V_address0),
    .threshold_3_V_ce0(grp_dut_conv_fu_335_threshold_3_V_ce0),
    .threshold_3_V_q0(grp_dut_conv_fu_335_threshold_3_V_q0),
    .threshold_4_V_address0(grp_dut_conv_fu_335_threshold_4_V_address0),
    .threshold_4_V_ce0(grp_dut_conv_fu_335_threshold_4_V_ce0),
    .threshold_4_V_q0(grp_dut_conv_fu_335_threshold_4_V_q0),
    .threshold_5_V_address0(grp_dut_conv_fu_335_threshold_5_V_address0),
    .threshold_5_V_ce0(grp_dut_conv_fu_335_threshold_5_V_ce0),
    .threshold_5_V_q0(grp_dut_conv_fu_335_threshold_5_V_q0),
    .threshold_6_V_address0(grp_dut_conv_fu_335_threshold_6_V_address0),
    .threshold_6_V_ce0(grp_dut_conv_fu_335_threshold_6_V_ce0),
    .threshold_6_V_q0(grp_dut_conv_fu_335_threshold_6_V_q0),
    .threshold_7_V_address0(grp_dut_conv_fu_335_threshold_7_V_address0),
    .threshold_7_V_ce0(grp_dut_conv_fu_335_threshold_7_V_ce0),
    .threshold_7_V_q0(grp_dut_conv_fu_335_threshold_7_V_q0),
    .M(grp_dut_conv_fu_335_M),
    .N(grp_dut_conv_fu_335_N),
    .I(grp_dut_conv_fu_335_I),
    .L(grp_dut_conv_fu_335_L)
);

dut_reshape grp_dut_reshape_fu_395(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_reshape_fu_395_ap_start),
    .ap_done(grp_dut_reshape_fu_395_ap_done),
    .ap_idle(grp_dut_reshape_fu_395_ap_idle),
    .ap_ready(grp_dut_reshape_fu_395_ap_ready),
    .input_0_address0(grp_dut_reshape_fu_395_input_0_address0),
    .input_0_ce0(grp_dut_reshape_fu_395_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .input_0_address1(grp_dut_reshape_fu_395_input_0_address1),
    .input_0_ce1(grp_dut_reshape_fu_395_input_0_ce1),
    .input_0_q1(mem_conv2_0_q1),
    .output_0_address0(grp_dut_reshape_fu_395_output_0_address0),
    .output_0_ce0(grp_dut_reshape_fu_395_output_0_ce0),
    .output_0_we0(grp_dut_reshape_fu_395_output_0_we0),
    .output_0_d0(grp_dut_reshape_fu_395_output_0_d0),
    .output_0_address1(grp_dut_reshape_fu_395_output_0_address1),
    .output_0_ce1(grp_dut_reshape_fu_395_output_0_ce1),
    .output_0_we1(grp_dut_reshape_fu_395_output_0_we1),
    .output_0_d1(grp_dut_reshape_fu_395_output_0_d1)
);

dut_dense grp_dut_dense_fu_401(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_fu_401_ap_start),
    .ap_done(grp_dut_dense_fu_401_ap_done),
    .ap_idle(grp_dut_dense_fu_401_ap_idle),
    .ap_ready(grp_dut_dense_fu_401_ap_ready),
    .input_0_address0(grp_dut_dense_fu_401_input_0_address0),
    .input_0_ce0(grp_dut_dense_fu_401_input_0_ce0),
    .input_0_q0(mem_conv2_0_q0),
    .output_0_address0(grp_dut_dense_fu_401_output_0_address0),
    .output_0_ce0(grp_dut_dense_fu_401_output_0_ce0),
    .output_0_we0(grp_dut_dense_fu_401_output_0_we0),
    .output_0_d0(grp_dut_dense_fu_401_output_0_d0)
);

dut_dense_1 grp_dut_dense_1_fu_411(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_dense_1_fu_411_ap_start),
    .ap_done(grp_dut_dense_1_fu_411_ap_done),
    .ap_idle(grp_dut_dense_1_fu_411_ap_idle),
    .ap_ready(grp_dut_dense_1_fu_411_ap_ready),
    .input_r_address0(grp_dut_dense_1_fu_411_input_r_address0),
    .input_r_ce0(grp_dut_dense_1_fu_411_input_r_ce0),
    .input_r_q0(mem_conv1_0_q0),
    .output_r_address0(grp_dut_dense_1_fu_411_output_r_address0),
    .output_r_ce0(grp_dut_dense_1_fu_411_output_r_ce0),
    .output_r_we0(grp_dut_dense_1_fu_411_output_r_we0),
    .output_r_d0(grp_dut_dense_1_fu_411_output_r_d0)
);

dut_pad grp_dut_pad_fu_421(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_dut_pad_fu_421_ap_start),
    .ap_done(grp_dut_pad_fu_421_ap_done),
    .ap_idle(grp_dut_pad_fu_421_ap_idle),
    .ap_ready(grp_dut_pad_fu_421_ap_ready),
    .input_0_address0(grp_dut_pad_fu_421_input_0_address0),
    .input_0_ce0(grp_dut_pad_fu_421_input_0_ce0),
    .input_0_q0(grp_dut_pad_fu_421_input_0_q0),
    .input_1_address0(grp_dut_pad_fu_421_input_1_address0),
    .input_1_ce0(grp_dut_pad_fu_421_input_1_ce0),
    .input_1_q0(grp_dut_pad_fu_421_input_1_q0),
    .input_2_address0(grp_dut_pad_fu_421_input_2_address0),
    .input_2_ce0(grp_dut_pad_fu_421_input_2_ce0),
    .input_2_q0(grp_dut_pad_fu_421_input_2_q0),
    .input_3_address0(grp_dut_pad_fu_421_input_3_address0),
    .input_3_ce0(grp_dut_pad_fu_421_input_3_ce0),
    .input_3_q0(grp_dut_pad_fu_421_input_3_q0),
    .input_4_address0(grp_dut_pad_fu_421_input_4_address0),
    .input_4_ce0(grp_dut_pad_fu_421_input_4_ce0),
    .input_4_q0(grp_dut_pad_fu_421_input_4_q0),
    .input_5_address0(grp_dut_pad_fu_421_input_5_address0),
    .input_5_ce0(grp_dut_pad_fu_421_input_5_ce0),
    .input_5_q0(grp_dut_pad_fu_421_input_5_q0),
    .input_6_address0(grp_dut_pad_fu_421_input_6_address0),
    .input_6_ce0(grp_dut_pad_fu_421_input_6_ce0),
    .input_6_q0(grp_dut_pad_fu_421_input_6_q0),
    .input_7_address0(grp_dut_pad_fu_421_input_7_address0),
    .input_7_ce0(grp_dut_pad_fu_421_input_7_ce0),
    .input_7_q0(grp_dut_pad_fu_421_input_7_q0),
    .output_0_address0(grp_dut_pad_fu_421_output_0_address0),
    .output_0_ce0(grp_dut_pad_fu_421_output_0_ce0),
    .output_0_we0(grp_dut_pad_fu_421_output_0_we0),
    .output_0_d0(grp_dut_pad_fu_421_output_0_d0),
    .output_1_address0(grp_dut_pad_fu_421_output_1_address0),
    .output_1_ce0(grp_dut_pad_fu_421_output_1_ce0),
    .output_1_we0(grp_dut_pad_fu_421_output_1_we0),
    .output_1_d0(grp_dut_pad_fu_421_output_1_d0),
    .output_2_address0(grp_dut_pad_fu_421_output_2_address0),
    .output_2_ce0(grp_dut_pad_fu_421_output_2_ce0),
    .output_2_we0(grp_dut_pad_fu_421_output_2_we0),
    .output_2_d0(grp_dut_pad_fu_421_output_2_d0),
    .output_3_address0(grp_dut_pad_fu_421_output_3_address0),
    .output_3_ce0(grp_dut_pad_fu_421_output_3_ce0),
    .output_3_we0(grp_dut_pad_fu_421_output_3_we0),
    .output_3_d0(grp_dut_pad_fu_421_output_3_d0),
    .output_4_address0(grp_dut_pad_fu_421_output_4_address0),
    .output_4_ce0(grp_dut_pad_fu_421_output_4_ce0),
    .output_4_we0(grp_dut_pad_fu_421_output_4_we0),
    .output_4_d0(grp_dut_pad_fu_421_output_4_d0),
    .output_5_address0(grp_dut_pad_fu_421_output_5_address0),
    .output_5_ce0(grp_dut_pad_fu_421_output_5_ce0),
    .output_5_we0(grp_dut_pad_fu_421_output_5_we0),
    .output_5_d0(grp_dut_pad_fu_421_output_5_d0),
    .output_6_address0(grp_dut_pad_fu_421_output_6_address0),
    .output_6_ce0(grp_dut_pad_fu_421_output_6_ce0),
    .output_6_we0(grp_dut_pad_fu_421_output_6_we0),
    .output_6_d0(grp_dut_pad_fu_421_output_6_d0),
    .output_7_address0(grp_dut_pad_fu_421_output_7_address0),
    .output_7_ce0(grp_dut_pad_fu_421_output_7_ce0),
    .output_7_we0(grp_dut_pad_fu_421_output_7_we0),
    .output_7_d0(grp_dut_pad_fu_421_output_7_d0),
    .M(grp_dut_pad_fu_421_M),
    .I(grp_dut_pad_fu_421_I)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_st1_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_conv_fu_335_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st5_fsm_4) | (1'b1 == ap_sig_cseq_ST_st11_fsm_10))) begin
            ap_reg_grp_dut_conv_fu_335_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_conv_fu_335_ap_ready)) begin
            ap_reg_grp_dut_conv_fu_335_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_1_fu_411_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st17_fsm_16)) begin
            ap_reg_grp_dut_dense_1_fu_411_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_1_fu_411_ap_ready)) begin
            ap_reg_grp_dut_dense_1_fu_411_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_dense_fu_401_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st19_fsm_18)) begin
            ap_reg_grp_dut_dense_fu_401_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_dense_fu_401_ap_ready)) begin
            ap_reg_grp_dut_dense_fu_401_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_max_pool_fu_309_ap_start <= 1'b0;
    end else begin
        if (((1'b1 == ap_sig_cseq_ST_st7_fsm_6) | (1'b1 == ap_sig_cseq_ST_st13_fsm_12))) begin
            ap_reg_grp_dut_max_pool_fu_309_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_max_pool_fu_309_ap_ready)) begin
            ap_reg_grp_dut_max_pool_fu_309_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_pad_fu_421_ap_start <= 1'b0;
    end else begin
        if ((((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_204 & ~(exitcond1_fu_447_p2 == 1'b0)) | (1'b1 == ap_sig_cseq_ST_st9_fsm_8))) begin
            ap_reg_grp_dut_pad_fu_421_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_pad_fu_421_ap_ready)) begin
            ap_reg_grp_dut_pad_fu_421_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_grp_dut_reshape_fu_395_ap_start <= 1'b0;
    end else begin
        if ((1'b1 == ap_sig_cseq_ST_st15_fsm_14)) begin
            ap_reg_grp_dut_reshape_fu_395_ap_start <= 1'b1;
        end else if ((1'b1 == grp_dut_reshape_fu_395_ap_ready)) begin
            ap_reg_grp_dut_reshape_fu_395_ap_start <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_479_p2))) begin
        Hi_assign_reg_274 <= j_fu_485_p2;
    end else if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_447_p2 == 1'b0) & ~ap_sig_204)) begin
        Hi_assign_reg_274 <= ap_const_lv6_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & ~(1'b0 == exitcond_fu_479_p2))) begin
        i_reg_263 <= i_2_reg_540;
    end else if (((1'b1 == ap_sig_cseq_ST_st1_fsm_0) & ~(ap_start == 1'b0))) begin
        i_reg_263 <= ap_const_lv4_0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        max_id_V_reg_298 <= i_3_reg_576;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(1'b0 == grp_dut_dense_fu_401_ap_done))) begin
        max_id_V_reg_298 <= ap_const_lv4_1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_sig_cseq_ST_st22_fsm_21)) begin
        output_V_reg_285 <= phitmp_i_fu_530_p3;
    end else if (((1'b1 == ap_sig_cseq_ST_st20_fsm_19) & ~(1'b0 == grp_dut_dense_fu_401_ap_done))) begin
        output_V_reg_285 <= ap_const_lv32_0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & ~ap_sig_204)) begin
        i_2_reg_540 <= i_2_fu_453_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & (1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
        i_3_reg_576 <= i_3_fu_524_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~ap_sig_225)) begin
        max_id_V_cast2_reg_563[3 : 0] <= max_id_V_cast2_fu_509_p1[3 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_447_p2 == 1'b0) & ~ap_sig_204)) begin
        tmp_V_1_reg_545 <= strm_in_V_V_dout;
        tmp_s_reg_550[7 : 5] <= tmp_s_fu_463_p3[7 : 5];
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_sig_cseq_ST_st1_fsm_0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1059) begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st10_fsm_9 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_925) begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st11_fsm_10 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_940) begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st12_fsm_11 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_890) begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st13_fsm_12 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_905) begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st14_fsm_13 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_969) begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st15_fsm_14 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_976) begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st16_fsm_15 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1010) begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st17_fsm_16 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1017) begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st18_fsm_17 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_985) begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st19_fsm_18 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_37) begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st1_fsm_0 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_868) begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st20_fsm_19 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_194) begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st21_fsm_20 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_240) begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st22_fsm_21 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_182) begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st2_fsm_1 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_219) begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st3_fsm_2 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1052) begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st4_fsm_3 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_918) begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st5_fsm_4 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_933) begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st6_fsm_5 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_883) begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st7_fsm_6 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_898) begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st8_fsm_7 = 1'b0;
    end
end

always @ (*) begin
    if (ap_sig_1044) begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b1;
    end else begin
        ap_sig_cseq_ST_st9_fsm_8 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_I = ap_const_lv6_A;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_I = ap_const_lv6_12;
    end else begin
        grp_dut_conv_fu_335_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_L = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_L = 1'b0;
    end else begin
        grp_dut_conv_fu_335_L = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_M = ap_const_lv7_1;
    end else begin
        grp_dut_conv_fu_335_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_N = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_N = ap_const_lv7_10;
    end else begin
        grp_dut_conv_fu_335_N = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_0_q0 = mem_conv2_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_0_q0 = mem_conv1_0_q0;
    end else begin
        grp_dut_conv_fu_335_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_1_q0 = mem_conv2_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_1_q0 = mem_conv1_1_q0;
    end else begin
        grp_dut_conv_fu_335_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_2_q0 = mem_conv2_2_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_2_q0 = mem_conv1_2_q0;
    end else begin
        grp_dut_conv_fu_335_input_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_3_q0 = mem_conv2_3_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_3_q0 = mem_conv1_3_q0;
    end else begin
        grp_dut_conv_fu_335_input_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_4_q0 = mem_conv2_4_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_4_q0 = mem_conv1_4_q0;
    end else begin
        grp_dut_conv_fu_335_input_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_5_q0 = mem_conv2_5_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_5_q0 = mem_conv1_5_q0;
    end else begin
        grp_dut_conv_fu_335_input_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_6_q0 = mem_conv2_6_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_6_q0 = mem_conv1_6_q0;
    end else begin
        grp_dut_conv_fu_335_input_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_input_7_q0 = mem_conv2_7_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_input_7_q0 = mem_conv1_7_q0;
    end else begin
        grp_dut_conv_fu_335_input_7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_0_V_q0 = threshold2_V_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_0_V_q0 = threshold1_V_0_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_0_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_1_V_q0 = threshold2_V_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_1_V_q0 = threshold1_V_1_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_1_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_2_V_q0 = threshold2_V_2_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_2_V_q0 = threshold1_V_2_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_2_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_3_V_q0 = threshold2_V_3_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_3_V_q0 = threshold1_V_3_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_3_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_4_V_q0 = threshold2_V_4_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_4_V_q0 = threshold1_V_4_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_4_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_5_V_q0 = threshold2_V_5_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_5_V_q0 = threshold1_V_5_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_5_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_6_V_q0 = threshold2_V_6_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_6_V_q0 = threshold1_V_6_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_6_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        grp_dut_conv_fu_335_threshold_7_V_q0 = threshold2_V_7_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        grp_dut_conv_fu_335_threshold_7_V_q0 = threshold1_V_7_q0;
    end else begin
        grp_dut_conv_fu_335_threshold_7_V_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_I = ap_const_lv6_10;
    end else begin
        grp_dut_max_pool_fu_309_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_M = ap_const_lv7_20;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_M = ap_const_lv7_10;
    end else begin
        grp_dut_max_pool_fu_309_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_0_q0 = mem_conv2_0_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_0_q1 = mem_conv1_0_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_0_q1 = mem_conv2_0_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_0_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_1_q0 = mem_conv2_1_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_1_q1 = mem_conv1_1_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_1_q1 = mem_conv2_1_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_1_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_2_q0 = mem_conv1_2_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_2_q0 = mem_conv2_2_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_2_q1 = mem_conv1_2_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_2_q1 = mem_conv2_2_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_2_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_3_q0 = mem_conv1_3_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_3_q0 = mem_conv2_3_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_3_q1 = mem_conv1_3_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_3_q1 = mem_conv2_3_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_3_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_4_q0 = mem_conv1_4_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_4_q0 = mem_conv2_4_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_4_q1 = mem_conv1_4_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_4_q1 = mem_conv2_4_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_4_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_5_q0 = mem_conv1_5_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_5_q0 = mem_conv2_5_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_5_q1 = mem_conv1_5_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_5_q1 = mem_conv2_5_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_5_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_6_q0 = mem_conv1_6_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_6_q0 = mem_conv2_6_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_6_q1 = mem_conv1_6_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_6_q1 = mem_conv2_6_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_6_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_7_q0 = mem_conv1_7_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_7_q0 = mem_conv2_7_q0;
    end else begin
        grp_dut_max_pool_fu_309_input_7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        grp_dut_max_pool_fu_309_input_7_q1 = mem_conv1_7_q1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        grp_dut_max_pool_fu_309_input_7_q1 = mem_conv2_7_q1;
    end else begin
        grp_dut_max_pool_fu_309_input_7_q1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_I = ap_const_lv6_8;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_I = ap_const_lv6_10;
    end else begin
        grp_dut_pad_fu_421_I = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_M = ap_const_lv7_10;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_M = ap_const_lv7_1;
    end else begin
        grp_dut_pad_fu_421_M = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_0_q0 = mem_conv1_0_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_0_q0 = input_0_q0;
    end else begin
        grp_dut_pad_fu_421_input_0_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_1_q0 = mem_conv1_1_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_1_q0 = input_1_q0;
    end else begin
        grp_dut_pad_fu_421_input_1_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_2_q0 = mem_conv1_2_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_2_q0 = input_2_q0;
    end else begin
        grp_dut_pad_fu_421_input_2_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_3_q0 = mem_conv1_3_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_3_q0 = input_3_q0;
    end else begin
        grp_dut_pad_fu_421_input_3_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_4_q0 = mem_conv1_4_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_4_q0 = input_4_q0;
    end else begin
        grp_dut_pad_fu_421_input_4_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_5_q0 = mem_conv1_5_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_5_q0 = input_5_q0;
    end else begin
        grp_dut_pad_fu_421_input_5_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_6_q0 = mem_conv1_6_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_6_q0 = input_6_q0;
    end else begin
        grp_dut_pad_fu_421_input_6_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        grp_dut_pad_fu_421_input_7_q0 = mem_conv1_7_q0;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        grp_dut_pad_fu_421_input_7_q0 = input_7_q0;
    end else begin
        grp_dut_pad_fu_421_input_7_q0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_address0 = newIndex1_fu_504_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_address0 = grp_dut_pad_fu_421_input_0_address0;
    end else begin
        input_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st3_fsm_2)) begin
        input_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        input_0_ce0 = grp_dut_pad_fu_421_input_0_ce0;
    end else begin
        input_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st3_fsm_2) & (1'b0 == exitcond_fu_479_p2))) begin
        input_0_we0 = 1'b1;
    end else begin
        input_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st21_fsm_20)) begin
        mem_conv1_0_address0 = newIndex32_i_fu_519_p1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_421_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_address0 = grp_dut_pad_fu_421_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv1_0_address0 = grp_dut_dense_1_fu_411_input_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv1_0_address0 = grp_dut_dense_fu_401_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address0 = grp_dut_reshape_fu_395_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_335_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_address0 = grp_dut_conv_fu_335_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_309_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address0 = grp_dut_max_pool_fu_309_input_0_address0;
    end else begin
        mem_conv1_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_address1 = grp_dut_reshape_fu_395_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_309_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_address1 = grp_dut_max_pool_fu_309_input_0_address1;
    end else begin
        mem_conv1_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~ap_sig_225)) begin
        mem_conv1_0_ce0 = 1'b1;
    end else if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_421_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_0_ce0 = grp_dut_pad_fu_421_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv1_0_ce0 = grp_dut_dense_1_fu_411_input_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv1_0_ce0 = grp_dut_dense_fu_401_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce0 = grp_dut_reshape_fu_395_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_335_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_0_ce0 = grp_dut_conv_fu_335_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_309_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce0 = grp_dut_max_pool_fu_309_input_0_ce0;
    end else begin
        mem_conv1_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_ce1 = grp_dut_reshape_fu_395_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_309_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_0_ce1 = grp_dut_max_pool_fu_309_input_0_ce1;
    end else begin
        mem_conv1_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_d0 = grp_dut_pad_fu_421_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv1_0_d0 = grp_dut_dense_fu_401_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d0 = grp_dut_reshape_fu_395_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_d0 = grp_dut_conv_fu_335_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d0 = grp_dut_max_pool_fu_309_output_0_d0;
    end else begin
        mem_conv1_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_d1 = grp_dut_reshape_fu_395_output_0_d1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_d1 = grp_dut_max_pool_fu_309_output_0_d1;
    end else begin
        mem_conv1_0_d1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_0_we0 = grp_dut_pad_fu_421_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv1_0_we0 = grp_dut_dense_fu_401_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we0 = grp_dut_reshape_fu_395_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_0_we0 = grp_dut_conv_fu_335_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we0 = grp_dut_max_pool_fu_309_output_0_we0;
    end else begin
        mem_conv1_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv1_0_we1 = grp_dut_reshape_fu_395_output_0_we1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_0_we1 = grp_dut_max_pool_fu_309_output_0_we1;
    end else begin
        mem_conv1_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_421_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_address0 = grp_dut_pad_fu_421_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_335_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_address0 = grp_dut_conv_fu_335_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_309_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address0 = grp_dut_max_pool_fu_309_input_1_address0;
    end else begin
        mem_conv1_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_309_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_address1 = grp_dut_max_pool_fu_309_input_1_address1;
    end else begin
        mem_conv1_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_421_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_1_ce0 = grp_dut_pad_fu_421_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_335_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_1_ce0 = grp_dut_conv_fu_335_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_309_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce0 = grp_dut_max_pool_fu_309_input_1_ce0;
    end else begin
        mem_conv1_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_309_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_1_ce1 = grp_dut_max_pool_fu_309_input_1_ce1;
    end else begin
        mem_conv1_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_d0 = grp_dut_pad_fu_421_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_d0 = grp_dut_conv_fu_335_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_d0 = grp_dut_max_pool_fu_309_output_1_d0;
    end else begin
        mem_conv1_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_1_we0 = grp_dut_pad_fu_421_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_1_we0 = grp_dut_conv_fu_335_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we0 = grp_dut_max_pool_fu_309_output_1_we0;
    end else begin
        mem_conv1_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_1_we1 = grp_dut_max_pool_fu_309_output_1_we1;
    end else begin
        mem_conv1_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_2_address0 = grp_dut_pad_fu_421_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_2_address0 = grp_dut_pad_fu_421_input_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_address0 = grp_dut_conv_fu_335_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_2_address0 = grp_dut_conv_fu_335_input_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_address0 = grp_dut_max_pool_fu_309_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_2_address0 = grp_dut_max_pool_fu_309_input_2_address0;
    end else begin
        mem_conv1_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_address1 = grp_dut_max_pool_fu_309_output_2_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_2_address1 = grp_dut_max_pool_fu_309_input_2_address1;
    end else begin
        mem_conv1_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_2_ce0 = grp_dut_pad_fu_421_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_2_ce0 = grp_dut_pad_fu_421_input_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_ce0 = grp_dut_conv_fu_335_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_2_ce0 = grp_dut_conv_fu_335_input_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_ce0 = grp_dut_max_pool_fu_309_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_2_ce0 = grp_dut_max_pool_fu_309_input_2_ce0;
    end else begin
        mem_conv1_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_ce1 = grp_dut_max_pool_fu_309_output_2_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_2_ce1 = grp_dut_max_pool_fu_309_input_2_ce1;
    end else begin
        mem_conv1_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_2_d0 = grp_dut_pad_fu_421_output_2_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_d0 = grp_dut_conv_fu_335_output_2_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_d0 = grp_dut_max_pool_fu_309_output_2_d0;
    end else begin
        mem_conv1_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_2_we0 = grp_dut_pad_fu_421_output_2_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_2_we0 = grp_dut_conv_fu_335_output_2_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_we0 = grp_dut_max_pool_fu_309_output_2_we0;
    end else begin
        mem_conv1_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_2_we1 = grp_dut_max_pool_fu_309_output_2_we1;
    end else begin
        mem_conv1_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_3_address0 = grp_dut_pad_fu_421_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_3_address0 = grp_dut_pad_fu_421_input_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_address0 = grp_dut_conv_fu_335_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_3_address0 = grp_dut_conv_fu_335_input_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_address0 = grp_dut_max_pool_fu_309_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_3_address0 = grp_dut_max_pool_fu_309_input_3_address0;
    end else begin
        mem_conv1_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_address1 = grp_dut_max_pool_fu_309_output_3_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_3_address1 = grp_dut_max_pool_fu_309_input_3_address1;
    end else begin
        mem_conv1_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_3_ce0 = grp_dut_pad_fu_421_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_3_ce0 = grp_dut_pad_fu_421_input_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_ce0 = grp_dut_conv_fu_335_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_3_ce0 = grp_dut_conv_fu_335_input_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_ce0 = grp_dut_max_pool_fu_309_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_3_ce0 = grp_dut_max_pool_fu_309_input_3_ce0;
    end else begin
        mem_conv1_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_ce1 = grp_dut_max_pool_fu_309_output_3_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_3_ce1 = grp_dut_max_pool_fu_309_input_3_ce1;
    end else begin
        mem_conv1_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_3_d0 = grp_dut_pad_fu_421_output_3_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_d0 = grp_dut_conv_fu_335_output_3_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_d0 = grp_dut_max_pool_fu_309_output_3_d0;
    end else begin
        mem_conv1_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_3_we0 = grp_dut_pad_fu_421_output_3_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_3_we0 = grp_dut_conv_fu_335_output_3_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_we0 = grp_dut_max_pool_fu_309_output_3_we0;
    end else begin
        mem_conv1_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_3_we1 = grp_dut_max_pool_fu_309_output_3_we1;
    end else begin
        mem_conv1_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_4_address0 = grp_dut_pad_fu_421_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_4_address0 = grp_dut_pad_fu_421_input_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_address0 = grp_dut_conv_fu_335_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_4_address0 = grp_dut_conv_fu_335_input_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_address0 = grp_dut_max_pool_fu_309_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_4_address0 = grp_dut_max_pool_fu_309_input_4_address0;
    end else begin
        mem_conv1_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_address1 = grp_dut_max_pool_fu_309_output_4_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_4_address1 = grp_dut_max_pool_fu_309_input_4_address1;
    end else begin
        mem_conv1_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_4_ce0 = grp_dut_pad_fu_421_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_4_ce0 = grp_dut_pad_fu_421_input_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_ce0 = grp_dut_conv_fu_335_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_4_ce0 = grp_dut_conv_fu_335_input_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_ce0 = grp_dut_max_pool_fu_309_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_4_ce0 = grp_dut_max_pool_fu_309_input_4_ce0;
    end else begin
        mem_conv1_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_ce1 = grp_dut_max_pool_fu_309_output_4_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_4_ce1 = grp_dut_max_pool_fu_309_input_4_ce1;
    end else begin
        mem_conv1_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_4_d0 = grp_dut_pad_fu_421_output_4_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_d0 = grp_dut_conv_fu_335_output_4_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_d0 = grp_dut_max_pool_fu_309_output_4_d0;
    end else begin
        mem_conv1_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_4_we0 = grp_dut_pad_fu_421_output_4_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_4_we0 = grp_dut_conv_fu_335_output_4_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_we0 = grp_dut_max_pool_fu_309_output_4_we0;
    end else begin
        mem_conv1_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_4_we1 = grp_dut_max_pool_fu_309_output_4_we1;
    end else begin
        mem_conv1_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_5_address0 = grp_dut_pad_fu_421_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_5_address0 = grp_dut_pad_fu_421_input_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_address0 = grp_dut_conv_fu_335_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_5_address0 = grp_dut_conv_fu_335_input_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_address0 = grp_dut_max_pool_fu_309_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_5_address0 = grp_dut_max_pool_fu_309_input_5_address0;
    end else begin
        mem_conv1_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_address1 = grp_dut_max_pool_fu_309_output_5_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_5_address1 = grp_dut_max_pool_fu_309_input_5_address1;
    end else begin
        mem_conv1_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_5_ce0 = grp_dut_pad_fu_421_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_5_ce0 = grp_dut_pad_fu_421_input_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_ce0 = grp_dut_conv_fu_335_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_5_ce0 = grp_dut_conv_fu_335_input_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_ce0 = grp_dut_max_pool_fu_309_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_5_ce0 = grp_dut_max_pool_fu_309_input_5_ce0;
    end else begin
        mem_conv1_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_ce1 = grp_dut_max_pool_fu_309_output_5_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_5_ce1 = grp_dut_max_pool_fu_309_input_5_ce1;
    end else begin
        mem_conv1_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_5_d0 = grp_dut_pad_fu_421_output_5_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_d0 = grp_dut_conv_fu_335_output_5_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_d0 = grp_dut_max_pool_fu_309_output_5_d0;
    end else begin
        mem_conv1_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_5_we0 = grp_dut_pad_fu_421_output_5_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_5_we0 = grp_dut_conv_fu_335_output_5_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_we0 = grp_dut_max_pool_fu_309_output_5_we0;
    end else begin
        mem_conv1_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_5_we1 = grp_dut_max_pool_fu_309_output_5_we1;
    end else begin
        mem_conv1_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_6_address0 = grp_dut_pad_fu_421_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_6_address0 = grp_dut_pad_fu_421_input_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_address0 = grp_dut_conv_fu_335_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_6_address0 = grp_dut_conv_fu_335_input_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_address0 = grp_dut_max_pool_fu_309_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_6_address0 = grp_dut_max_pool_fu_309_input_6_address0;
    end else begin
        mem_conv1_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_address1 = grp_dut_max_pool_fu_309_output_6_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_6_address1 = grp_dut_max_pool_fu_309_input_6_address1;
    end else begin
        mem_conv1_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_6_ce0 = grp_dut_pad_fu_421_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_6_ce0 = grp_dut_pad_fu_421_input_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_ce0 = grp_dut_conv_fu_335_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_6_ce0 = grp_dut_conv_fu_335_input_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_ce0 = grp_dut_max_pool_fu_309_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_6_ce0 = grp_dut_max_pool_fu_309_input_6_ce0;
    end else begin
        mem_conv1_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_ce1 = grp_dut_max_pool_fu_309_output_6_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_6_ce1 = grp_dut_max_pool_fu_309_input_6_ce1;
    end else begin
        mem_conv1_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_6_d0 = grp_dut_pad_fu_421_output_6_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_d0 = grp_dut_conv_fu_335_output_6_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_d0 = grp_dut_max_pool_fu_309_output_6_d0;
    end else begin
        mem_conv1_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_6_we0 = grp_dut_pad_fu_421_output_6_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_6_we0 = grp_dut_conv_fu_335_output_6_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_we0 = grp_dut_max_pool_fu_309_output_6_we0;
    end else begin
        mem_conv1_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_6_we1 = grp_dut_max_pool_fu_309_output_6_we1;
    end else begin
        mem_conv1_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_7_address0 = grp_dut_pad_fu_421_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_7_address0 = grp_dut_pad_fu_421_input_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_address0 = grp_dut_conv_fu_335_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_7_address0 = grp_dut_conv_fu_335_input_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_address0 = grp_dut_max_pool_fu_309_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_7_address0 = grp_dut_max_pool_fu_309_input_7_address0;
    end else begin
        mem_conv1_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_address1 = grp_dut_max_pool_fu_309_output_7_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_7_address1 = grp_dut_max_pool_fu_309_input_7_address1;
    end else begin
        mem_conv1_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_7_ce0 = grp_dut_pad_fu_421_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv1_7_ce0 = grp_dut_pad_fu_421_input_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_ce0 = grp_dut_conv_fu_335_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv1_7_ce0 = grp_dut_conv_fu_335_input_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_ce0 = grp_dut_max_pool_fu_309_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_7_ce0 = grp_dut_max_pool_fu_309_input_7_ce0;
    end else begin
        mem_conv1_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_ce1 = grp_dut_max_pool_fu_309_output_7_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv1_7_ce1 = grp_dut_max_pool_fu_309_input_7_ce1;
    end else begin
        mem_conv1_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_7_d0 = grp_dut_pad_fu_421_output_7_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_d0 = grp_dut_conv_fu_335_output_7_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_d0 = grp_dut_max_pool_fu_309_output_7_d0;
    end else begin
        mem_conv1_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st4_fsm_3)) begin
        mem_conv1_7_we0 = grp_dut_pad_fu_421_output_7_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv1_7_we0 = grp_dut_conv_fu_335_output_7_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_we0 = grp_dut_max_pool_fu_309_output_7_we0;
    end else begin
        mem_conv1_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv1_7_we1 = grp_dut_max_pool_fu_309_output_7_we1;
    end else begin
        mem_conv1_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_address0 = grp_dut_pad_fu_421_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv2_0_address0 = grp_dut_dense_1_fu_411_output_r_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv2_0_address0 = grp_dut_dense_fu_401_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address0 = grp_dut_reshape_fu_395_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_335_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_address0 = grp_dut_conv_fu_335_input_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_309_output_0_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address0 = grp_dut_max_pool_fu_309_input_0_address0;
    end else begin
        mem_conv2_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_address1 = grp_dut_reshape_fu_395_input_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_309_output_0_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_address1 = grp_dut_max_pool_fu_309_input_0_address1;
    end else begin
        mem_conv2_0_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_ce0 = grp_dut_pad_fu_421_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv2_0_ce0 = grp_dut_dense_1_fu_411_output_r_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st20_fsm_19)) begin
        mem_conv2_0_ce0 = grp_dut_dense_fu_401_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce0 = grp_dut_reshape_fu_395_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_335_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_0_ce0 = grp_dut_conv_fu_335_input_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_309_output_0_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce0 = grp_dut_max_pool_fu_309_input_0_ce0;
    end else begin
        mem_conv2_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st16_fsm_15)) begin
        mem_conv2_0_ce1 = grp_dut_reshape_fu_395_input_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_309_output_0_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_0_ce1 = grp_dut_max_pool_fu_309_input_0_ce1;
    end else begin
        mem_conv2_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_d0 = grp_dut_pad_fu_421_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv2_0_d0 = grp_dut_dense_1_fu_411_output_r_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_d0 = grp_dut_conv_fu_335_output_0_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_d0 = grp_dut_max_pool_fu_309_output_0_d0;
    end else begin
        mem_conv2_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_0_we0 = grp_dut_pad_fu_421_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st18_fsm_17)) begin
        mem_conv2_0_we0 = grp_dut_dense_1_fu_411_output_r_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_0_we0 = grp_dut_conv_fu_335_output_0_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we0 = grp_dut_max_pool_fu_309_output_0_we0;
    end else begin
        mem_conv2_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_0_we1 = grp_dut_max_pool_fu_309_output_0_we1;
    end else begin
        mem_conv2_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_address0 = grp_dut_pad_fu_421_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_335_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_address0 = grp_dut_conv_fu_335_input_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_309_output_1_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address0 = grp_dut_max_pool_fu_309_input_1_address0;
    end else begin
        mem_conv2_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_309_output_1_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_address1 = grp_dut_max_pool_fu_309_input_1_address1;
    end else begin
        mem_conv2_1_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_ce0 = grp_dut_pad_fu_421_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_335_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_1_ce0 = grp_dut_conv_fu_335_input_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_309_output_1_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce0 = grp_dut_max_pool_fu_309_input_1_ce0;
    end else begin
        mem_conv2_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_309_output_1_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_1_ce1 = grp_dut_max_pool_fu_309_input_1_ce1;
    end else begin
        mem_conv2_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_d0 = grp_dut_pad_fu_421_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_d0 = grp_dut_conv_fu_335_output_1_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_d0 = grp_dut_max_pool_fu_309_output_1_d0;
    end else begin
        mem_conv2_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_1_we0 = grp_dut_pad_fu_421_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_1_we0 = grp_dut_conv_fu_335_output_1_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we0 = grp_dut_max_pool_fu_309_output_1_we0;
    end else begin
        mem_conv2_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_1_we1 = grp_dut_max_pool_fu_309_output_1_we1;
    end else begin
        mem_conv2_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_2_address0 = grp_dut_pad_fu_421_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_2_address0 = grp_dut_conv_fu_335_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_2_address0 = grp_dut_conv_fu_335_input_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_address0 = grp_dut_max_pool_fu_309_output_2_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_address0 = grp_dut_max_pool_fu_309_input_2_address0;
    end else begin
        mem_conv2_2_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_address1 = grp_dut_max_pool_fu_309_output_2_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_address1 = grp_dut_max_pool_fu_309_input_2_address1;
    end else begin
        mem_conv2_2_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_2_ce0 = grp_dut_pad_fu_421_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_2_ce0 = grp_dut_conv_fu_335_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_2_ce0 = grp_dut_conv_fu_335_input_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_ce0 = grp_dut_max_pool_fu_309_output_2_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_ce0 = grp_dut_max_pool_fu_309_input_2_ce0;
    end else begin
        mem_conv2_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_ce1 = grp_dut_max_pool_fu_309_output_2_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_2_ce1 = grp_dut_max_pool_fu_309_input_2_ce1;
    end else begin
        mem_conv2_2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_2_d0 = grp_dut_pad_fu_421_output_2_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_2_d0 = grp_dut_conv_fu_335_output_2_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_d0 = grp_dut_max_pool_fu_309_output_2_d0;
    end else begin
        mem_conv2_2_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_2_we0 = grp_dut_pad_fu_421_output_2_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_2_we0 = grp_dut_conv_fu_335_output_2_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_we0 = grp_dut_max_pool_fu_309_output_2_we0;
    end else begin
        mem_conv2_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_2_we1 = grp_dut_max_pool_fu_309_output_2_we1;
    end else begin
        mem_conv2_2_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_3_address0 = grp_dut_pad_fu_421_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_3_address0 = grp_dut_conv_fu_335_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_3_address0 = grp_dut_conv_fu_335_input_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_address0 = grp_dut_max_pool_fu_309_output_3_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_address0 = grp_dut_max_pool_fu_309_input_3_address0;
    end else begin
        mem_conv2_3_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_address1 = grp_dut_max_pool_fu_309_output_3_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_address1 = grp_dut_max_pool_fu_309_input_3_address1;
    end else begin
        mem_conv2_3_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_3_ce0 = grp_dut_pad_fu_421_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_3_ce0 = grp_dut_conv_fu_335_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_3_ce0 = grp_dut_conv_fu_335_input_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_ce0 = grp_dut_max_pool_fu_309_output_3_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_ce0 = grp_dut_max_pool_fu_309_input_3_ce0;
    end else begin
        mem_conv2_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_ce1 = grp_dut_max_pool_fu_309_output_3_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_3_ce1 = grp_dut_max_pool_fu_309_input_3_ce1;
    end else begin
        mem_conv2_3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_3_d0 = grp_dut_pad_fu_421_output_3_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_3_d0 = grp_dut_conv_fu_335_output_3_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_d0 = grp_dut_max_pool_fu_309_output_3_d0;
    end else begin
        mem_conv2_3_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_3_we0 = grp_dut_pad_fu_421_output_3_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_3_we0 = grp_dut_conv_fu_335_output_3_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_we0 = grp_dut_max_pool_fu_309_output_3_we0;
    end else begin
        mem_conv2_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_3_we1 = grp_dut_max_pool_fu_309_output_3_we1;
    end else begin
        mem_conv2_3_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_4_address0 = grp_dut_pad_fu_421_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_4_address0 = grp_dut_conv_fu_335_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_4_address0 = grp_dut_conv_fu_335_input_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_address0 = grp_dut_max_pool_fu_309_output_4_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_address0 = grp_dut_max_pool_fu_309_input_4_address0;
    end else begin
        mem_conv2_4_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_address1 = grp_dut_max_pool_fu_309_output_4_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_address1 = grp_dut_max_pool_fu_309_input_4_address1;
    end else begin
        mem_conv2_4_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_4_ce0 = grp_dut_pad_fu_421_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_4_ce0 = grp_dut_conv_fu_335_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_4_ce0 = grp_dut_conv_fu_335_input_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_ce0 = grp_dut_max_pool_fu_309_output_4_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_ce0 = grp_dut_max_pool_fu_309_input_4_ce0;
    end else begin
        mem_conv2_4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_ce1 = grp_dut_max_pool_fu_309_output_4_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_4_ce1 = grp_dut_max_pool_fu_309_input_4_ce1;
    end else begin
        mem_conv2_4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_4_d0 = grp_dut_pad_fu_421_output_4_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_4_d0 = grp_dut_conv_fu_335_output_4_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_d0 = grp_dut_max_pool_fu_309_output_4_d0;
    end else begin
        mem_conv2_4_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_4_we0 = grp_dut_pad_fu_421_output_4_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_4_we0 = grp_dut_conv_fu_335_output_4_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_we0 = grp_dut_max_pool_fu_309_output_4_we0;
    end else begin
        mem_conv2_4_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_4_we1 = grp_dut_max_pool_fu_309_output_4_we1;
    end else begin
        mem_conv2_4_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_5_address0 = grp_dut_pad_fu_421_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_5_address0 = grp_dut_conv_fu_335_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_5_address0 = grp_dut_conv_fu_335_input_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_address0 = grp_dut_max_pool_fu_309_output_5_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_address0 = grp_dut_max_pool_fu_309_input_5_address0;
    end else begin
        mem_conv2_5_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_address1 = grp_dut_max_pool_fu_309_output_5_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_address1 = grp_dut_max_pool_fu_309_input_5_address1;
    end else begin
        mem_conv2_5_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_5_ce0 = grp_dut_pad_fu_421_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_5_ce0 = grp_dut_conv_fu_335_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_5_ce0 = grp_dut_conv_fu_335_input_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_ce0 = grp_dut_max_pool_fu_309_output_5_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_ce0 = grp_dut_max_pool_fu_309_input_5_ce0;
    end else begin
        mem_conv2_5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_ce1 = grp_dut_max_pool_fu_309_output_5_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_5_ce1 = grp_dut_max_pool_fu_309_input_5_ce1;
    end else begin
        mem_conv2_5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_5_d0 = grp_dut_pad_fu_421_output_5_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_5_d0 = grp_dut_conv_fu_335_output_5_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_d0 = grp_dut_max_pool_fu_309_output_5_d0;
    end else begin
        mem_conv2_5_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_5_we0 = grp_dut_pad_fu_421_output_5_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_5_we0 = grp_dut_conv_fu_335_output_5_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_we0 = grp_dut_max_pool_fu_309_output_5_we0;
    end else begin
        mem_conv2_5_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_5_we1 = grp_dut_max_pool_fu_309_output_5_we1;
    end else begin
        mem_conv2_5_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_6_address0 = grp_dut_pad_fu_421_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_6_address0 = grp_dut_conv_fu_335_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_6_address0 = grp_dut_conv_fu_335_input_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_address0 = grp_dut_max_pool_fu_309_output_6_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_address0 = grp_dut_max_pool_fu_309_input_6_address0;
    end else begin
        mem_conv2_6_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_address1 = grp_dut_max_pool_fu_309_output_6_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_address1 = grp_dut_max_pool_fu_309_input_6_address1;
    end else begin
        mem_conv2_6_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_6_ce0 = grp_dut_pad_fu_421_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_6_ce0 = grp_dut_conv_fu_335_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_6_ce0 = grp_dut_conv_fu_335_input_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_ce0 = grp_dut_max_pool_fu_309_output_6_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_ce0 = grp_dut_max_pool_fu_309_input_6_ce0;
    end else begin
        mem_conv2_6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_ce1 = grp_dut_max_pool_fu_309_output_6_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_6_ce1 = grp_dut_max_pool_fu_309_input_6_ce1;
    end else begin
        mem_conv2_6_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_6_d0 = grp_dut_pad_fu_421_output_6_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_6_d0 = grp_dut_conv_fu_335_output_6_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_d0 = grp_dut_max_pool_fu_309_output_6_d0;
    end else begin
        mem_conv2_6_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_6_we0 = grp_dut_pad_fu_421_output_6_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_6_we0 = grp_dut_conv_fu_335_output_6_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_we0 = grp_dut_max_pool_fu_309_output_6_we0;
    end else begin
        mem_conv2_6_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_6_we1 = grp_dut_max_pool_fu_309_output_6_we1;
    end else begin
        mem_conv2_6_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_7_address0 = grp_dut_pad_fu_421_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_7_address0 = grp_dut_conv_fu_335_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_7_address0 = grp_dut_conv_fu_335_input_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_address0 = grp_dut_max_pool_fu_309_output_7_address0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_address0 = grp_dut_max_pool_fu_309_input_7_address0;
    end else begin
        mem_conv2_7_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_address1 = grp_dut_max_pool_fu_309_output_7_address1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_address1 = grp_dut_max_pool_fu_309_input_7_address1;
    end else begin
        mem_conv2_7_address1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_7_ce0 = grp_dut_pad_fu_421_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_7_ce0 = grp_dut_conv_fu_335_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st12_fsm_11)) begin
        mem_conv2_7_ce0 = grp_dut_conv_fu_335_input_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_ce0 = grp_dut_max_pool_fu_309_output_7_ce0;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_ce0 = grp_dut_max_pool_fu_309_input_7_ce0;
    end else begin
        mem_conv2_7_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_ce1 = grp_dut_max_pool_fu_309_output_7_ce1;
    end else if ((1'b1 == ap_sig_cseq_ST_st8_fsm_7)) begin
        mem_conv2_7_ce1 = grp_dut_max_pool_fu_309_input_7_ce1;
    end else begin
        mem_conv2_7_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_7_d0 = grp_dut_pad_fu_421_output_7_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_7_d0 = grp_dut_conv_fu_335_output_7_d0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_d0 = grp_dut_max_pool_fu_309_output_7_d0;
    end else begin
        mem_conv2_7_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st10_fsm_9)) begin
        mem_conv2_7_we0 = grp_dut_pad_fu_421_output_7_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st6_fsm_5)) begin
        mem_conv2_7_we0 = grp_dut_conv_fu_335_output_7_we0;
    end else if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_we0 = grp_dut_max_pool_fu_309_output_7_we0;
    end else begin
        mem_conv2_7_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_sig_cseq_ST_st14_fsm_13)) begin
        mem_conv2_7_we1 = grp_dut_max_pool_fu_309_output_7_we1;
    end else begin
        mem_conv2_7_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_447_p2 == 1'b0))) begin
        strm_in_V_V_blk_n = strm_in_V_V_empty_n;
    end else begin
        strm_in_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st2_fsm_1) & (exitcond1_fu_447_p2 == 1'b0) & ~ap_sig_204)) begin
        strm_in_V_V_read = 1'b1;
    end else begin
        strm_in_V_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == exitcond_i_fu_513_p2))) begin
        strm_out_V_V_blk_n = strm_out_V_V_full_n;
    end else begin
        strm_out_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_sig_cseq_ST_st21_fsm_20) & ~(1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
        strm_out_V_V_write = 1'b1;
    end else begin
        strm_out_V_V_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_st1_fsm_0 : begin
            if (~(ap_start == 1'b0)) begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end
        end
        ap_ST_st2_fsm_1 : begin
            if (((exitcond1_fu_447_p2 == 1'b0) & ~ap_sig_204)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else if ((~ap_sig_204 & ~(exitcond1_fu_447_p2 == 1'b0))) begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st3_fsm_2 : begin
            if ((1'b0 == exitcond_fu_479_p2)) begin
                ap_NS_fsm = ap_ST_st3_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_st2_fsm_1;
            end
        end
        ap_ST_st4_fsm_3 : begin
            if (~(1'b0 == grp_dut_pad_fu_421_ap_done)) begin
                ap_NS_fsm = ap_ST_st5_fsm_4;
            end else begin
                ap_NS_fsm = ap_ST_st4_fsm_3;
            end
        end
        ap_ST_st5_fsm_4 : begin
            ap_NS_fsm = ap_ST_st6_fsm_5;
        end
        ap_ST_st6_fsm_5 : begin
            if (~(1'b0 == grp_dut_conv_fu_335_ap_done)) begin
                ap_NS_fsm = ap_ST_st7_fsm_6;
            end else begin
                ap_NS_fsm = ap_ST_st6_fsm_5;
            end
        end
        ap_ST_st7_fsm_6 : begin
            ap_NS_fsm = ap_ST_st8_fsm_7;
        end
        ap_ST_st8_fsm_7 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_309_ap_done)) begin
                ap_NS_fsm = ap_ST_st9_fsm_8;
            end else begin
                ap_NS_fsm = ap_ST_st8_fsm_7;
            end
        end
        ap_ST_st9_fsm_8 : begin
            ap_NS_fsm = ap_ST_st10_fsm_9;
        end
        ap_ST_st10_fsm_9 : begin
            if (~(1'b0 == grp_dut_pad_fu_421_ap_done)) begin
                ap_NS_fsm = ap_ST_st11_fsm_10;
            end else begin
                ap_NS_fsm = ap_ST_st10_fsm_9;
            end
        end
        ap_ST_st11_fsm_10 : begin
            ap_NS_fsm = ap_ST_st12_fsm_11;
        end
        ap_ST_st12_fsm_11 : begin
            if (~(1'b0 == grp_dut_conv_fu_335_ap_done)) begin
                ap_NS_fsm = ap_ST_st13_fsm_12;
            end else begin
                ap_NS_fsm = ap_ST_st12_fsm_11;
            end
        end
        ap_ST_st13_fsm_12 : begin
            ap_NS_fsm = ap_ST_st14_fsm_13;
        end
        ap_ST_st14_fsm_13 : begin
            if (~(1'b0 == grp_dut_max_pool_fu_309_ap_done)) begin
                ap_NS_fsm = ap_ST_st15_fsm_14;
            end else begin
                ap_NS_fsm = ap_ST_st14_fsm_13;
            end
        end
        ap_ST_st15_fsm_14 : begin
            ap_NS_fsm = ap_ST_st16_fsm_15;
        end
        ap_ST_st16_fsm_15 : begin
            if (~(1'b0 == grp_dut_reshape_fu_395_ap_done)) begin
                ap_NS_fsm = ap_ST_st17_fsm_16;
            end else begin
                ap_NS_fsm = ap_ST_st16_fsm_15;
            end
        end
        ap_ST_st17_fsm_16 : begin
            ap_NS_fsm = ap_ST_st18_fsm_17;
        end
        ap_ST_st18_fsm_17 : begin
            if (~(1'b0 == grp_dut_dense_1_fu_411_ap_done)) begin
                ap_NS_fsm = ap_ST_st19_fsm_18;
            end else begin
                ap_NS_fsm = ap_ST_st18_fsm_17;
            end
        end
        ap_ST_st19_fsm_18 : begin
            ap_NS_fsm = ap_ST_st20_fsm_19;
        end
        ap_ST_st20_fsm_19 : begin
            if (~(1'b0 == grp_dut_dense_fu_401_ap_done)) begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end else begin
                ap_NS_fsm = ap_ST_st20_fsm_19;
            end
        end
        ap_ST_st21_fsm_20 : begin
            if ((~(1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
                ap_NS_fsm = ap_ST_st1_fsm_0;
            end else if (((1'b0 == exitcond_i_fu_513_p2) & ~ap_sig_225)) begin
                ap_NS_fsm = ap_ST_st22_fsm_21;
            end else begin
                ap_NS_fsm = ap_ST_st21_fsm_20;
            end
        end
        ap_ST_st22_fsm_21 : begin
            ap_NS_fsm = ap_ST_st21_fsm_20;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_assign_cast3_fu_475_p1 = Hi_assign_reg_274;

assign Hi_assign_cast4_fu_471_p1 = Hi_assign_reg_274;

always @ (*) begin
    ap_sig_1010 = (1'b1 == ap_CS_fsm[ap_const_lv32_10]);
end

always @ (*) begin
    ap_sig_1017 = (1'b1 == ap_CS_fsm[ap_const_lv32_11]);
end

always @ (*) begin
    ap_sig_1044 = (1'b1 == ap_CS_fsm[ap_const_lv32_8]);
end

always @ (*) begin
    ap_sig_1052 = (1'b1 == ap_CS_fsm[ap_const_lv32_3]);
end

always @ (*) begin
    ap_sig_1059 = (1'b1 == ap_CS_fsm[ap_const_lv32_9]);
end

always @ (*) begin
    ap_sig_182 = (1'b1 == ap_CS_fsm[ap_const_lv32_1]);
end

always @ (*) begin
    ap_sig_194 = (1'b1 == ap_CS_fsm[ap_const_lv32_14]);
end

always @ (*) begin
    ap_sig_204 = ((exitcond1_fu_447_p2 == 1'b0) & (strm_in_V_V_empty_n == 1'b0));
end

always @ (*) begin
    ap_sig_219 = (1'b1 == ap_CS_fsm[ap_const_lv32_2]);
end

always @ (*) begin
    ap_sig_225 = (~(1'b0 == exitcond_i_fu_513_p2) & (strm_out_V_V_full_n == 1'b0));
end

always @ (*) begin
    ap_sig_240 = (1'b1 == ap_CS_fsm[ap_const_lv32_15]);
end

always @ (*) begin
    ap_sig_37 = (ap_CS_fsm[ap_const_lv32_0] == 1'b1);
end

always @ (*) begin
    ap_sig_868 = (1'b1 == ap_CS_fsm[ap_const_lv32_13]);
end

always @ (*) begin
    ap_sig_883 = (1'b1 == ap_CS_fsm[ap_const_lv32_6]);
end

always @ (*) begin
    ap_sig_890 = (1'b1 == ap_CS_fsm[ap_const_lv32_C]);
end

always @ (*) begin
    ap_sig_898 = (1'b1 == ap_CS_fsm[ap_const_lv32_7]);
end

always @ (*) begin
    ap_sig_905 = (1'b1 == ap_CS_fsm[ap_const_lv32_D]);
end

always @ (*) begin
    ap_sig_918 = (1'b1 == ap_CS_fsm[ap_const_lv32_4]);
end

always @ (*) begin
    ap_sig_925 = (1'b1 == ap_CS_fsm[ap_const_lv32_A]);
end

always @ (*) begin
    ap_sig_933 = (1'b1 == ap_CS_fsm[ap_const_lv32_5]);
end

always @ (*) begin
    ap_sig_940 = (1'b1 == ap_CS_fsm[ap_const_lv32_B]);
end

always @ (*) begin
    ap_sig_969 = (1'b1 == ap_CS_fsm[ap_const_lv32_E]);
end

always @ (*) begin
    ap_sig_976 = (1'b1 == ap_CS_fsm[ap_const_lv32_F]);
end

always @ (*) begin
    ap_sig_985 = (1'b1 == ap_CS_fsm[ap_const_lv32_12]);
end

assign exitcond1_fu_447_p2 = ((i_reg_263 == ap_const_lv4_8) ? 1'b1 : 1'b0);

assign exitcond_fu_479_p2 = ((Hi_assign_reg_274 == ap_const_lv6_20) ? 1'b1 : 1'b0);

assign exitcond_i_fu_513_p2 = ((max_id_V_reg_298 == ap_const_lv4_A) ? 1'b1 : 1'b0);

assign grp_dut_conv_fu_335_ap_start = ap_reg_grp_dut_conv_fu_335_ap_start;

assign grp_dut_dense_1_fu_411_ap_start = ap_reg_grp_dut_dense_1_fu_411_ap_start;

assign grp_dut_dense_fu_401_ap_start = ap_reg_grp_dut_dense_fu_401_ap_start;

assign grp_dut_max_pool_fu_309_ap_start = ap_reg_grp_dut_max_pool_fu_309_ap_start;

assign grp_dut_pad_fu_421_ap_start = ap_reg_grp_dut_pad_fu_421_ap_start;

assign grp_dut_reshape_fu_395_ap_start = ap_reg_grp_dut_reshape_fu_395_ap_start;

assign i_2_fu_453_p2 = (i_reg_263 + ap_const_lv4_1);

assign i_3_fu_524_p2 = (max_id_V_reg_298 + ap_const_lv4_1);

assign input_0_d0 = tmp_V_1_reg_545[Hi_assign_cast3_fu_475_p1];

assign j_fu_485_p2 = (Hi_assign_reg_274 + ap_const_lv6_1);

assign max_id_V_cast2_fu_509_p1 = max_id_V_reg_298;

assign newIndex1_fu_504_p1 = tmp_7_fu_499_p2;

assign newIndex32_i_fu_519_p1 = max_id_V_reg_298;

assign phitmp_i_fu_530_p3 = ((mem_conv1_0_q0[0:0] === 1'b1) ? max_id_V_cast2_reg_563 : output_V_reg_285);

assign strm_out_V_V_din = output_V_reg_285;

assign tmp_7_fu_499_p2 = (tmp_s_reg_550 + Hi_assign_cast4_fu_471_p1);

assign tmp_fu_459_p1 = i_reg_263[2:0];

assign tmp_s_fu_463_p3 = {{tmp_fu_459_p1}, {ap_const_lv5_0}};

always @ (posedge ap_clk) begin
    tmp_s_reg_550[4:0] <= 5'b00000;
    max_id_V_cast2_reg_563[31:4] <= 28'b0000000000000000000000000000;
end

endmodule //dut
