[2025-09-17 12:12:22] START suite=qualcomm_srv trace=srv135_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv135_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2797042 heartbeat IPC: 3.575 cumulative IPC: 3.575 (Simulation time: 00 hr 00 min 41 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5380846 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 21 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5380846 cumulative IPC: 3.717 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 20000007 cycles: 5380847 heartbeat IPC: 3.87 cumulative IPC: 5 (Simulation time: 00 hr 01 min 21 sec)
Heartbeat CPU 0 instructions: 30000010 cycles: 14599032 heartbeat IPC: 1.085 cumulative IPC: 1.085 (Simulation time: 00 hr 02 min 34 sec)
Heartbeat CPU 0 instructions: 40000013 cycles: 23896709 heartbeat IPC: 1.076 cumulative IPC: 1.08 (Simulation time: 00 hr 03 min 41 sec)
Heartbeat CPU 0 instructions: 50000013 cycles: 33064957 heartbeat IPC: 1.091 cumulative IPC: 1.084 (Simulation time: 00 hr 04 min 53 sec)
Heartbeat CPU 0 instructions: 60000017 cycles: 42200770 heartbeat IPC: 1.095 cumulative IPC: 1.086 (Simulation time: 00 hr 06 min 07 sec)
Heartbeat CPU 0 instructions: 70000020 cycles: 51327685 heartbeat IPC: 1.096 cumulative IPC: 1.088 (Simulation time: 00 hr 07 min 21 sec)
Heartbeat CPU 0 instructions: 80000020 cycles: 60511413 heartbeat IPC: 1.089 cumulative IPC: 1.088 (Simulation time: 00 hr 08 min 33 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv135_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000022 cycles: 69541404 heartbeat IPC: 1.107 cumulative IPC: 1.091 (Simulation time: 00 hr 09 min 44 sec)
Heartbeat CPU 0 instructions: 100000025 cycles: 78546676 heartbeat IPC: 1.11 cumulative IPC: 1.093 (Simulation time: 00 hr 10 min 56 sec)
Heartbeat CPU 0 instructions: 110000028 cycles: 87591485 heartbeat IPC: 1.106 cumulative IPC: 1.095 (Simulation time: 00 hr 12 min 10 sec)
Simulation finished CPU 0 instructions: 100000004 cycles: 91346835 cumulative IPC: 1.095 (Simulation time: 00 hr 13 min 21 sec)
Simulation complete CPU 0 instructions: 100000004 cycles: 91346835 cumulative IPC: 1.095 (Simulation time: 00 hr 13 min 21 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv135_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.095 instructions: 100000004 cycles: 91346835
CPU 0 Branch Prediction Accuracy: 92.12% MPKI: 14.08 Average ROB Occupancy at Mispredict: 29.27
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06978
BRANCH_INDIRECT: 0.3437
BRANCH_CONDITIONAL: 12.37
BRANCH_DIRECT_CALL: 0.4131
BRANCH_INDIRECT_CALL: 0.4926
BRANCH_RETURN: 0.3874


====Backend Stall Breakdown====
ROB_STALL: 243081
LQ_STALL: 0
SQ_STALL: 886171


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 141.40753
REPLAY_LOAD: 73.45071
NON_REPLAY_LOAD: 23.193638

== Total ==
ADDR_TRANS: 41291
REPLAY_LOAD: 26075
NON_REPLAY_LOAD: 175715

== Counts ==
ADDR_TRANS: 292
REPLAY_LOAD: 355
NON_REPLAY_LOAD: 7576

cpu0->cpu0_STLB TOTAL        ACCESS:    2161162 HIT:    2127295 MISS:      33867 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2161162 HIT:    2127295 MISS:      33867 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 138.1 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9322392 HIT:    8531400 MISS:     790992 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7535408 HIT:    6885526 MISS:     649882 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     591825 HIT:     509037 MISS:      82788 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1119643 HIT:    1111321 MISS:       8322 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      75516 HIT:      25516 MISS:      50000 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 40.71 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15412498 HIT:    7687169 MISS:    7725329 MSHR_MERGE:    1899427
cpu0->cpu0_L1I LOAD         ACCESS:   15412498 HIT:    7687169 MISS:    7725329 MSHR_MERGE:    1899427
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.66 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30360761 HIT:   26292852 MISS:    4067909 MSHR_MERGE:    1691053
cpu0->cpu0_L1D LOAD         ACCESS:   16705436 HIT:   14484861 MISS:    2220575 MSHR_MERGE:     511062
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13572040 HIT:   11800362 MISS:    1771678 MSHR_MERGE:    1179851
cpu0->cpu0_L1D TRANSLATION  ACCESS:      83285 HIT:       7629 MISS:      75656 MSHR_MERGE:        140
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.62 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12680472 HIT:   10532202 MISS:    2148270 MSHR_MERGE:    1080157
cpu0->cpu0_ITLB LOAD         ACCESS:   12680472 HIT:   10532202 MISS:    2148270 MSHR_MERGE:    1080157
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.44 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28785052 HIT:   27316235 MISS:    1468817 MSHR_MERGE:     375768
cpu0->cpu0_DTLB LOAD         ACCESS:   28785052 HIT:   27316235 MISS:    1468817 MSHR_MERGE:     375768
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 8.787 cycles
cpu0->LLC TOTAL        ACCESS:     906845 HIT:     812629 MISS:      94216 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     649882 HIT:     584051 MISS:      65831 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:      82788 HIT:      72052 MISS:      10736 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     124175 HIT:     123321 MISS:        854 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      50000 HIT:      33205 MISS:      16795 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 103 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       2145
  ROW_BUFFER_MISS:      91209
  AVG DBUS CONGESTED CYCLE: 4.452
Channel 0 WQ ROW_BUFFER_HIT:       1248
  ROW_BUFFER_MISS:       8953
  FULL:          0
Channel 0 REFRESHES ISSUED:       7612

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       578051       569058        53727        10372
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            3         2601         3464         1886
  STLB miss resolved @ L2C                0         1360         8061         7217         5490
  STLB miss resolved @ LLC                0           81         8379        15898        11695
  STLB miss resolved @ MEM                0            3         2774         8171        13016

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             200131        52410      1448412       122032          821
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            4         2411          808           63
  STLB miss resolved @ L2C                1         1902         7962         1779           64
  STLB miss resolved @ LLC                1           72         4812         2436           95
  STLB miss resolved @ MEM                1            3          778          456          255
[2025-09-17 12:25:43] END   suite=qualcomm_srv trace=srv135_ap (rc=0)
