Release 14.7 - par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Thu May 26 02:34:53 2022

All signals are completely routed.

WARNING:ParHelpers:361 - There are 3 loadless signals in this design. This design will cause Bitgen to issue DRC
   warnings.

   INPUT_DATA<4>_IBUF
   INPUT_DATA<5>_IBUF
   INPUT_DATA<6>_IBUF


