verilog xil_defaultlib --include "/home/test/Xilinx/Vivado/2023.2/data/xilinx_vip/include" --include "../../../../camera.gen/sources_1/bd/top/ipshared/ec67/hdl" --include "../../../../camera.gen/sources_1/bd/top/ipshared/6b2b/hdl" --include "../../../../camera.gen/sources_1/bd/top/ipshared/c2c6" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_2/sim/bd_5350_util_vector_logic_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_3/sim/bd_5350_axis_data_fifo_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_4/bd_5350_mipi_dsi_tx_ctrl_0_0/src/verilog/mipi_dsi_tx_ctrl_v1_0_8_fifo0_40_gen.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_4/sim/bd_5350_mipi_dsi_tx_ctrl_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/ip_0/bd_5350_mipi_dphy_0_0_clock_module_tx_clk_wiz.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/ip_0/bd_5350_mipi_dphy_0_0_clock_module_tx.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/bd_5350_mipi_dphy_0_0/support/bd_5350_mipi_dphy_0_0_support.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/bd_5350_mipi_dphy_0_0/support/bd_5350_mipi_dphy_0_0_clock_module.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/bd_5350_mipi_dphy_0_0_c1.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/bd_5350_mipi_dphy_0_0_core.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/ip/ip_5/bd_5350_mipi_dphy_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/bd_0/sim/bd_5350.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_mipi_dsi_tx_subsystem_0_0_1/sim/evf_inst_0_mipi_dsi_tx_subsystem_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_xbar_0_1/sim/evf_inst_0_xbar_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_clk_wiz_0_0_1/evf_inst_0_clk_wiz_0_0_clk_wiz.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_clk_wiz_0_0_1/evf_inst_0_clk_wiz_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_axi_clock_converter_0_0_1/sim/evf_inst_0_axi_clock_converter_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_axi_register_slice_0_0/sim/evf_inst_0_axi_register_slice_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/sim/evf_inst_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/evf_inst_0/ip/evf_inst_0_auto_pc_0/sim/evf_inst_0_auto_pc_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_0_0/sim/sensor_inst_0_xlslice_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_1_0/sim/sensor_inst_0_xlslice_1_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_gmax0505_streamer_0_0/sim/sensor_inst_0_gmax0505_streamer_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_frame_detector_0_0/sim/sensor_inst_0_frame_detector_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_2_0_1/sim/sensor_inst_0_xlslice_2_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_0_0/sim/sensor_inst_0_ila_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_1_0/sim/sensor_inst_0_ila_1_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_frame_engine_0_0/sim/sensor_inst_0_frame_engine_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlslice_3_0/sim/sensor_inst_0_xlslice_3_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlconcat_0_0/sim/sensor_inst_0_xlconcat_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_xlconstant_0_0/sim/sensor_inst_0_xlconstant_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/ip/sensor_inst_0_ila_2_0/sim/sensor_inst_0_ila_2_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/sensor_inst_0/sim/sensor_inst_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/sim/peripherals_inst_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_clk_wiz_0_0_1/peripherals_inst_0_clk_wiz_0_0_clk_wiz.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_clk_wiz_0_0_1/peripherals_inst_0_clk_wiz_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_xbar_0_1/sim/peripherals_inst_0_xbar_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_xlconcat_0_0_1/sim/peripherals_inst_0_xlconcat_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_axi_register_slice_0_0/sim/peripherals_inst_0_axi_register_slice_0_0.v" \
"../../../../camera.gen/sources_1/bd/top/bd/peripherals_inst_0/ip/peripherals_inst_0_auto_pc_0/sim/peripherals_inst_0_auto_pc_0.v" \
"../../../bd/top/ip/top_processing_system7_0_0/sim/top_processing_system7_0_0.v" \
"../../../bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/top/ip/top_clk_wiz_0_1/top_clk_wiz_0_1.v" \
"../../../bd/top/ip/top_xbar_2/sim/top_xbar_2.v" \
"../../../bd/top/ip/top_xlconcat_0_1/sim/top_xlconcat_0_1.v" \
"../../../bd/top/sim/top.v" \
"../../../bd/top/ip/top_auto_ds_0/sim/top_auto_ds_0.v" \
"../../../bd/top/ip/top_auto_pc_0/sim/top_auto_pc_0.v" \
"../../../bd/top/ip/top_auto_pc_2/sim/top_auto_pc_2.v" \
"../../../bd/top/ip/top_auto_pc_1/sim/top_auto_pc_1.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
