

================================================================
== Vitis HLS Report for 'top_Pipeline_LOOP_DMEM_I'
================================================================
* Date:           Fri Dec 13 13:11:45 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.290 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |        2|    65537|  20.000 ns|  0.655 ms|    2|  65537|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- LOOP_DMEM_I  |        0|    65535|         2|          1|          1|  0 ~ 65535|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      204|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       74|    -|
|Register             |        -|     -|       69|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       69|      278|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln758_fu_291_p2    |         +|   0|  0|  17|          12|          12|
    |add_ln761_fu_233_p2    |         +|   0|  0|   9|           2|           2|
    |add_ln763_fu_323_p2    |         +|   0|  0|  19|          12|          12|
    |add_ln840_fu_201_p2    |         +|   0|  0|  23|          16|           1|
    |img_idx_V_3_fu_351_p2  |         +|   0|  0|  23|          16|           1|
    |img_off_V_fu_340_p2    |         +|   0|  0|  17|          10|           1|
    |ret_V_8_fu_285_p2      |         +|   0|  0|  17|          12|          12|
    |ap_condition_97        |       and|   0|  0|   2|           1|           1|
    |icmp_ln1019_fu_346_p2  |      icmp|   0|  0|  11|          10|          10|
    |icmp_ln1027_fu_195_p2  |      icmp|   0|  0|  13|          16|          16|
    |img_idx_V_4_fu_357_p3  |    select|   0|  0|  16|           1|          16|
    |img_off_V_2_fu_365_p3  |    select|   0|  0|  10|           1|           1|
    |r_V_fu_276_p2          |       shl|   0|  0|  25|          12|          12|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 204|         122|          99|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_4   |   9|          2|   16|         32|
    |dmem_V_address0          |  20|          4|   12|         48|
    |i_V_fu_86                |   9|          2|   16|         32|
    |img_idx_V_fu_78          |   9|          2|   16|         32|
    |rhs_V_fu_82              |   9|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  74|         16|   72|        168|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_V_4_reg_431            |  16|   0|   16|          0|
    |i_V_fu_86                |  16|   0|   16|          0|
    |img_idx_V_fu_78          |  16|   0|   16|          0|
    |rhs_V_fu_82              |  10|   0|   10|          0|
    |zext_ln751_cast_reg_421  |   3|   0|   12|          9|
    |zext_ln754_cast_reg_426  |   5|   0|   10|          5|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  69|   0|   83|         14|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |       Source Object      |    C Type    |
+-----------------+-----+-----+------------+--------------------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|  top_Pipeline_LOOP_DMEM_I|  return value|
|input_words      |   in|   16|     ap_none|               input_words|        scalar|
|zext_ln754       |   in|    5|     ap_none|                zext_ln754|        scalar|
|dmem_mode        |   in|    1|     ap_none|                 dmem_mode|        scalar|
|zext_ln751       |   in|    3|     ap_none|                zext_ln751|        scalar|
|dmem_i_address0  |  out|   11|   ap_memory|                    dmem_i|         array|
|dmem_i_ce0       |  out|    1|   ap_memory|                    dmem_i|         array|
|dmem_i_q0        |   in|   64|   ap_memory|                    dmem_i|         array|
|layer_type_V     |   in|    2|     ap_none|              layer_type_V|        scalar|
|zext_ln758       |   in|    2|     ap_none|                zext_ln758|        scalar|
|dmem_V_address0  |  out|   12|   ap_memory|                    dmem_V|         array|
|dmem_V_ce0       |  out|    1|   ap_memory|                    dmem_V|         array|
|dmem_V_we0       |  out|    1|   ap_memory|                    dmem_V|         array|
|dmem_V_d0        |  out|   64|   ap_memory|                    dmem_V|         array|
+-----------------+-----+-----+------------+--------------------------+--------------+

