(PCB anodoComunImpresion
 (parser
  (host_cad ARES)
  (host_version 8.10 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -80.10160 -57.60160 77.60160 55.10160))
  (boundary (path signal 0.20320 -80.00000 -57.50000 77.50000 -57.50000 77.50000 55.00000
   -80.00000 55.00000 -80.00000 -57.50000))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction horizontal))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction vertical))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA#0_SIGNAL
   (spare
    $VIA#0_POWER
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component "TBLOCK-I3_J3" (place J3 -6.35000 -2.54000 front 0))
  (component "TBLOCK-I2_J1" (place J1 19.05000 48.26000 front 270))
  (component "TBLOCK-I2_J2" (place J2 6.35000 48.26000 front 270))
  (component TO18_Q1 (place Q1 -26.67000 -48.26000 front 180))
  (component RES40_R1 (place R1 0.00000 49.53000 front 180))
  (component RES40_R2 (place R2 -12.70000 49.53000 front 180))
  (component TO18_Q2 (place Q2 -29.21000 43.18000 front 270))
  (component RES40_R10 (place R10 25.40000 39.37000 front 180))
  (component RES40_R11 (place R11 27.94000 39.37000 front 270))
  (component TO18_Q3 (place Q3 29.21000 43.18000 front 0))
  (component RES40_R3 (place R3 10.16000 35.56000 front 0))
  (component RES40_R9 (place R9 53.34000 -1.27000 front 180))
  (component TO18_Q4 (place Q4 45.72000 -19.05000 front 270))
  (component RES40_R4 (place R4 73.66000 27.94000 front 270))
  (component TO18_Q6 (place Q6 -39.37000 -5.08000 front 90))
  (component TO18_Q7 (place Q7 -74.93000 -40.64000 front 0))
  (component RES40_R7 (place R7 -76.20000 34.29000 front 270))
  (component RES40_R8 (place R8 -38.10000 -38.10000 front 0))
  (component RES40_R5 (place R5 69.85000 17.78000 front 90))
  (component RES40_R6 (place R6 67.31000 39.37000 front 270))
 )
 (library
  (image "TBLOCK-I3_J3" (side front)
   (outline (rect TOP -2.64160 -5.18160 12.80160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
   (pin PS0 (rotate 0) 2 10.16000 0.00000)
  )
  (image "TBLOCK-I2_J1" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
  )
  (image "TBLOCK-I2_J2" (side front)
   (outline (rect TOP -2.64160 -5.18160 7.72160 5.18160))
   (pin PS0 (rotate 0) 0 0.00000 0.00000)
   (pin PS0 (rotate 0) 1 5.08000 0.00000)
  )
  (image TO18_Q1 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image TO18_Q2 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image RES40_R10 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R11 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image TO18_Q3 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image RES40_R3 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R9 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image TO18_Q4 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image RES40_R4 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image TO18_Q6 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image TO18_Q7 (side front)
   (outline (rect TOP -2.64160 -2.64160 2.64160 2.98560))
   (pin PS1 (rotate 0) 0 1.27000 0.00000)
   (pin PS1 (rotate 0) 1 0.00000 1.27000)
   (pin PS1 (rotate 0) 2 -1.27000 0.00000)
  )
  (image RES40_R7 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R8 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R5 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R6 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS2 (rotate 0) 0 0.00000 0.00000)
   (pin PS2 (rotate 0) 1 10.16000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (circle TOP 3.04800 0 0))
   (shape (circle I1 3.04800 0 0))
   (shape (circle I2 3.04800 0 0))
   (shape (circle I3 3.04800 0 0))
   (shape (circle I4 3.04800 0 0))
   (shape (circle I5 3.04800 0 0))
   (shape (circle I6 3.04800 0 0))
   (shape (circle I7 3.04800 0 0))
   (shape (circle I8 3.04800 0 0))
   (shape (circle I9 3.04800 0 0))
   (shape (circle I10 3.04800 0 0))
   (shape (circle I11 3.04800 0 0))
   (shape (circle I12 3.04800 0 0))
   (shape (circle I13 3.04800 0 0))
   (shape (circle I14 3.04800 0 0))
   (shape (circle BOT 3.04800 0 0))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack $VIA#0_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA#0_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00000"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q1-1 R2-1)
  )
  (net "#00001"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q1-2 R1-1 R3-0)
  )
  (net "#00003"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q3-1 R3-1)
  )
  (net "#00005"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q3-0 R9-0 Q4-0 R5-0)
  )
  (net "#00006"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q4-1 R4-1)
  )
  (net "#00008"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q2-1 R10-1)
  )
  (net "#00009"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q2-2 R11-1 R7-0)
  )
  (net "#00011"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q7-1 R7-1)
  )
  (net "#00012"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q6-0 Q7-2)
  )
  (net "#00013"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q7-0 R8-0)
  )
  (net "#00014"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins Q6-1 R6-1)
  )
  (net "#00017"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J2-0 R2-0)
  )
  (net "#00018"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J1-0 R4-0)
  )
  (net "#00019"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins R5-1 R6-0)
  )
  (net "#00022"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_SIGNAL
    )
   )
   (pins J3-1 R10-0)
  )
  (net "GND"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J3-0 Q1-0 Q2-0 R9-1 R8-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer TOP BOT)
    (use_via
     $VIA#0_POWER
    )
   )
   (pins J3-2 J1-1 J2-1 R1-0 R11-0 Q3-2 Q4-2 Q6-2)
  )
  (class POWER
   "GND"
   "VCC/VDD"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00000"
   "#00001"
   "#00003"
   "#00005"
   "#00006"
   "#00008"
   "#00009"
   "#00011"
   "#00012"
   "#00013"
   "#00014"
   "#00017"
   "#00018"
   "#00019"
   "#00022"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.25400)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
 )
)
