Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 22 21:47:03 2023
| Host         : UTEC-5038 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7s15-ftgb196
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       81          
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  2           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 51          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (458)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (229)
5. checking no_input_delay (3)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (48)

1. checking no_clock (458)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: boton_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: boton_1 (HIGH)

 There are 62 register/latch pins with no clock driven by root clock pin: clk_0 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: sw0_0 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: sw1_0 (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: sw2_0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/B1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/G1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R0_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[6]/Q (HIGH)

 There are 41 register/latch pins with no clock driven by root clock pin: design_1_i/ROM_0/U0/R1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorBit_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorBit_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorBit_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorColor_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorColor_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/contadorLed_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/controlador_0/U0/reset_interno_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: design_1_i/debouncer_0/U0/habilitado_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: design_1_i/debouncer_1/U0/habilitado_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: design_1_i/div_0/U0/div3_3M_reg/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: design_1_i/div_4_0/U0/clkdiv_4_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (229)
--------------------------------------------------
 There are 229 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (48)
-----------------------------
 There are 48 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  230          inf        0.000                      0                  230           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           230 Endpoints
Min Delay           230 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/B1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.810ns  (logic 2.081ns (19.251%)  route 8.729ns (80.749%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.110     8.504    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.628 r  design_1_i/ROM_0/U0/B1_reg[7]_i_4/O
                         net (fo=7, routed)           1.463    10.091    design_1_i/ROM_0/U0/B1_reg[7]_i_4_n_0
    SLICE_X32Y16         LUT5 (Prop_lut5_I3_O)        0.124    10.215 r  design_1_i/ROM_0/U0/B1_reg[3]_i_1/O
                         net (fo=1, routed)           0.595    10.810    design_1_i/ROM_0/U0/B1_reg[3]_i_1_n_0
    SLICE_X32Y16         LDCE                                         r  design_1_i/ROM_0/U0/B1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/R1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 2.311ns (21.754%)  route 8.312ns (78.246%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.152     8.668 r  design_1_i/ROM_0/U0/R1_reg[7]_i_3/O
                         net (fo=6, routed)           0.843     9.510    design_1_i/ROM_0/U0/R1_reg[7]_i_3_n_0
    SLICE_X38Y15         LUT6 (Prop_lut6_I0_O)        0.326     9.836 r  design_1_i/ROM_0/U0/R1_reg[7]_i_1/O
                         net (fo=1, routed)           0.787    10.623    design_1_i/ROM_0/U0/R1_reg[7]_i_1_n_0
    SLICE_X38Y15         LDCE                                         r  design_1_i/ROM_0/U0/R1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/R1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.623ns  (logic 2.311ns (21.754%)  route 8.312ns (78.246%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.152     8.668 r  design_1_i/ROM_0/U0/R1_reg[7]_i_3/O
                         net (fo=6, routed)           1.250     9.918    design_1_i/ROM_0/U0/R1_reg[7]_i_3_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I0_O)        0.326    10.244 r  design_1_i/ROM_0/U0/R1_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    10.623    design_1_i/ROM_0/U0/R1_reg[6]_i_1_n_0
    SLICE_X38Y15         LDCE                                         r  design_1_i/ROM_0/U0/R1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/G1_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.475ns  (logic 2.081ns (19.867%)  route 8.393ns (80.133%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 r  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 r  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 r  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.640 r  design_1_i/ROM_0/U0/G1_reg[7]_i_5/O
                         net (fo=6, routed)           1.068     9.708    design_1_i/ROM_0/U0/G1_reg[7]_i_5_n_0
    SLICE_X35Y15         LUT5 (Prop_lut5_I0_O)        0.124     9.832 r  design_1_i/ROM_0/U0/G1_reg[4]_i_1/O
                         net (fo=1, routed)           0.642    10.474    design_1_i/ROM_0/U0/G1_reg[4]_i_1_n_0
    SLICE_X35Y15         LDCE                                         r  design_1_i/ROM_0/U0/G1_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/G1_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.392ns  (logic 2.081ns (20.024%)  route 8.311ns (79.975%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 r  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 r  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 r  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.640 r  design_1_i/ROM_0/U0/G1_reg[7]_i_5/O
                         net (fo=6, routed)           0.843     9.483    design_1_i/ROM_0/U0/G1_reg[7]_i_5_n_0
    SLICE_X34Y15         LUT6 (Prop_lut6_I2_O)        0.124     9.607 r  design_1_i/ROM_0/U0/G1_reg[7]_i_1/O
                         net (fo=1, routed)           0.785    10.392    design_1_i/ROM_0/U0/G1_reg[7]_i_1_n_0
    SLICE_X34Y15         LDCE                                         r  design_1_i/ROM_0/U0/G1_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/B1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.243ns  (logic 2.109ns (20.590%)  route 8.134ns (79.410%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.110     8.504    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.628 r  design_1_i/ROM_0/U0/B1_reg[7]_i_4/O
                         net (fo=7, routed)           1.463    10.091    design_1_i/ROM_0/U0/B1_reg[7]_i_4_n_0
    SLICE_X32Y16         LUT4 (Prop_lut4_I2_O)        0.152    10.243 r  design_1_i/ROM_0/U0/B1_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    10.243    design_1_i/ROM_0/U0/B1_reg[2]_i_1_n_0
    SLICE_X32Y16         LDCE                                         r  design_1_i/ROM_0/U0/B1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/R1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.233ns  (logic 2.337ns (22.838%)  route 7.896ns (77.162%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.152     8.668 r  design_1_i/ROM_0/U0/R1_reg[7]_i_3/O
                         net (fo=6, routed)           0.642     9.309    design_1_i/ROM_0/U0/R1_reg[7]_i_3_n_0
    SLICE_X38Y15         LUT5 (Prop_lut5_I0_O)        0.352     9.661 r  design_1_i/ROM_0/U0/R1_reg[2]_i_1/O
                         net (fo=1, routed)           0.572    10.233    design_1_i/ROM_0/U0/R1_reg[2]_i_1_n_0
    SLICE_X38Y15         LDCE                                         r  design_1_i/ROM_0/U0/R1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/R1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.217ns  (logic 2.311ns (22.618%)  route 7.906ns (77.382%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I1_O)        0.152     8.668 r  design_1_i/ROM_0/U0/R1_reg[7]_i_3/O
                         net (fo=6, routed)           0.845     9.512    design_1_i/ROM_0/U0/R1_reg[7]_i_3_n_0
    SLICE_X39Y15         LUT6 (Prop_lut6_I0_O)        0.326     9.838 r  design_1_i/ROM_0/U0/R1_reg[3]_i_1/O
                         net (fo=1, routed)           0.379    10.217    design_1_i/ROM_0/U0/R1_reg[3]_i_1_n_0
    SLICE_X39Y15         LDCE                                         r  design_1_i/ROM_0/U0/R1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/G1_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.203ns  (logic 2.081ns (20.397%)  route 8.122ns (79.603%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT5=3 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 r  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 r  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 r  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.121     8.516    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X37Y15         LUT5 (Prop_lut5_I4_O)        0.124     8.640 r  design_1_i/ROM_0/U0/G1_reg[7]_i_5/O
                         net (fo=6, routed)           1.060     9.700    design_1_i/ROM_0/U0/G1_reg[7]_i_5_n_0
    SLICE_X34Y15         LUT5 (Prop_lut5_I2_O)        0.124     9.824 r  design_1_i/ROM_0/U0/G1_reg[6]_i_1/O
                         net (fo=1, routed)           0.379    10.203    design_1_i/ROM_0/U0/G1_reg[6]_i_1_n_0
    SLICE_X34Y15         LDCE                                         r  design_1_i/ROM_0/U0/G1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw1_0
                            (input port)
  Destination:            design_1_i/ROM_0/U0/B1_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.129ns  (logic 2.081ns (20.545%)  route 8.048ns (79.455%))
  Logic Levels:           6  (IBUF=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L2                                                0.000     0.000 r  sw1_0 (IN)
                         net (fo=0)                   0.000     0.000    sw1_0
    L2                   IBUF (Prop_ibuf_I_O)         1.461     1.461 r  sw1_0_IBUF_inst/O
                         net (fo=40, routed)          3.394     4.855    design_1_i/ROM_0/U0/sw1
    SLICE_X36Y18         LUT3 (Prop_lut3_I1_O)        0.124     4.979 f  design_1_i/ROM_0/U0/G0_reg[7]_i_22/O
                         net (fo=8, routed)           1.160     6.138    design_1_i/ROM_0/U0/G0_reg[7]_i_22_n_0
    SLICE_X35Y15         LUT6 (Prop_lut6_I4_O)        0.124     6.262 f  design_1_i/ROM_0/U0/G0_reg[7]_i_13/O
                         net (fo=3, routed)           1.008     7.271    design_1_i/ROM_0/U0/valor_int__52[6]
    SLICE_X36Y18         LUT5 (Prop_lut5_I0_O)        0.124     7.395 f  design_1_i/ROM_0/U0/G0_reg[7]_i_10/O
                         net (fo=11, routed)          1.110     8.504    design_1_i/ROM_0/U0/G0_reg[7]_i_10_n_0
    SLICE_X32Y15         LUT4 (Prop_lut4_I3_O)        0.124     8.628 r  design_1_i/ROM_0/U0/B1_reg[7]_i_4/O
                         net (fo=7, routed)           0.857     9.486    design_1_i/ROM_0/U0/B1_reg[7]_i_4_n_0
    SLICE_X32Y14         LUT4 (Prop_lut4_I1_O)        0.124     9.610 r  design_1_i/ROM_0/U0/B1_reg[5]_i_1/O
                         net (fo=1, routed)           0.519    10.129    design_1_i/ROM_0/U0/B1_reg[5]_i_1_n_0
    SLICE_X32Y14         LDCE                                         r  design_1_i/ROM_0/U0/B1_reg[5]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/contador_10_ns_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/Q
                         net (fo=7, routed)           0.103     0.244    design_1_i/debouncer_0/U0/contador_10_ns_reg_n_0_[0]
    SLICE_X36Y23         LUT2 (Prop_lut2_I0_O)        0.045     0.289 r  design_1_i/debouncer_0/U0/contador_10_ns[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    design_1_i/debouncer_0/U0/p_0_in[1]
    SLICE_X36Y23         FDRE                                         r  design_1_i/debouncer_0/U0/contador_10_ns_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/contador_10_ns_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.186ns (64.160%)  route 0.104ns (35.840%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/Q
                         net (fo=7, routed)           0.104     0.245    design_1_i/debouncer_0/U0/contador_10_ns_reg_n_0_[0]
    SLICE_X36Y23         LUT6 (Prop_lut6_I2_O)        0.045     0.290 r  design_1_i/debouncer_0/U0/contador_10_ns[5]_i_2/O
                         net (fo=1, routed)           0.000     0.290    design_1_i/debouncer_0/U0/p_0_in[5]
    SLICE_X36Y23         FDRE                                         r  design_1_i/debouncer_0/U0/contador_10_ns_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/contador_micro_s_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/contador_micro_s_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/contador_micro_s_reg[8]/C
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/debouncer_0/U0/contador_micro_s_reg[8]/Q
                         net (fo=3, routed)           0.068     0.196    design_1_i/debouncer_0/U0/contador_micro_s_reg[8]
    SLICE_X35Y21         LUT6 (Prop_lut6_I0_O)        0.099     0.295 r  design_1_i/debouncer_0/U0/contador_micro_s[9]_i_2/O
                         net (fo=1, routed)           0.000     0.295    design_1_i/debouncer_0/U0/p_0_in__0[9]
    SLICE_X35Y21         FDRE                                         r  design_1_i/debouncer_0/U0/contador_micro_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/contador_micro_s_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/contador_micro_s_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y3          FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/contador_micro_s_reg[8]/C
    SLICE_X35Y3          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  design_1_i/debouncer_1/U0/contador_micro_s_reg[8]/Q
                         net (fo=3, routed)           0.068     0.196    design_1_i/debouncer_1/U0/contador_micro_s_reg[8]
    SLICE_X35Y3          LUT6 (Prop_lut6_I0_O)        0.099     0.295 r  design_1_i/debouncer_1/U0/contador_micro_s[9]_i_2/O
                         net (fo=1, routed)           0.000     0.295    design_1_i/debouncer_1/U0/p_0_in__0[9]
    SLICE_X35Y3          FDRE                                         r  design_1_i/debouncer_1/U0/contador_micro_s_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/contador_micro_s_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/contador_micro_s_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.209ns (68.349%)  route 0.097ns (31.651%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y3          FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/contador_micro_s_reg[5]/C
    SLICE_X34Y3          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  design_1_i/debouncer_1/U0/contador_micro_s_reg[5]/Q
                         net (fo=6, routed)           0.097     0.261    design_1_i/debouncer_1/U0/contador_micro_s_reg[5]
    SLICE_X35Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  design_1_i/debouncer_1/U0/contador_micro_s[6]_i_1/O
                         net (fo=1, routed)           0.000     0.306    design_1_i/debouncer_1/U0/p_0_in__0[6]
    SLICE_X35Y3          FDRE                                         r  design_1_i/debouncer_1/U0/contador_micro_s_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/contador_milis_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/contador_milis_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.458%)  route 0.122ns (39.542%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y4          FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/contador_milis_reg[7]/C
    SLICE_X37Y4          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/contador_milis_reg[7]/Q
                         net (fo=6, routed)           0.122     0.263    design_1_i/debouncer_1/U0/contador_milis[7]
    SLICE_X38Y5          LUT6 (Prop_lut6_I0_O)        0.045     0.308 r  design_1_i/debouncer_1/U0/contador_milis[8]_i_1/O
                         net (fo=1, routed)           0.000     0.308    design_1_i/debouncer_1/U0/contador_milis_0[8]
    SLICE_X38Y5          FDRE                                         r  design_1_i/debouncer_1/U0/contador_milis_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.341%)  route 0.122ns (39.659%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/Q
                         net (fo=3, routed)           0.122     0.263    design_1_i/debouncer_0/U0/contador_10_ns_reg[6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.308 r  design_1_i/debouncer_0/U0/contador_10_ns[0]_i_1/O
                         net (fo=1, routed)           0.000     0.308    design_1_i/debouncer_0/U0/contador_10_ns[0]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  design_1_i/debouncer_0/U0/contador_10_ns_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.146%)  route 0.123ns (39.854%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y23         FDRE                         0.000     0.000 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/C
    SLICE_X37Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/Q
                         net (fo=3, routed)           0.123     0.264    design_1_i/debouncer_0/U0/contador_10_ns_reg[6]
    SLICE_X37Y23         LUT6 (Prop_lut6_I1_O)        0.045     0.309 r  design_1_i/debouncer_0/U0/contador_10_ns[6]_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/debouncer_0/U0/contador_10_ns[6]_i_1_n_0
    SLICE_X37Y23         FDRE                                         r  design_1_i/debouncer_0/U0/contador_10_ns_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/habilitado_reg/G
                            (positive level-sensitive latch)
  Destination:            design_1_i/debouncer_1/U0/reset_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.208ns (67.212%)  route 0.101ns (32.788%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y4          LDCE                         0.000     0.000 r  design_1_i/debouncer_1/U0/habilitado_reg/G
    SLICE_X39Y4          LDCE (EnToQ_ldce_G_Q)        0.163     0.163 r  design_1_i/debouncer_1/U0/habilitado_reg/Q
                         net (fo=4, routed)           0.101     0.264    design_1_i/debouncer_1/U0/senal_salida
    SLICE_X38Y4          LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  design_1_i/debouncer_1/U0/reset_i_1/O
                         net (fo=1, routed)           0.000     0.309    design_1_i/debouncer_1/U0/reset_i_1_n_0
    SLICE_X38Y4          FDRE                                         r  design_1_i/debouncer_1/U0/reset_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/debouncer_1/U0/contador_10_ns_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            design_1_i/debouncer_1/U0/contador_10_ns_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.866%)  route 0.130ns (41.134%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y3          FDRE                         0.000     0.000 r  design_1_i/debouncer_1/U0/contador_10_ns_reg[1]/C
    SLICE_X37Y3          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  design_1_i/debouncer_1/U0/contador_10_ns_reg[1]/Q
                         net (fo=6, routed)           0.130     0.271    design_1_i/debouncer_1/U0/contador_10_ns_reg_n_0_[1]
    SLICE_X36Y3          LUT3 (Prop_lut3_I0_O)        0.045     0.316 r  design_1_i/debouncer_1/U0/contador_10_ns[2]_i_1/O
                         net (fo=1, routed)           0.000     0.316    design_1_i/debouncer_1/U0/p_0_in[2]
    SLICE_X36Y3          FDRE                                         r  design_1_i/debouncer_1/U0/contador_10_ns_reg[2]/D
  -------------------------------------------------------------------    -------------------





