#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Sun Aug 13 23:39:58 2023
# Process ID: 3000
# Current directory: C:/Users/user/Desktop/practice/atm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10936 C:\Users\user\Desktop\practice\atm\atm.xpr
# Log file: C:/Users/user/Desktop/practice/atm/vivado.log
# Journal file: C:/Users/user/Desktop/practice/atm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Desktop/practice/atm/atm.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
source tb.tcl
relaunch_sim
close_sim
launch_simulation
source tb.tcl
close_sim
close_project
create_project atm_pro C:/Users/user/Desktop/practice/atm_pro -part xc7vx485tffg1157-1
file mkdir C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new
set_property simulator_language Verilog [current_project]
close [ open C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v w ]
add_files C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sources_1/new/atm_pro.v
update_compile_order -fileset sources_1
file mkdir C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v w ]
add_files -fileset sim_1 C:/Users/user/Desktop/practice/atm_pro/atm_pro.srcs/sim_1/new/tb.v
update_compile_order -fileset sim_1
launch_simulation
source atm_pro.tcl
update_compile_order -fileset sim_1
relaunch_sim
relaunch_sim
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
launch_simulation
synth_design -rtl -name rtl_1
close_sim
