v 4
file "/home/lillo/Documents/mprocessador/" "tb/ULA_tb.vhd" "658f09a3b16c5db9f8b7ef95bc84c1e250592121" "20241103004102.706":
  entity ula_tb at 1( 0) + 0 on 15;
  architecture a_ula_tb of ula_tb at 9( 108) + 0 on 16;
file "/home/lillo/Documents/mprocessador/" "src/mux17bits4x1.vhd" "6d1925511ca008f97dc8e0a2a0428edc71b91cea" "20241103004102.699":
  entity mux17bits4x1 at 1( 0) + 0 on 11;
  architecture a_mux17bits4x1 of mux17bits4x1 at 15( 496) + 0 on 12;
file "/home/lillo/Documents/mprocessador/" "src/ULA.vhd" "67a0711192b995ca03ba800c5d7ea4f6705b3024" "20241103004102.699":
  entity ula at 1( 0) + 0 on 13;
  architecture a_ula of ula at 18( 385) + 0 on 14;
