16:03:48 INFO  : Registering command handlers for SDK TCF services
16:03:50 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:03:52 INFO  : XSCT server has started successfully.
16:03:52 INFO  : Successfully done setting XSCT server connection channel  
16:03:52 INFO  : Successfully done setting SDK workspace  
16:03:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:05:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:05:14 INFO  : 'fpga -state' command is executed.
16:05:17 INFO  : Memory regions updated for context APU
16:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:26 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:05:26 INFO  : 'jtag frequency' command is executed.
16:05:26 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:05:26 INFO  : Context for 'APU' is selected.
16:05:26 INFO  : System reset is completed.
16:05:29 INFO  : 'after 3000' command is executed.
16:05:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:05:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:05:31 INFO  : Context for 'APU' is selected.
16:05:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:05:31 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:31 INFO  : Context for 'APU' is selected.
16:05:31 INFO  : 'ps7_init' command is executed.
16:05:31 INFO  : 'ps7_post_config' command is executed.
16:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:31 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:31 INFO  : Memory regions updated for context APU
16:05:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:31 INFO  : 'con' command is executed.
16:05:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:05:31 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:09:28 INFO  : Disconnected from the channel tcfchan#1.
16:16:15 INFO  : Registering command handlers for SDK TCF services
16:16:16 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:16:18 INFO  : XSCT server has started successfully.
16:16:18 INFO  : Successfully done setting XSCT server connection channel  
16:16:18 INFO  : Successfully done setting SDK workspace  
16:16:18 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:16:18 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:16:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557238456000,  Project:1557237769000
16:16:20 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:16:20 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:16:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:16:23 INFO  : 
16:16:24 INFO  : Updating hardware inferred compiler options for uart.
16:16:24 INFO  : Clearing existing target manager status.
16:16:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:42 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:16:42 INFO  : 'jtag frequency' command is executed.
16:16:42 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:16:42 INFO  : Context for 'APU' is selected.
16:16:42 INFO  : System reset is completed.
16:16:45 INFO  : 'after 3000' command is executed.
16:16:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:16:47 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:16:47 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:16:47 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:47 INFO  : Context for 'APU' is selected.
16:16:47 INFO  : 'ps7_init' command is executed.
16:16:47 INFO  : 'ps7_post_config' command is executed.
16:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:47 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:47 INFO  : Memory regions updated for context APU
16:16:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:47 INFO  : 'con' command is executed.
16:16:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:16:47 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:17:47 INFO  : Disconnected from the channel tcfchan#1.
16:17:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:48 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:17:48 INFO  : 'jtag frequency' command is executed.
16:17:48 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:17:48 INFO  : Context for 'APU' is selected.
16:17:48 INFO  : System reset is completed.
16:17:51 INFO  : 'after 3000' command is executed.
16:17:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:17:52 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:17:52 INFO  : Context for 'APU' is selected.
16:17:53 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:17:53 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:53 INFO  : Context for 'APU' is selected.
16:17:54 INFO  : 'ps7_init' command is executed.
16:17:54 INFO  : 'ps7_post_config' command is executed.
16:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:54 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:54 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:54 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:54 INFO  : Memory regions updated for context APU
16:17:54 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:54 INFO  : 'con' command is executed.
16:17:54 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:17:54 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:19:43 INFO  : Disconnected from the channel tcfchan#2.
16:19:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:19:51 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:19:51 INFO  : 'jtag frequency' command is executed.
16:19:51 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:19:51 INFO  : Context for 'APU' is selected.
16:19:51 INFO  : System reset is completed.
16:19:54 INFO  : 'after 3000' command is executed.
16:19:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:19:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:19:56 INFO  : Context for 'APU' is selected.
16:19:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:19:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:19:56 INFO  : Context for 'APU' is selected.
16:19:56 INFO  : 'ps7_init' command is executed.
16:19:56 INFO  : 'ps7_post_config' command is executed.
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:19:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:19:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:19:56 INFO  : Memory regions updated for context APU
16:19:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:19:56 INFO  : 'con' command is executed.
16:19:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:19:56 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:21:11 INFO  : Disconnected from the channel tcfchan#3.
16:29:05 INFO  : Registering command handlers for SDK TCF services
16:29:06 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:29:08 INFO  : XSCT server has started successfully.
16:29:08 INFO  : Successfully done setting XSCT server connection channel  
16:29:08 INFO  : Successfully done setting SDK workspace  
16:29:08 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:29:08 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:29:10 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557239313000,  Project:1557238456000
16:29:10 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:29:10 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:29:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:29:19 INFO  : 
16:29:20 INFO  : Updating hardware inferred compiler options for uart.
16:29:20 INFO  : Clearing existing target manager status.
16:29:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:29:52 INFO  : 'jtag frequency' command is executed.
16:29:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:29:52 INFO  : Context for 'APU' is selected.
16:29:52 INFO  : System reset is completed.
16:29:55 INFO  : 'after 3000' command is executed.
16:29:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:29:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:29:56 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:56 INFO  : Context for 'APU' is selected.
16:29:56 INFO  : 'ps7_init' command is executed.
16:29:56 INFO  : 'ps7_post_config' command is executed.
16:29:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:56 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:56 INFO  : Memory regions updated for context APU
16:29:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:57 INFO  : 'con' command is executed.
16:29:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:29:57 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:31:06 INFO  : Disconnected from the channel tcfchan#1.
16:40:56 INFO  : Registering command handlers for SDK TCF services
16:40:57 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:40:59 INFO  : XSCT server has started successfully.
16:40:59 INFO  : Successfully done setting XSCT server connection channel  
16:40:59 INFO  : Successfully done setting SDK workspace  
16:40:59 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:40:59 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:41:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557239981000,  Project:1557239313000
16:41:01 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:41:01 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:41:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:41:04 INFO  : 
16:41:04 INFO  : Updating hardware inferred compiler options for uart.
16:41:04 INFO  : Clearing existing target manager status.
16:41:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:41:35 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:41:35 INFO  : 'jtag frequency' command is executed.
16:41:35 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:41:35 INFO  : Context for 'APU' is selected.
16:41:35 INFO  : System reset is completed.
16:41:38 INFO  : 'after 3000' command is executed.
16:41:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:41:39 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:41:39 INFO  : Context for 'APU' is selected.
16:41:39 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:41:39 INFO  : 'configparams force-mem-access 1' command is executed.
16:41:39 INFO  : Context for 'APU' is selected.
16:41:40 INFO  : 'ps7_init' command is executed.
16:41:40 INFO  : 'ps7_post_config' command is executed.
16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:41:40 INFO  : 'configparams force-mem-access 0' command is executed.
16:41:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:41:40 INFO  : Memory regions updated for context APU
16:41:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:41:40 INFO  : 'con' command is executed.
16:41:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:41:40 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:44:42 INFO  : Disconnected from the channel tcfchan#1.
16:55:22 INFO  : Registering command handlers for SDK TCF services
16:55:23 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
16:55:25 INFO  : XSCT server has started successfully.
16:55:25 INFO  : Successfully done setting XSCT server connection channel  
16:55:25 INFO  : Successfully done setting SDK workspace  
16:55:25 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:55:25 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
16:55:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557240856000,  Project:1557239981000
16:55:28 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
16:55:28 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
16:55:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:55:37 INFO  : 
16:55:38 INFO  : Updating hardware inferred compiler options for uart.
16:55:38 INFO  : Clearing existing target manager status.
16:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:56:07 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:56:07 INFO  : 'jtag frequency' command is executed.
16:56:07 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:56:07 INFO  : Context for 'APU' is selected.
16:56:08 INFO  : System reset is completed.
16:56:11 INFO  : 'after 3000' command is executed.
16:56:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:56:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
16:56:12 INFO  : Context for 'APU' is selected.
16:56:12 INFO  : 'ps7_init' command is executed.
16:56:12 INFO  : 'ps7_post_config' command is executed.
16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:56:12 INFO  : 'configparams force-mem-access 0' command is executed.
16:56:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:56:12 INFO  : Memory regions updated for context APU
16:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:56:12 INFO  : 'con' command is executed.
16:56:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:56:12 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
16:59:14 INFO  : Disconnected from the channel tcfchan#1.
16:59:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
16:59:15 INFO  : 'jtag frequency' command is executed.
16:59:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:15 INFO  : Context for 'APU' is selected.
16:59:15 INFO  : System reset is completed.
16:59:18 INFO  : 'after 3000' command is executed.
16:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
16:59:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
16:59:19 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
16:59:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:21 INFO  : Context for 'APU' is selected.
16:59:21 INFO  : 'ps7_init' command is executed.
16:59:21 INFO  : 'ps7_post_config' command is executed.
16:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:21 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:21 INFO  : Memory regions updated for context APU
16:59:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:21 INFO  : 'con' command is executed.
16:59:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

16:59:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:01:54 INFO  : Disconnected from the channel tcfchan#2.
17:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:01:55 INFO  : 'jtag frequency' command is executed.
17:01:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:01:55 INFO  : Context for 'APU' is selected.
17:01:55 ERROR : AP transaction error, DAP status f0000021
17:01:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
----------------End of Script----------------

17:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:05 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:02:05 INFO  : 'jtag frequency' command is executed.
17:02:05 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:05 INFO  : Context for 'APU' is selected.
17:02:05 INFO  : System reset is completed.
17:02:08 INFO  : 'after 3000' command is executed.
17:02:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:02:09 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:02:09 INFO  : Context for 'APU' is selected.
17:02:09 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:02:09 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:10 INFO  : 'ps7_init' command is executed.
17:02:10 INFO  : 'ps7_post_config' command is executed.
17:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:10 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:10 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:10 INFO  : Memory regions updated for context APU
17:02:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:10 INFO  : 'con' command is executed.
17:02:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:02:10 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:03:23 INFO  : Disconnected from the channel tcfchan#3.
17:31:37 INFO  : Registering command handlers for SDK TCF services
17:31:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:31:40 INFO  : XSCT server has started successfully.
17:31:40 INFO  : Successfully done setting XSCT server connection channel  
17:31:40 INFO  : Successfully done setting SDK workspace  
17:31:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:31:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:31:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557242917000,  Project:1557240856000
17:31:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:31:42 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:31:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:31:45 INFO  : 
17:31:46 INFO  : Updating hardware inferred compiler options for uart.
17:31:46 INFO  : Clearing existing target manager status.
17:31:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:58 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:31:58 INFO  : 'jtag frequency' command is executed.
17:31:58 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:31:58 INFO  : Context for 'APU' is selected.
17:31:58 INFO  : System reset is completed.
17:32:01 INFO  : 'after 3000' command is executed.
17:32:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:32:03 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:32:03 INFO  : 'configparams force-mem-access 1' command is executed.
17:32:03 INFO  : Context for 'APU' is selected.
17:32:03 INFO  : 'ps7_init' command is executed.
17:32:03 INFO  : 'ps7_post_config' command is executed.
17:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:03 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:32:03 INFO  : 'configparams force-mem-access 0' command is executed.
17:32:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:32:03 INFO  : Memory regions updated for context APU
17:32:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:32:03 INFO  : 'con' command is executed.
17:32:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:32:03 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:33:14 INFO  : Disconnected from the channel tcfchan#1.
17:33:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:33:15 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:33:15 INFO  : 'jtag frequency' command is executed.
17:33:15 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:33:15 INFO  : Context for 'APU' is selected.
17:33:15 INFO  : System reset is completed.
17:33:18 INFO  : 'after 3000' command is executed.
17:33:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:33:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:33:19 INFO  : Context for 'APU' is selected.
17:33:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:33:20 INFO  : 'configparams force-mem-access 1' command is executed.
17:33:20 INFO  : Context for 'APU' is selected.
17:33:21 INFO  : 'ps7_init' command is executed.
17:33:21 INFO  : 'ps7_post_config' command is executed.
17:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:33:21 INFO  : 'configparams force-mem-access 0' command is executed.
17:33:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:33:21 INFO  : Memory regions updated for context APU
17:33:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:33:21 INFO  : 'con' command is executed.
17:33:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:33:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:35:28 INFO  : Disconnected from the channel tcfchan#2.
17:35:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:35:29 INFO  : 'jtag frequency' command is executed.
17:35:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:35:29 INFO  : Context for 'APU' is selected.
17:35:29 INFO  : System reset is completed.
17:35:32 INFO  : 'after 3000' command is executed.
17:35:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:35:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:35:33 INFO  : 'configparams force-mem-access 1' command is executed.
17:35:33 INFO  : Context for 'APU' is selected.
17:35:33 INFO  : 'ps7_init' command is executed.
17:35:33 INFO  : 'ps7_post_config' command is executed.
17:35:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:33 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:35:33 INFO  : 'configparams force-mem-access 0' command is executed.
17:35:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:35:33 INFO  : Memory regions updated for context APU
17:35:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:35:34 INFO  : 'con' command is executed.
17:35:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:35:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:37:13 INFO  : Disconnected from the channel tcfchan#3.
17:42:06 INFO  : Registering command handlers for SDK TCF services
17:42:07 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:42:09 INFO  : XSCT server has started successfully.
17:42:09 INFO  : Successfully done setting XSCT server connection channel  
17:42:09 INFO  : Successfully done setting SDK workspace  
17:42:09 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:42:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:42:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557243684000,  Project:1557242917000
17:42:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:42:11 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:42:19 ERROR : Interrupted exception while waiting for the completion of command '::hsi::utils::openhw /tmp/system3286295851489359888.hdf'
17:42:19 ERROR : Failed to openhw "/tmp/system3286295851489359888.hdf"
java.lang.InterruptedException
	at java.lang.Object.wait(Native Method)
	at java.lang.Object.wait(Object.java:502)
	at com.xilinx.sdk.xsdb.XsdbCommandWaitHandler.waitForCompletion(XsdbCommandWaitHandler.java:51)
	at com.xilinx.sdk.xsdb.XSDBCommandManager.issueAndWait(XSDBCommandManager.java:401)
	at com.xilinx.sdk.xsdb.XsdbCommandUtils.executeAndRespond(XsdbCommandUtils.java:307)
	at com.xilinx.sdk.hw.internal.HwPlatform.openHw(HwPlatform.java:367)
	at com.xilinx.sdk.hw.internal.HwPlatform.<init>(HwPlatform.java:354)
	at com.xilinx.sdk.hw.internal.HwSpecFactory.createHwSpec(HwSpecFactory.java:55)
	at com.xilinx.sdk.hw.sync.HwSpecChangeUtil.performChange(HwSpecChangeUtil.java:124)
	at com.xilinx.sdk.startup.InitSDK$16.run(InitSDK.java:544)
	at org.eclipse.swt.widgets.RunnableLock.run(RunnableLock.java:35)
	at org.eclipse.swt.widgets.Synchronizer.runAsyncMessages(Synchronizer.java:182)
	at org.eclipse.swt.widgets.Display.runAsyncMessages(Display.java:4528)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:4146)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$4.run(PartRenderingEngine.java:1121)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:1022)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:150)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:687)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:336)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:604)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:148)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:138)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:134)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:104)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:388)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:243)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(NativeMethodAccessorImpl.java:62)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(DelegatingMethodAccessorImpl.java:43)
	at java.lang.reflect.Method.invoke(Method.java:498)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:673)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:610)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1519)
	at org.eclipse.equinox.launcher.Main.main(Main.java:1492)
17:42:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:27 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:42:27 INFO  : 'jtag frequency' command is executed.
17:42:27 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:42:27 INFO  : Context for 'APU' is selected.
17:42:27 INFO  : System reset is completed.
17:42:30 INFO  : 'after 3000' command is executed.
17:42:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:42:31 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:42:31 INFO  : Context for 'APU' is selected.
17:42:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:42:31 INFO  : 'configparams force-mem-access 1' command is executed.
17:42:31 INFO  : Context for 'APU' is selected.
17:42:32 INFO  : 'ps7_init' command is executed.
17:42:32 INFO  : 'ps7_post_config' command is executed.
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:42:32 INFO  : 'configparams force-mem-access 0' command is executed.
17:42:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:42:32 INFO  : Memory regions updated for context APU
17:42:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:42:32 INFO  : 'con' command is executed.
17:42:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:42:32 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:43:51 INFO  : Disconnected from the channel tcfchan#1.
17:43:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:43:52 INFO  : 'jtag frequency' command is executed.
17:43:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:52 INFO  : Context for 'APU' is selected.
17:43:52 INFO  : System reset is completed.
17:43:55 INFO  : 'after 3000' command is executed.
17:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:43:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:43:56 INFO  : Context for 'APU' is selected.
17:43:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:58 INFO  : Context for 'APU' is selected.
17:43:58 INFO  : 'ps7_init' command is executed.
17:43:58 INFO  : 'ps7_post_config' command is executed.
17:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:58 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:43:58 INFO  : 'configparams force-mem-access 0' command is executed.
17:43:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:43:58 INFO  : Memory regions updated for context APU
17:43:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:43:58 INFO  : 'con' command is executed.
17:43:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:43:58 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:45:07 INFO  : Disconnected from the channel tcfchan#2.
17:45:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:45:08 INFO  : 'jtag frequency' command is executed.
17:45:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:45:08 INFO  : Context for 'APU' is selected.
17:45:08 INFO  : System reset is completed.
17:45:11 INFO  : 'after 3000' command is executed.
17:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:45:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:45:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:45:12 INFO  : Context for 'APU' is selected.
17:45:12 INFO  : 'ps7_init' command is executed.
17:45:12 INFO  : 'ps7_post_config' command is executed.
17:45:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:45:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:45:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:45:13 INFO  : Memory regions updated for context APU
17:45:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:45:13 INFO  : 'con' command is executed.
17:45:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:45:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:46:55 INFO  : Disconnected from the channel tcfchan#3.
17:46:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:57 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
17:46:57 INFO  : 'jtag frequency' command is executed.
17:46:57 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
17:46:57 INFO  : Context for 'APU' is selected.
17:46:57 INFO  : System reset is completed.
17:47:00 INFO  : 'after 3000' command is executed.
17:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
17:47:01 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
17:47:01 INFO  : Context for 'APU' is selected.
17:47:01 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
17:47:01 INFO  : 'configparams force-mem-access 1' command is executed.
17:47:01 INFO  : Context for 'APU' is selected.
17:47:01 INFO  : 'ps7_init' command is executed.
17:47:01 INFO  : 'ps7_post_config' command is executed.
17:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:01 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
17:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

17:47:01 INFO  : Memory regions updated for context APU
17:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:47:01 INFO  : 'con' command is executed.
17:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

17:47:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
17:48:01 INFO  : Disconnected from the channel tcfchan#4.
18:04:37 INFO  : Registering command handlers for SDK TCF services
18:04:38 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:04:40 INFO  : XSCT server has started successfully.
18:04:40 INFO  : Successfully done setting XSCT server connection channel  
18:04:40 INFO  : Successfully done setting SDK workspace  
18:04:40 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:04:40 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:04:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557245034000,  Project:1557243684000
18:04:42 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:04:42 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:04:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:04:45 INFO  : 
18:04:46 INFO  : Updating hardware inferred compiler options for uart.
18:04:46 INFO  : Clearing existing target manager status.
18:04:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:59 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:04:59 INFO  : 'jtag frequency' command is executed.
18:04:59 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:59 INFO  : Context for 'APU' is selected.
18:04:59 INFO  : System reset is completed.
18:05:02 INFO  : 'after 3000' command is executed.
18:05:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:05:04 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:05:04 INFO  : Context for 'APU' is selected.
18:05:04 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:05:04 INFO  : 'configparams force-mem-access 1' command is executed.
18:05:04 INFO  : Context for 'APU' is selected.
18:05:04 INFO  : 'ps7_init' command is executed.
18:05:04 INFO  : 'ps7_post_config' command is executed.
18:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:04 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:05:04 INFO  : 'configparams force-mem-access 0' command is executed.
18:05:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:05:04 INFO  : Memory regions updated for context APU
18:05:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:05:04 INFO  : 'con' command is executed.
18:05:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:05:04 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:05:54 INFO  : Disconnected from the channel tcfchan#1.
18:21:01 INFO  : Registering command handlers for SDK TCF services
18:21:02 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:21:04 INFO  : XSCT server has started successfully.
18:21:04 INFO  : Successfully done setting XSCT server connection channel  
18:21:04 INFO  : Successfully done setting SDK workspace  
18:21:04 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:21:04 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:21:06 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557245985000,  Project:1557245034000
18:21:06 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:21:06 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:21:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:21:15 INFO  : 
18:21:16 INFO  : Updating hardware inferred compiler options for uart.
18:21:16 INFO  : Clearing existing target manager status.
18:21:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:24 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:21:24 INFO  : 'jtag frequency' command is executed.
18:21:24 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:24 INFO  : Context for 'APU' is selected.
18:21:24 INFO  : System reset is completed.
18:21:27 INFO  : 'after 3000' command is executed.
18:21:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:21:29 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:21:29 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:29 INFO  : Context for 'APU' is selected.
18:21:29 INFO  : 'ps7_init' command is executed.
18:21:29 INFO  : 'ps7_post_config' command is executed.
18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:29 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:29 INFO  : Memory regions updated for context APU
18:21:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:29 INFO  : 'con' command is executed.
18:21:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:21:29 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:22:08 INFO  : Disconnected from the channel tcfchan#1.
18:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:22:09 INFO  : 'jtag frequency' command is executed.
18:22:09 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:09 INFO  : Context for 'APU' is selected.
18:22:09 INFO  : System reset is completed.
18:22:12 INFO  : 'after 3000' command is executed.
18:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:22:13 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:22:14 INFO  : Context for 'APU' is selected.
18:22:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:22:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:15 INFO  : Context for 'APU' is selected.
18:22:15 INFO  : 'ps7_init' command is executed.
18:22:15 INFO  : 'ps7_post_config' command is executed.
18:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:15 INFO  : Memory regions updated for context APU
18:22:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:15 INFO  : 'con' command is executed.
18:22:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:22:15 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:23:08 INFO  : Disconnected from the channel tcfchan#2.
18:28:21 INFO  : Registering command handlers for SDK TCF services
18:28:22 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:28:24 INFO  : XSCT server has started successfully.
18:28:24 INFO  : Successfully done setting XSCT server connection channel  
18:28:24 INFO  : Successfully done setting SDK workspace  
18:28:24 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:28:24 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:28:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557246373000,  Project:1557245985000
18:28:26 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:28:26 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:28:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:28:35 INFO  : 
18:28:35 INFO  : Updating hardware inferred compiler options for uart.
18:28:35 INFO  : Clearing existing target manager status.
18:28:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:52 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:28:52 INFO  : 'jtag frequency' command is executed.
18:28:52 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:52 INFO  : Context for 'APU' is selected.
18:28:52 INFO  : System reset is completed.
18:28:55 INFO  : 'after 3000' command is executed.
18:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:28:56 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:56 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:56 INFO  : Context for 'APU' is selected.
18:28:56 INFO  : 'ps7_init' command is executed.
18:28:56 INFO  : 'ps7_post_config' command is executed.
18:28:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:57 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:57 INFO  : Memory regions updated for context APU
18:28:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:57 INFO  : 'con' command is executed.
18:28:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:28:57 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:30:49 INFO  : Disconnected from the channel tcfchan#1.
23:10:46 INFO  : Registering command handlers for SDK TCF services
23:10:46 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:10:48 INFO  : XSCT server has started successfully.
23:10:48 INFO  : Successfully done setting XSCT server connection channel  
23:10:48 INFO  : Successfully done setting SDK workspace  
23:10:48 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:10:49 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:13:08 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin
23:13:08 INFO  : Creating new bif file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/fsbl.bif
23:13:09 INFO  : Bootgen command execution is done.
23:14:46 INFO  : Saving repository preferences.
23:14:46 INFO  : Reading in cores from local repositories: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:14:47 INFO  : Cleaning BSP projects in the workspace.
23:14:49 INFO  : Saving repository preferences.
23:41:49 INFO  : Registering command handlers for SDK TCF services
23:41:50 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:41:52 INFO  : XSCT server has started successfully.
23:41:52 INFO  : Successfully done setting XSCT server connection channel  
23:41:52 INFO  : Successfully done setting SDK workspace  
23:41:52 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:41:52 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:41:52 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:41:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557265240000,  Project:1557246373000
23:41:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:41:54 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:41:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:42:00 INFO  : 
23:42:01 INFO  : 
23:42:01 INFO  : 
23:42:03 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
23:42:04 INFO  : Updating hardware inferred compiler options for fsbl.
23:42:05 INFO  : Updating hardware inferred compiler options for uart.
23:42:05 INFO  : Clearing existing target manager status.
23:42:16 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:42:17 INFO  : Bootgen command execution is done.
17:27:44 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:27:49 INFO  : XSCT server has started successfully.
17:31:26 ERROR : (XSDB Server)Chiusura

17:32:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
17:32:36 INFO  : XSCT server has started successfully.
17:32:49 INFO  : Successfully done setting XSCT server connection channel  
17:32:49 INFO  : Successfully done setting SDK workspace  
17:32:52 INFO  : Registering command handlers for SDK TCF services
17:32:55 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
17:32:57 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:32:58 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
17:32:58 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557329052000,  Project:1557265240000
17:32:58 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
17:33:01 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
17:33:01 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
17:33:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:33:19 INFO  : 
17:33:25 INFO  : 
17:33:26 INFO  : 
17:33:28 INFO  : Updating hardware inferred compiler options for fsbl.
17:33:29 INFO  : Updating hardware inferred compiler options for uart.
17:33:29 INFO  : Clearing existing target manager status.
17:33:29 INFO  : Closing and re-opening the MSS file of ther project uart_bsp
17:33:55 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
17:33:57 INFO  : Bootgen command execution is done.
19:24:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1557336240000,  Project:1557329052000
19:24:55 INFO  : Project design_1_wrapper_hw_platform_0's source hardware specification located at /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:24:59 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
19:25:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:25:05 INFO  : 
19:25:05 INFO  : 
19:25:06 INFO  : 
19:25:07 INFO  : Updating hardware inferred compiler options for fsbl.
19:25:08 INFO  : Updating hardware inferred compiler options for uart.
19:25:08 INFO  : Clearing existing target manager status.
19:25:08 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
19:25:08 INFO  : Closing and re-opening the MSS file of ther project uart_bsp
19:25:09 INFO  : Closing and re-opening the MSS file of ther project device_tree_bsp_0
19:25:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:25:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:06:57 INFO  : Registering command handlers for SDK TCF services
18:06:58 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:07:00 INFO  : XSCT server has started successfully.
18:07:00 INFO  : Successfully done setting XSCT server connection channel  
18:07:00 INFO  : Successfully done setting SDK workspace  
18:07:00 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
18:07:00 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:07:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:07:04 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
18:11:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:11:29 INFO  : 'jtag frequency' command is executed.
18:11:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:11:29 INFO  : Context for 'APU' is selected.
18:11:30 INFO  : System reset is completed.
18:11:33 INFO  : 'after 3000' command is executed.
18:11:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:11:34 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:11:34 INFO  : Context for 'APU' is selected.
18:11:34 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:11:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:11:34 INFO  : Context for 'APU' is selected.
18:11:34 INFO  : 'ps7_init' command is executed.
18:11:34 INFO  : 'ps7_post_config' command is executed.
18:11:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:34 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:11:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:11:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:11:34 INFO  : Memory regions updated for context APU
18:11:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:11:35 INFO  : 'con' command is executed.
18:11:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:11:35 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:12:08 INFO  : Disconnected from the channel tcfchan#1.
18:12:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:09 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:12:09 INFO  : 'jtag frequency' command is executed.
18:12:09 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:12:09 INFO  : Context for 'APU' is selected.
18:12:09 INFO  : System reset is completed.
18:12:12 INFO  : 'after 3000' command is executed.
18:12:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:12:14 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:12:14 INFO  : Context for 'APU' is selected.
18:12:15 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:12:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:12:15 INFO  : Context for 'APU' is selected.
18:12:15 INFO  : 'ps7_init' command is executed.
18:12:15 INFO  : 'ps7_post_config' command is executed.
18:12:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:15 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:12:15 INFO  : 'configparams force-mem-access 0' command is executed.
18:12:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:12:15 INFO  : Memory regions updated for context APU
18:12:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:12:16 INFO  : 'con' command is executed.
18:12:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:12:16 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:13:29 INFO  : Disconnected from the channel tcfchan#2.
18:13:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:13:30 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:13:30 INFO  : 'jtag frequency' command is executed.
18:13:30 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:13:30 INFO  : Context for 'APU' is selected.
18:13:30 INFO  : System reset is completed.
18:13:33 INFO  : 'after 3000' command is executed.
18:13:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:13:34 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:13:34 INFO  : Context for 'APU' is selected.
18:13:35 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:13:35 INFO  : 'configparams force-mem-access 1' command is executed.
18:13:35 INFO  : Context for 'APU' is selected.
18:13:36 INFO  : 'ps7_init' command is executed.
18:13:36 INFO  : 'ps7_post_config' command is executed.
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:13:36 INFO  : 'configparams force-mem-access 0' command is executed.
18:13:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:13:36 INFO  : Memory regions updated for context APU
18:13:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:13:36 INFO  : 'con' command is executed.
18:13:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:13:36 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:13:48 INFO  : Disconnected from the channel tcfchan#3.
18:14:57 INFO  : Registering command handlers for SDK TCF services
18:14:58 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:15:00 INFO  : XSCT server has started successfully.
18:15:00 INFO  : Successfully done setting XSCT server connection channel  
18:15:00 INFO  : Successfully done setting SDK workspace  
18:15:00 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
18:15:00 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:15:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:15:05 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
18:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:11 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:16:11 INFO  : 'jtag frequency' command is executed.
18:16:11 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:16:11 INFO  : Context for 'APU' is selected.
18:16:11 INFO  : System reset is completed.
18:16:14 INFO  : 'after 3000' command is executed.
18:16:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:16:16 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:16:16 INFO  : Context for 'APU' is selected.
18:16:16 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:16:16 INFO  : 'configparams force-mem-access 1' command is executed.
18:16:16 INFO  : Context for 'APU' is selected.
18:16:16 INFO  : 'ps7_init' command is executed.
18:16:16 INFO  : 'ps7_post_config' command is executed.
18:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:16 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:16:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:16:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:16:16 INFO  : Memory regions updated for context APU
18:16:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:16:16 INFO  : 'con' command is executed.
18:16:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:16:16 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:19:53 INFO  : Disconnected from the channel tcfchan#1.
18:19:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:19:55 INFO  : 'jtag frequency' command is executed.
18:19:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:19:55 INFO  : Context for 'APU' is selected.
18:19:55 INFO  : System reset is completed.
18:19:58 INFO  : 'after 3000' command is executed.
18:19:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:19:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:19:59 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:20:00 INFO  : 'configparams force-mem-access 1' command is executed.
18:20:00 INFO  : Context for 'APU' is selected.
18:20:00 INFO  : 'ps7_init' command is executed.
18:20:00 INFO  : 'ps7_post_config' command is executed.
18:20:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:01 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:20:01 INFO  : 'configparams force-mem-access 0' command is executed.
18:20:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:20:01 INFO  : Memory regions updated for context APU
18:20:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:20:01 INFO  : 'con' command is executed.
18:20:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:20:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:21:17 INFO  : Disconnected from the channel tcfchan#2.
18:26:27 INFO  : Registering command handlers for SDK TCF services
18:26:28 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:26:30 INFO  : XSCT server has started successfully.
18:26:30 INFO  : Successfully done setting XSCT server connection channel  
18:26:30 INFO  : Successfully done setting SDK workspace  
18:26:30 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
18:26:30 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:26:30 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:26:32 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561739091000,  Project:1557336240000
18:26:32 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:26:33 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
18:26:36 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
18:26:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:40 INFO  : 
18:26:41 INFO  : 
18:26:42 INFO  : 
18:26:42 INFO  : Updating hardware inferred compiler options for fsbl.
18:26:43 INFO  : Updating hardware inferred compiler options for uart.
18:26:43 INFO  : Clearing existing target manager status.
18:26:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:26:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:27:39 INFO  : 'jtag frequency' command is executed.
18:27:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:39 INFO  : Context for 'APU' is selected.
18:27:39 INFO  : System reset is completed.
18:27:42 INFO  : 'after 3000' command is executed.
18:27:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:27:44 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:27:44 INFO  : Context for 'APU' is selected.
18:27:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:27:44 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:44 INFO  : Context for 'APU' is selected.
18:27:44 INFO  : 'ps7_init' command is executed.
18:27:44 INFO  : 'ps7_post_config' command is executed.
18:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:44 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:44 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:44 INFO  : Memory regions updated for context APU
18:27:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:44 INFO  : 'con' command is executed.
18:27:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:27:44 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:28:11 INFO  : Disconnected from the channel tcfchan#1.
18:28:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
18:28:13 INFO  : 'jtag frequency' command is executed.
18:28:13 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
18:28:13 INFO  : Context for 'APU' is selected.
18:28:13 INFO  : System reset is completed.
18:28:16 INFO  : 'after 3000' command is executed.
18:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
18:28:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
18:28:17 INFO  : Context for 'APU' is selected.
18:28:18 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
18:28:18 INFO  : 'configparams force-mem-access 1' command is executed.
18:28:18 INFO  : Context for 'APU' is selected.
18:28:18 INFO  : 'ps7_init' command is executed.
18:28:18 INFO  : 'ps7_post_config' command is executed.
18:28:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:19 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:28:19 INFO  : 'configparams force-mem-access 0' command is executed.
18:28:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

18:28:19 INFO  : Memory regions updated for context APU
18:28:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:28:19 INFO  : 'con' command is executed.
18:28:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

18:28:19 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
18:28:40 INFO  : Disconnected from the channel tcfchan#2.
18:28:53 INFO  : Registering command handlers for SDK TCF services
18:28:54 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
18:28:56 INFO  : XSCT server has started successfully.
18:28:56 INFO  : Successfully done setting XSCT server connection channel  
18:28:56 INFO  : Successfully done setting SDK workspace  
18:28:56 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
18:28:56 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
18:28:56 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
18:29:00 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
18:29:45 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
18:29:47 INFO  : Bootgen command execution is done.
20:02:06 INFO  : Registering command handlers for SDK TCF services
20:02:07 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
20:02:09 INFO  : XSCT server has started successfully.
20:02:09 INFO  : Successfully done setting XSCT server connection channel  
20:02:09 INFO  : Successfully done setting SDK workspace  
20:02:09 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
20:02:09 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
20:02:09 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
20:02:11 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561744841000,  Project:1561739091000
20:02:11 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
20:02:11 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
20:02:15 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
20:02:16 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:02:19 INFO  : 
20:02:20 INFO  : 
20:02:20 INFO  : 
20:02:21 INFO  : Updating hardware inferred compiler options for fsbl.
20:02:22 INFO  : Updating hardware inferred compiler options for uart.
20:02:22 INFO  : Clearing existing target manager status.
20:02:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:02:25 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:02:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:03:00 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:03:00 INFO  : 'jtag frequency' command is executed.
20:03:00 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:03:00 INFO  : Context for 'APU' is selected.
20:03:00 INFO  : System reset is completed.
20:03:03 INFO  : 'after 3000' command is executed.
20:03:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:03:04 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:03:04 INFO  : Context for 'APU' is selected.
20:03:04 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
20:03:04 INFO  : Context for 'APU' is selected.
20:03:04 INFO  : 'ps7_init' command is executed.
20:03:05 INFO  : 'ps7_post_config' command is executed.
20:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:05 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
20:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

20:03:05 INFO  : Memory regions updated for context APU
20:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:03:05 INFO  : 'con' command is executed.
20:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:03:05 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
20:03:45 INFO  : Disconnected from the channel tcfchan#1.
20:04:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:03 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
20:04:03 INFO  : 'jtag frequency' command is executed.
20:04:03 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
20:04:03 INFO  : Context for 'APU' is selected.
20:04:03 INFO  : System reset is completed.
20:04:06 INFO  : 'after 3000' command is executed.
20:04:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
20:04:07 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
20:04:07 INFO  : Context for 'APU' is selected.
20:04:07 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
20:04:07 INFO  : 'configparams force-mem-access 1' command is executed.
20:04:07 INFO  : Context for 'APU' is selected.
20:04:08 INFO  : 'ps7_init' command is executed.
20:04:08 INFO  : 'ps7_post_config' command is executed.
20:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:08 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
20:04:08 INFO  : 'configparams force-mem-access 0' command is executed.
20:04:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

20:04:08 INFO  : Memory regions updated for context APU
20:04:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
20:04:08 INFO  : 'con' command is executed.
20:04:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

20:04:08 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
20:07:03 INFO  : Disconnected from the channel tcfchan#2.
21:06:07 INFO  : Registering command handlers for SDK TCF services
21:06:08 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
21:06:10 INFO  : XSCT server has started successfully.
21:06:10 INFO  : Successfully done setting XSCT server connection channel  
21:06:10 INFO  : Successfully done setting SDK workspace  
21:06:10 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
21:06:10 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:06:10 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:06:13 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561748739000,  Project:1561744841000
21:06:13 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:06:13 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:06:16 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
21:06:18 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:06:21 INFO  : 
21:06:22 INFO  : 
21:06:23 INFO  : 
21:06:23 INFO  : Updating hardware inferred compiler options for fsbl.
21:06:24 INFO  : Updating hardware inferred compiler options for uart.
21:06:24 INFO  : Clearing existing target manager status.
21:06:24 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:06:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:07:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:00 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:07:00 INFO  : 'jtag frequency' command is executed.
21:07:00 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:00 INFO  : Context for 'APU' is selected.
21:07:00 INFO  : System reset is completed.
21:07:03 INFO  : 'after 3000' command is executed.
21:07:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:07:05 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:05 INFO  : Context for 'APU' is selected.
21:07:05 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:05 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:05 INFO  : Context for 'APU' is selected.
21:07:05 INFO  : 'ps7_init' command is executed.
21:07:05 INFO  : 'ps7_post_config' command is executed.
21:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:05 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:05 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:05 INFO  : Memory regions updated for context APU
21:07:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:06 INFO  : 'con' command is executed.
21:07:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:07:06 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:07:16 INFO  : Disconnected from the channel tcfchan#1.
21:07:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:17 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:07:17 INFO  : 'jtag frequency' command is executed.
21:07:17 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:17 INFO  : Context for 'APU' is selected.
21:07:18 INFO  : System reset is completed.
21:07:21 INFO  : 'after 3000' command is executed.
21:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:07:22 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:22 INFO  : Context for 'APU' is selected.
21:07:23 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:23 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:23 INFO  : Context for 'APU' is selected.
21:07:23 INFO  : 'ps7_init' command is executed.
21:07:23 INFO  : 'ps7_post_config' command is executed.
21:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:24 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:24 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:24 INFO  : Memory regions updated for context APU
21:07:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:24 INFO  : 'con' command is executed.
21:07:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:07:24 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:07:31 INFO  : Disconnected from the channel tcfchan#2.
21:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:07:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:07:43 INFO  : 'jtag frequency' command is executed.
21:07:44 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:07:44 INFO  : Context for 'APU' is selected.
21:07:44 INFO  : System reset is completed.
21:07:47 INFO  : 'after 3000' command is executed.
21:07:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:07:48 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:07:48 INFO  : Context for 'APU' is selected.
21:07:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:07:48 INFO  : 'configparams force-mem-access 1' command is executed.
21:07:48 INFO  : Context for 'APU' is selected.
21:07:48 INFO  : 'ps7_init' command is executed.
21:07:48 INFO  : 'ps7_post_config' command is executed.
21:07:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:49 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:07:49 INFO  : 'configparams force-mem-access 0' command is executed.
21:07:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:07:49 INFO  : Memory regions updated for context APU
21:07:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:07:49 INFO  : 'con' command is executed.
21:07:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:07:49 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:09:21 INFO  : Disconnected from the channel tcfchan#3.
21:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:09:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:09:22 INFO  : 'jtag frequency' command is executed.
21:09:22 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:09:22 INFO  : Context for 'APU' is selected.
21:09:22 INFO  : System reset is completed.
21:09:25 INFO  : 'after 3000' command is executed.
21:09:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:09:26 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:09:26 INFO  : Context for 'APU' is selected.
21:09:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:09:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:09:26 INFO  : Context for 'APU' is selected.
21:09:27 INFO  : 'ps7_init' command is executed.
21:09:27 INFO  : 'ps7_post_config' command is executed.
21:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:27 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:09:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:09:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:09:27 INFO  : Memory regions updated for context APU
21:09:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:09:27 INFO  : 'con' command is executed.
21:09:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:09:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:09:31 INFO  : Disconnected from the channel tcfchan#4.
21:13:50 INFO  : Registering command handlers for SDK TCF services
21:13:52 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
21:13:54 INFO  : XSCT server has started successfully.
21:13:54 INFO  : Successfully done setting XSCT server connection channel  
21:13:54 INFO  : Successfully done setting SDK workspace  
21:13:54 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
21:13:54 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:13:54 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:13:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561749193000,  Project:1561748739000
21:13:56 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:13:56 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:13:59 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:14:02 INFO  : 
21:14:03 INFO  : 
21:14:03 INFO  : 
21:14:06 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
21:14:07 INFO  : Updating hardware inferred compiler options for fsbl.
21:14:07 INFO  : Updating hardware inferred compiler options for uart.
21:14:07 INFO  : Clearing existing target manager status.
21:14:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:14:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:14:29 INFO  : 'jtag frequency' command is executed.
21:14:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:14:29 INFO  : Context for 'APU' is selected.
21:14:29 INFO  : System reset is completed.
21:14:32 INFO  : 'after 3000' command is executed.
21:14:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:14:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:14:34 INFO  : Context for 'APU' is selected.
21:14:34 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:14:34 INFO  : 'configparams force-mem-access 1' command is executed.
21:14:34 INFO  : Context for 'APU' is selected.
21:14:34 INFO  : 'ps7_init' command is executed.
21:14:34 INFO  : 'ps7_post_config' command is executed.
21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:14:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:14:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:14:34 INFO  : Memory regions updated for context APU
21:14:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:14:34 INFO  : 'con' command is executed.
21:14:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:14:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:15:24 INFO  : Disconnected from the channel tcfchan#1.
21:15:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:25 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:15:25 INFO  : 'jtag frequency' command is executed.
21:15:25 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:15:25 INFO  : Context for 'APU' is selected.
21:15:26 INFO  : System reset is completed.
21:15:29 INFO  : 'after 3000' command is executed.
21:15:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:15:30 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:15:30 INFO  : Context for 'APU' is selected.
21:15:31 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
21:15:32 INFO  : Context for 'APU' is selected.
21:15:32 INFO  : 'ps7_init' command is executed.
21:15:32 INFO  : 'ps7_post_config' command is executed.
21:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:32 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
21:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:15:32 INFO  : Memory regions updated for context APU
21:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:15:32 INFO  : 'con' command is executed.
21:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:15:32 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:15:54 INFO  : Disconnected from the channel tcfchan#2.
21:31:32 INFO  : Registering command handlers for SDK TCF services
21:31:33 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
21:31:35 INFO  : XSCT server has started successfully.
21:31:35 INFO  : Successfully done setting XSCT server connection channel  
21:31:35 INFO  : Successfully done setting SDK workspace  
21:31:35 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
21:31:35 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:31:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:31:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561749661000,  Project:1561749193000
21:31:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:31:38 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:31:50 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
21:31:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:31:55 INFO  : 
21:31:56 INFO  : 
21:31:57 INFO  : 
21:31:57 INFO  : Updating hardware inferred compiler options for fsbl.
21:31:58 INFO  : Updating hardware inferred compiler options for uart.
21:31:58 INFO  : Clearing existing target manager status.
21:31:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:32:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:32:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:32:33 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:32:33 INFO  : 'jtag frequency' command is executed.
21:32:33 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:32:33 INFO  : Context for 'APU' is selected.
21:32:33 INFO  : System reset is completed.
21:32:36 INFO  : 'after 3000' command is executed.
21:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:32:37 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:32:37 INFO  : Context for 'APU' is selected.
21:32:37 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:32:37 INFO  : 'configparams force-mem-access 1' command is executed.
21:32:37 INFO  : Context for 'APU' is selected.
21:32:38 INFO  : 'ps7_init' command is executed.
21:32:38 INFO  : 'ps7_post_config' command is executed.
21:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:38 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:32:38 INFO  : 'configparams force-mem-access 0' command is executed.
21:32:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:32:38 INFO  : Memory regions updated for context APU
21:32:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:32:38 INFO  : 'con' command is executed.
21:32:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:32:38 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:34:19 INFO  : Disconnected from the channel tcfchan#1.
21:34:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:34:20 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:34:20 INFO  : 'jtag frequency' command is executed.
21:34:20 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:34:20 INFO  : Context for 'APU' is selected.
21:34:21 INFO  : System reset is completed.
21:34:24 INFO  : 'after 3000' command is executed.
21:34:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:34:25 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:34:25 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:34:26 INFO  : 'configparams force-mem-access 1' command is executed.
21:34:26 INFO  : Context for 'APU' is selected.
21:34:26 INFO  : 'ps7_init' command is executed.
21:34:26 INFO  : 'ps7_post_config' command is executed.
21:34:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:34:27 INFO  : 'configparams force-mem-access 0' command is executed.
21:34:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:34:27 INFO  : Memory regions updated for context APU
21:34:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:34:27 INFO  : 'con' command is executed.
21:34:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:34:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:35:00 INFO  : Disconnected from the channel tcfchan#2.
21:35:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:01 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:35:01 INFO  : 'jtag frequency' command is executed.
21:35:01 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:01 INFO  : Context for 'APU' is selected.
21:35:01 INFO  : System reset is completed.
21:35:04 INFO  : 'after 3000' command is executed.
21:35:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:35:06 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:06 INFO  : Context for 'APU' is selected.
21:35:06 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:06 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:06 INFO  : Context for 'APU' is selected.
21:35:06 INFO  : 'ps7_init' command is executed.
21:35:06 INFO  : 'ps7_post_config' command is executed.
21:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:06 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:06 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:06 INFO  : Memory regions updated for context APU
21:35:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:06 INFO  : 'con' command is executed.
21:35:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:35:06 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:35:38 INFO  : Disconnected from the channel tcfchan#3.
21:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:35:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:35:39 INFO  : 'jtag frequency' command is executed.
21:35:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:35:39 INFO  : Context for 'APU' is selected.
21:35:40 INFO  : System reset is completed.
21:35:43 INFO  : 'after 3000' command is executed.
21:35:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:35:44 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:35:44 INFO  : Context for 'APU' is selected.
21:35:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:35:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:35:44 INFO  : Context for 'APU' is selected.
21:35:44 INFO  : 'ps7_init' command is executed.
21:35:44 INFO  : 'ps7_post_config' command is executed.
21:35:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:35:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:35:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:35:45 INFO  : Memory regions updated for context APU
21:35:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:35:45 INFO  : 'con' command is executed.
21:35:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:35:45 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:37:00 INFO  : Disconnected from the channel tcfchan#4.
21:41:58 INFO  : Registering command handlers for SDK TCF services
21:41:59 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
21:42:01 INFO  : XSCT server has started successfully.
21:42:01 INFO  : Successfully done setting XSCT server connection channel  
21:42:01 INFO  : Successfully done setting SDK workspace  
21:42:01 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
21:42:01 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:42:01 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:42:03 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561750892000,  Project:1561749661000
21:42:03 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:42:04 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:42:07 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
21:42:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:42:12 INFO  : 
21:42:12 INFO  : 
21:42:13 INFO  : 
21:42:14 INFO  : Updating hardware inferred compiler options for fsbl.
21:42:15 INFO  : Updating hardware inferred compiler options for uart.
21:42:15 INFO  : Clearing existing target manager status.
21:42:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
21:42:18 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:43:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:43:39 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:43:39 INFO  : 'jtag frequency' command is executed.
21:43:39 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:43:39 INFO  : Context for 'APU' is selected.
21:43:40 INFO  : System reset is completed.
21:43:43 INFO  : 'after 3000' command is executed.
21:43:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:43:44 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:43:44 INFO  : Context for 'APU' is selected.
21:43:44 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:43:44 INFO  : 'configparams force-mem-access 1' command is executed.
21:43:44 INFO  : Context for 'APU' is selected.
21:43:44 INFO  : 'ps7_init' command is executed.
21:43:44 INFO  : 'ps7_post_config' command is executed.
21:43:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:45 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:43:45 INFO  : 'configparams force-mem-access 0' command is executed.
21:43:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:43:45 INFO  : Memory regions updated for context APU
21:43:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:43:45 INFO  : 'con' command is executed.
21:43:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:43:45 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:44:05 INFO  : Disconnected from the channel tcfchan#1.
21:53:56 INFO  : Registering command handlers for SDK TCF services
21:53:57 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
21:54:00 INFO  : XSCT server has started successfully.
21:54:00 INFO  : Successfully done setting XSCT server connection channel  
21:54:00 INFO  : Successfully done setting SDK workspace  
21:54:00 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
21:54:00 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:54:00 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
21:54:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561751586000,  Project:1561750892000
21:54:02 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
21:54:02 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
21:54:06 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
21:54:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
21:54:10 INFO  : 
21:54:11 INFO  : 
21:54:12 INFO  : 
21:54:13 INFO  : Updating hardware inferred compiler options for fsbl.
21:54:13 INFO  : Updating hardware inferred compiler options for uart.
21:54:13 INFO  : Clearing existing target manager status.
21:55:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:55:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:55:08 INFO  : 'jtag frequency' command is executed.
21:55:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:55:08 INFO  : Context for 'APU' is selected.
21:55:08 INFO  : System reset is completed.
21:55:11 INFO  : 'after 3000' command is executed.
21:55:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:55:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:55:12 INFO  : Context for 'APU' is selected.
21:55:13 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
21:55:13 INFO  : Context for 'APU' is selected.
21:55:13 INFO  : 'ps7_init' command is executed.
21:55:13 INFO  : 'ps7_post_config' command is executed.
21:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:13 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
21:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:55:13 INFO  : Memory regions updated for context APU
21:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:55:13 INFO  : 'con' command is executed.
21:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:55:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:56:13 INFO  : Disconnected from the channel tcfchan#1.
21:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:14 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:56:14 INFO  : 'jtag frequency' command is executed.
21:56:14 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:14 INFO  : Context for 'APU' is selected.
21:56:15 INFO  : System reset is completed.
21:56:18 INFO  : 'after 3000' command is executed.
21:56:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:56:19 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:19 INFO  : Context for 'APU' is selected.
21:56:20 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:20 INFO  : Context for 'APU' is selected.
21:56:20 INFO  : 'ps7_init' command is executed.
21:56:20 INFO  : 'ps7_post_config' command is executed.
21:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
21:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:56:21 INFO  : Memory regions updated for context APU
21:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:56:21 INFO  : 'con' command is executed.
21:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:56:21 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:56:54 INFO  : Disconnected from the channel tcfchan#2.
21:56:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:56:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:56:55 INFO  : 'jtag frequency' command is executed.
21:56:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:56:55 INFO  : Context for 'APU' is selected.
21:56:55 INFO  : System reset is completed.
21:56:58 INFO  : 'after 3000' command is executed.
21:56:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:56:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:56:59 INFO  : Context for 'APU' is selected.
21:56:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:56:59 INFO  : 'configparams force-mem-access 1' command is executed.
21:56:59 INFO  : Context for 'APU' is selected.
21:56:59 INFO  : 'ps7_init' command is executed.
21:56:59 INFO  : 'ps7_post_config' command is executed.
21:56:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:00 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:00 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:00 INFO  : Memory regions updated for context APU
21:57:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:00 INFO  : 'con' command is executed.
21:57:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:57:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:57:52 INFO  : Disconnected from the channel tcfchan#3.
21:57:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:57:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:57:54 INFO  : 'jtag frequency' command is executed.
21:57:54 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:57:54 INFO  : Context for 'APU' is selected.
21:57:54 INFO  : System reset is completed.
21:57:57 INFO  : 'after 3000' command is executed.
21:57:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:57:58 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:57:58 INFO  : Context for 'APU' is selected.
21:57:58 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:57:58 INFO  : 'configparams force-mem-access 1' command is executed.
21:57:58 INFO  : Context for 'APU' is selected.
21:57:58 INFO  : 'ps7_init' command is executed.
21:57:58 INFO  : 'ps7_post_config' command is executed.
21:57:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:59 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:57:59 INFO  : 'configparams force-mem-access 0' command is executed.
21:57:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:57:59 INFO  : Memory regions updated for context APU
21:57:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:57:59 INFO  : 'con' command is executed.
21:57:59 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:57:59 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:58:28 INFO  : Disconnected from the channel tcfchan#4.
21:58:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:58:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
21:58:29 INFO  : 'jtag frequency' command is executed.
21:58:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:58:29 INFO  : Context for 'APU' is selected.
21:58:29 INFO  : System reset is completed.
21:58:32 INFO  : 'after 3000' command is executed.
21:58:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
21:58:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
21:58:33 INFO  : Context for 'APU' is selected.
21:58:33 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
21:58:33 INFO  : 'configparams force-mem-access 1' command is executed.
21:58:34 INFO  : Context for 'APU' is selected.
21:58:34 INFO  : 'ps7_init' command is executed.
21:58:34 INFO  : 'ps7_post_config' command is executed.
21:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:34 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:58:34 INFO  : 'configparams force-mem-access 0' command is executed.
21:58:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

21:58:34 INFO  : Memory regions updated for context APU
21:58:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:58:34 INFO  : 'con' command is executed.
21:58:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

21:58:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
21:59:37 INFO  : Disconnected from the channel tcfchan#5.
22:09:33 INFO  : Registering command handlers for SDK TCF services
22:09:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
22:09:36 INFO  : XSCT server has started successfully.
22:09:36 INFO  : Successfully done setting XSCT server connection channel  
22:09:36 INFO  : Successfully done setting SDK workspace  
22:09:36 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
22:09:36 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
22:09:36 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:09:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561752512000,  Project:1561751586000
22:09:38 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
22:09:39 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:09:51 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
22:09:52 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:09:56 INFO  : 
22:09:57 INFO  : 
22:09:58 INFO  : 
22:09:59 INFO  : Updating hardware inferred compiler options for fsbl.
22:09:59 INFO  : Updating hardware inferred compiler options for uart.
22:09:59 INFO  : Clearing existing target manager status.
22:10:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:10:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:10:54 INFO  : 'jtag frequency' command is executed.
22:10:54 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:10:54 INFO  : Context for 'APU' is selected.
22:10:55 INFO  : System reset is completed.
22:10:58 INFO  : 'after 3000' command is executed.
22:10:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:10:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:10:59 INFO  : Context for 'APU' is selected.
22:10:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:10:59 INFO  : 'configparams force-mem-access 1' command is executed.
22:10:59 INFO  : Context for 'APU' is selected.
22:10:59 INFO  : 'ps7_init' command is executed.
22:10:59 INFO  : 'ps7_post_config' command is executed.
22:10:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:10:59 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:10:59 INFO  : 'configparams force-mem-access 0' command is executed.
22:10:59 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:11:00 INFO  : Memory regions updated for context APU
22:11:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:11:00 INFO  : 'con' command is executed.
22:11:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:11:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:11:59 INFO  : Disconnected from the channel tcfchan#1.
22:24:00 INFO  : Registering command handlers for SDK TCF services
22:24:01 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
22:24:03 INFO  : XSCT server has started successfully.
22:24:03 INFO  : Successfully done setting XSCT server connection channel  
22:24:03 INFO  : Successfully done setting SDK workspace  
22:24:03 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
22:24:03 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
22:24:03 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
22:24:05 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561753068000,  Project:1561752512000
22:24:05 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
22:24:06 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
22:24:18 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
22:24:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
22:24:23 INFO  : 
22:24:24 INFO  : 
22:24:25 INFO  : 
22:24:26 INFO  : Updating hardware inferred compiler options for fsbl.
22:24:27 INFO  : Updating hardware inferred compiler options for uart.
22:24:27 INFO  : Clearing existing target manager status.
22:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:29 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:25:29 INFO  : 'jtag frequency' command is executed.
22:25:29 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:29 INFO  : Context for 'APU' is selected.
22:25:29 INFO  : System reset is completed.
22:25:32 INFO  : 'after 3000' command is executed.
22:25:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:25:33 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:33 INFO  : Context for 'APU' is selected.
22:25:33 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:25:33 INFO  : 'configparams force-mem-access 1' command is executed.
22:25:33 INFO  : Context for 'APU' is selected.
22:25:34 INFO  : 'ps7_init' command is executed.
22:25:34 INFO  : 'ps7_post_config' command is executed.
22:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:25:34 INFO  : 'configparams force-mem-access 0' command is executed.
22:25:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:25:34 INFO  : Memory regions updated for context APU
22:25:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:25:34 INFO  : 'con' command is executed.
22:25:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:25:34 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:25:53 INFO  : Disconnected from the channel tcfchan#1.
22:25:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:25:54 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:25:54 INFO  : 'jtag frequency' command is executed.
22:25:54 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:25:54 INFO  : Context for 'APU' is selected.
22:25:54 INFO  : System reset is completed.
22:25:57 INFO  : 'after 3000' command is executed.
22:25:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:25:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:25:59 INFO  : Context for 'APU' is selected.
22:26:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:26:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:26:00 INFO  : Context for 'APU' is selected.
22:26:00 INFO  : 'ps7_init' command is executed.
22:26:00 INFO  : 'ps7_post_config' command is executed.
22:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:00 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:26:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:26:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:26:00 INFO  : Memory regions updated for context APU
22:26:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:26:01 INFO  : 'con' command is executed.
22:26:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:26:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:27:03 INFO  : Disconnected from the channel tcfchan#2.
22:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:04 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:27:04 INFO  : 'jtag frequency' command is executed.
22:27:04 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:27:04 INFO  : Context for 'APU' is selected.
22:27:04 INFO  : System reset is completed.
22:27:07 INFO  : 'after 3000' command is executed.
22:27:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:27:08 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:27:08 INFO  : Context for 'APU' is selected.
22:27:08 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:27:08 INFO  : 'configparams force-mem-access 1' command is executed.
22:27:08 INFO  : Context for 'APU' is selected.
22:27:09 INFO  : 'ps7_init' command is executed.
22:27:09 INFO  : 'ps7_post_config' command is executed.
22:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:09 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:27:09 INFO  : 'configparams force-mem-access 0' command is executed.
22:27:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:27:09 INFO  : Memory regions updated for context APU
22:27:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:27:09 INFO  : 'con' command is executed.
22:27:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:27:09 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:28:42 INFO  : Disconnected from the channel tcfchan#3.
22:28:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:28:43 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:28:43 INFO  : 'jtag frequency' command is executed.
22:28:43 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:28:43 INFO  : Context for 'APU' is selected.
22:28:43 INFO  : System reset is completed.
22:28:46 INFO  : 'after 3000' command is executed.
22:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:28:48 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:28:48 INFO  : Context for 'APU' is selected.
22:28:48 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:28:48 INFO  : 'configparams force-mem-access 1' command is executed.
22:28:48 INFO  : Context for 'APU' is selected.
22:28:48 INFO  : 'ps7_init' command is executed.
22:28:48 INFO  : 'ps7_post_config' command is executed.
22:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:48 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:28:48 INFO  : 'configparams force-mem-access 0' command is executed.
22:28:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:28:48 INFO  : Memory regions updated for context APU
22:28:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:28:48 INFO  : 'con' command is executed.
22:28:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:28:48 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:29:20 INFO  : Disconnected from the channel tcfchan#4.
22:29:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:29:21 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:29:21 INFO  : 'jtag frequency' command is executed.
22:29:21 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:29:21 INFO  : Context for 'APU' is selected.
22:29:21 INFO  : System reset is completed.
22:29:24 INFO  : 'after 3000' command is executed.
22:29:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:29:26 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:29:26 INFO  : Context for 'APU' is selected.
22:29:26 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:29:26 INFO  : 'configparams force-mem-access 1' command is executed.
22:29:26 INFO  : Context for 'APU' is selected.
22:29:26 INFO  : 'ps7_init' command is executed.
22:29:26 INFO  : 'ps7_post_config' command is executed.
22:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:26 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:29:26 INFO  : 'configparams force-mem-access 0' command is executed.
22:29:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:29:26 INFO  : Memory regions updated for context APU
22:29:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:29:26 INFO  : 'con' command is executed.
22:29:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:29:26 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:30:54 INFO  : Disconnected from the channel tcfchan#5.
22:30:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:30:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:30:55 INFO  : 'jtag frequency' command is executed.
22:30:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:30:55 INFO  : Context for 'APU' is selected.
22:30:56 INFO  : System reset is completed.
22:30:59 INFO  : 'after 3000' command is executed.
22:30:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:31:00 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:00 INFO  : Context for 'APU' is selected.
22:31:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:00 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:00 INFO  : Context for 'APU' is selected.
22:31:00 INFO  : 'ps7_init' command is executed.
22:31:00 INFO  : 'ps7_post_config' command is executed.
22:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:00 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:00 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:00 INFO  : Memory regions updated for context APU
22:31:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:00 INFO  : 'con' command is executed.
22:31:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:31:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:31:15 INFO  : Disconnected from the channel tcfchan#6.
22:31:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:31:16 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
22:31:16 INFO  : 'jtag frequency' command is executed.
22:31:16 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
22:31:16 INFO  : Context for 'APU' is selected.
22:31:17 INFO  : System reset is completed.
22:31:20 INFO  : 'after 3000' command is executed.
22:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
22:31:21 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
22:31:21 INFO  : Context for 'APU' is selected.
22:31:21 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
22:31:21 INFO  : 'configparams force-mem-access 1' command is executed.
22:31:21 INFO  : Context for 'APU' is selected.
22:31:21 INFO  : 'ps7_init' command is executed.
22:31:21 INFO  : 'ps7_post_config' command is executed.
22:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:21 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
22:31:21 INFO  : 'configparams force-mem-access 0' command is executed.
22:31:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

22:31:21 INFO  : Memory regions updated for context APU
22:31:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
22:31:22 INFO  : 'con' command is executed.
22:31:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

22:31:22 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
22:32:30 INFO  : Disconnected from the channel tcfchan#7.
23:03:24 INFO  : Registering command handlers for SDK TCF services
23:03:26 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:03:29 INFO  : XSCT server has started successfully.
23:03:29 INFO  : Successfully done setting XSCT server connection channel  
23:03:29 INFO  : Successfully done setting SDK workspace  
23:03:29 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:03:29 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:03:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:03:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561755688000,  Project:1561753068000
23:03:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:03:31 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:03:44 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
23:03:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:03:50 INFO  : 
23:03:51 INFO  : 
23:03:52 INFO  : 
23:03:53 INFO  : Updating hardware inferred compiler options for fsbl.
23:03:54 INFO  : Updating hardware inferred compiler options for uart.
23:03:54 INFO  : Clearing existing target manager status.
23:05:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:05:28 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:05:28 INFO  : 'jtag frequency' command is executed.
23:05:28 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:05:28 INFO  : Context for 'APU' is selected.
23:05:28 INFO  : System reset is completed.
23:05:31 INFO  : 'after 3000' command is executed.
23:05:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:05:32 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:05:32 INFO  : Context for 'APU' is selected.
23:05:32 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:05:32 INFO  : 'configparams force-mem-access 1' command is executed.
23:05:32 INFO  : Context for 'APU' is selected.
23:05:33 INFO  : 'ps7_init' command is executed.
23:05:33 INFO  : 'ps7_post_config' command is executed.
23:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:33 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:05:33 INFO  : 'configparams force-mem-access 0' command is executed.
23:05:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

23:05:33 INFO  : Memory regions updated for context APU
23:05:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:05:33 INFO  : 'con' command is executed.
23:05:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:05:33 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
23:05:53 INFO  : Disconnected from the channel tcfchan#1.
23:06:34 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:06:35 INFO  : Bootgen command execution is done.
23:07:04 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:07:06 INFO  : Bootgen command execution is done.
23:24:50 INFO  : Registering command handlers for SDK TCF services
23:24:51 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
23:24:53 INFO  : XSCT server has started successfully.
23:24:53 INFO  : Successfully done setting XSCT server connection channel  
23:24:53 INFO  : Successfully done setting SDK workspace  
23:24:53 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
23:24:53 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:24:53 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
23:24:55 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561756960000,  Project:1561755688000
23:24:55 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
23:24:55 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
23:24:59 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
23:25:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
23:25:03 INFO  : 
23:25:04 INFO  : 
23:25:05 INFO  : 
23:25:05 INFO  : Updating hardware inferred compiler options for fsbl.
23:25:06 INFO  : Updating hardware inferred compiler options for uart.
23:25:06 INFO  : Clearing existing target manager status.
23:25:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:13 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:25:13 INFO  : 'jtag frequency' command is executed.
23:25:13 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:13 INFO  : Context for 'APU' is selected.
23:25:13 INFO  : System reset is completed.
23:25:16 INFO  : 'after 3000' command is executed.
23:25:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:25:17 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:25:18 INFO  : Context for 'APU' is selected.
23:25:18 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:25:18 INFO  : 'configparams force-mem-access 1' command is executed.
23:25:18 INFO  : Context for 'APU' is selected.
23:25:18 INFO  : 'ps7_init' command is executed.
23:25:18 INFO  : 'ps7_post_config' command is executed.
23:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:18 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:25:18 INFO  : 'configparams force-mem-access 0' command is executed.
23:25:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

23:25:18 INFO  : Memory regions updated for context APU
23:25:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:25:18 INFO  : 'con' command is executed.
23:25:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:25:18 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
23:25:54 INFO  : Disconnected from the channel tcfchan#1.
23:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:25:56 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
23:25:56 INFO  : 'jtag frequency' command is executed.
23:25:56 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
23:25:56 INFO  : Context for 'APU' is selected.
23:25:56 INFO  : System reset is completed.
23:25:59 INFO  : 'after 3000' command is executed.
23:25:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
23:26:00 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
23:26:00 INFO  : Context for 'APU' is selected.
23:26:01 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
23:26:01 INFO  : 'configparams force-mem-access 1' command is executed.
23:26:01 INFO  : Context for 'APU' is selected.
23:26:02 INFO  : 'ps7_init' command is executed.
23:26:02 INFO  : 'ps7_post_config' command is executed.
23:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:02 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
23:26:02 INFO  : 'configparams force-mem-access 0' command is executed.
23:26:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

23:26:02 INFO  : Memory regions updated for context APU
23:26:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
23:26:02 INFO  : 'con' command is executed.
23:26:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

23:26:02 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
23:26:23 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:26:24 INFO  : Bootgen command execution is done.
23:26:59 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
23:27:00 INFO  : Bootgen command execution is done.
02:18:53 INFO  : Disconnected from the channel tcfchan#2.
02:18:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:18:55 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:18:55 INFO  : 'jtag frequency' command is executed.
02:18:55 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:18:55 INFO  : Context for 'APU' is selected.
02:18:55 INFO  : System reset is completed.
02:18:58 INFO  : 'after 3000' command is executed.
02:18:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:18:59 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:18:59 INFO  : Context for 'APU' is selected.
02:18:59 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:18:59 INFO  : 'configparams force-mem-access 1' command is executed.
02:18:59 INFO  : Context for 'APU' is selected.
02:18:59 INFO  : 'ps7_init' command is executed.
02:18:59 INFO  : 'ps7_post_config' command is executed.
02:18:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:00 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:19:00 INFO  : 'configparams force-mem-access 0' command is executed.
02:19:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

02:19:00 INFO  : Memory regions updated for context APU
02:19:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:19:00 INFO  : 'con' command is executed.
02:19:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:19:00 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
02:19:26 INFO  : Disconnected from the channel tcfchan#3.
02:26:31 INFO  : Registering command handlers for SDK TCF services
02:26:32 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
02:26:34 INFO  : XSCT server has started successfully.
02:26:34 INFO  : Successfully done setting XSCT server connection channel  
02:26:34 INFO  : Successfully done setting SDK workspace  
02:26:34 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
02:26:34 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
02:26:35 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
02:26:36 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561767960000,  Project:1561756960000
02:26:36 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
02:26:37 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
02:26:40 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
02:26:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
02:26:44 INFO  : 
02:26:45 INFO  : 
02:26:46 INFO  : 
02:26:47 INFO  : Updating hardware inferred compiler options for fsbl.
02:26:48 INFO  : Updating hardware inferred compiler options for uart.
02:26:48 INFO  : Clearing existing target manager status.
02:27:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:27:06 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
02:27:06 INFO  : 'jtag frequency' command is executed.
02:27:06 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:27:06 INFO  : Context for 'APU' is selected.
02:27:06 INFO  : System reset is completed.
02:27:09 INFO  : 'after 3000' command is executed.
02:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
02:27:10 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
02:27:10 INFO  : Context for 'APU' is selected.
02:27:10 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
02:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
02:27:10 INFO  : Context for 'APU' is selected.
02:27:11 INFO  : 'ps7_init' command is executed.
02:27:11 INFO  : 'ps7_post_config' command is executed.
02:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:11 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:27:11 INFO  : 'configparams force-mem-access 0' command is executed.
02:27:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

02:27:11 INFO  : Memory regions updated for context APU
02:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:27:11 INFO  : 'con' command is executed.
02:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

02:27:11 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
02:28:05 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
02:28:06 INFO  : Bootgen command execution is done.
02:28:41 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
02:28:42 INFO  : Bootgen command execution is done.
02:33:04 INFO  : Disconnected from the channel tcfchan#1.
12:17:28 INFO  : Registering command handlers for SDK TCF services
12:17:34 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
12:17:38 INFO  : XSCT server has started successfully.
12:17:38 INFO  : Successfully done setting XSCT server connection channel  
12:17:44 INFO  : Successfully done setting SDK workspace  
12:17:44 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
12:17:46 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
12:17:46 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:17:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561803343000,  Project:1561767960000
12:17:54 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
12:17:54 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:18:04 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
12:18:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:18:09 INFO  : 
12:18:15 INFO  : 
12:18:17 INFO  : 
12:18:18 INFO  : Updating hardware inferred compiler options for fsbl.
12:18:19 INFO  : Updating hardware inferred compiler options for uart.
12:18:19 INFO  : Clearing existing target manager status.
12:18:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:56 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:18:56 INFO  : 'jtag frequency' command is executed.
12:18:56 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:18:56 INFO  : Context for 'APU' is selected.
12:18:56 INFO  : System reset is completed.
12:18:59 INFO  : 'after 3000' command is executed.
12:18:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:19:00 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:00 INFO  : Context for 'APU' is selected.
12:19:00 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:00 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:00 INFO  : Context for 'APU' is selected.
12:19:01 INFO  : 'ps7_init' command is executed.
12:19:01 INFO  : 'ps7_post_config' command is executed.
12:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:01 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:01 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:01 INFO  : Memory regions updated for context APU
12:19:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:01 INFO  : 'con' command is executed.
12:19:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:19:01 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:19:48 INFO  : Disconnected from the channel tcfchan#1.
12:19:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:49 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:19:49 INFO  : 'jtag frequency' command is executed.
12:19:49 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:19:49 INFO  : Context for 'APU' is selected.
12:19:49 INFO  : System reset is completed.
12:19:52 INFO  : 'after 3000' command is executed.
12:19:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:19:53 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:19:53 INFO  : Context for 'APU' is selected.
12:19:55 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:19:55 INFO  : 'configparams force-mem-access 1' command is executed.
12:19:55 INFO  : Context for 'APU' is selected.
12:19:55 INFO  : 'ps7_init' command is executed.
12:19:55 INFO  : 'ps7_post_config' command is executed.
12:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:55 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:19:55 INFO  : 'configparams force-mem-access 0' command is executed.
12:19:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:19:55 INFO  : Memory regions updated for context APU
12:19:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:19:55 INFO  : 'con' command is executed.
12:19:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:19:55 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:20:17 INFO  : Disconnected from the channel tcfchan#2.
12:20:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:19 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:20:19 INFO  : 'jtag frequency' command is executed.
12:20:19 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:20:19 INFO  : Context for 'APU' is selected.
12:20:19 INFO  : System reset is completed.
12:20:22 INFO  : 'after 3000' command is executed.
12:20:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:20:23 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:20:23 INFO  : Context for 'APU' is selected.
12:20:23 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:20:23 INFO  : 'configparams force-mem-access 1' command is executed.
12:20:23 INFO  : Context for 'APU' is selected.
12:20:23 INFO  : 'ps7_init' command is executed.
12:20:23 INFO  : 'ps7_post_config' command is executed.
12:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:23 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:20:23 INFO  : 'configparams force-mem-access 0' command is executed.
12:20:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:20:23 INFO  : Memory regions updated for context APU
12:20:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:20:24 INFO  : 'con' command is executed.
12:20:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:20:24 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:21:21 INFO  : Disconnected from the channel tcfchan#3.
12:21:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:22 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:21:22 INFO  : 'jtag frequency' command is executed.
12:21:22 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:21:22 INFO  : Context for 'APU' is selected.
12:21:22 INFO  : System reset is completed.
12:21:25 INFO  : 'after 3000' command is executed.
12:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:21:27 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:21:27 INFO  : Context for 'APU' is selected.
12:21:27 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:21:27 INFO  : 'configparams force-mem-access 1' command is executed.
12:21:27 INFO  : Context for 'APU' is selected.
12:21:27 INFO  : 'ps7_init' command is executed.
12:21:27 INFO  : 'ps7_post_config' command is executed.
12:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:27 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:21:27 INFO  : 'configparams force-mem-access 0' command is executed.
12:21:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:21:27 INFO  : Memory regions updated for context APU
12:21:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:21:27 INFO  : 'con' command is executed.
12:21:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:21:27 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:23:36 INFO  : Disconnected from the channel tcfchan#4.
12:23:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:23:38 INFO  : 'jtag frequency' command is executed.
12:23:38 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:23:38 INFO  : Context for 'APU' is selected.
12:23:38 INFO  : System reset is completed.
12:23:41 INFO  : 'after 3000' command is executed.
12:23:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:23:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:23:42 INFO  : Context for 'APU' is selected.
12:23:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:23:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:23:42 INFO  : Context for 'APU' is selected.
12:23:42 INFO  : 'ps7_init' command is executed.
12:23:42 INFO  : 'ps7_post_config' command is executed.
12:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:42 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:23:42 INFO  : 'configparams force-mem-access 0' command is executed.
12:23:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:23:42 INFO  : Memory regions updated for context APU
12:23:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:23:43 INFO  : 'con' command is executed.
12:23:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:23:43 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:24:07 INFO  : Disconnected from the channel tcfchan#5.
12:24:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:08 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:24:08 INFO  : 'jtag frequency' command is executed.
12:24:08 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:08 INFO  : Context for 'APU' is selected.
12:24:08 INFO  : System reset is completed.
12:24:11 INFO  : 'after 3000' command is executed.
12:24:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:24:12 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:12 INFO  : Context for 'APU' is selected.
12:24:12 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:24:12 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:12 INFO  : Context for 'APU' is selected.
12:24:12 INFO  : 'ps7_init' command is executed.
12:24:12 INFO  : 'ps7_post_config' command is executed.
12:24:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:13 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:13 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:13 INFO  : Memory regions updated for context APU
12:24:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:13 INFO  : 'con' command is executed.
12:24:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:24:13 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:24:33 INFO  : Disconnected from the channel tcfchan#6.
12:24:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:24:34 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:24:34 INFO  : 'jtag frequency' command is executed.
12:24:34 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:24:34 INFO  : Context for 'APU' is selected.
12:24:34 INFO  : System reset is completed.
12:24:37 INFO  : 'after 3000' command is executed.
12:24:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:24:38 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:24:38 INFO  : Context for 'APU' is selected.
12:24:38 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:24:38 INFO  : 'configparams force-mem-access 1' command is executed.
12:24:38 INFO  : Context for 'APU' is selected.
12:24:39 INFO  : 'ps7_init' command is executed.
12:24:39 INFO  : 'ps7_post_config' command is executed.
12:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:39 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:24:39 INFO  : 'configparams force-mem-access 0' command is executed.
12:24:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:24:39 INFO  : Memory regions updated for context APU
12:24:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:24:39 INFO  : 'con' command is executed.
12:24:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:24:39 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:24:49 INFO  : Disconnected from the channel tcfchan#7.
12:37:26 INFO  : Registering command handlers for SDK TCF services
12:37:27 INFO  : Launching XSCT server: xsct -n -interactive /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/temp_xsdb_launch_script.tcl
12:37:29 INFO  : XSCT server has started successfully.
12:37:29 INFO  : Successfully done setting XSCT server connection channel  
12:37:29 INFO  : Successfully done setting SDK workspace  
12:37:29 INFO  : Restoring local repository preferences: 
		 /home/andrea/linux_on_zybo/device-tree-xlnx
12:37:29 INFO  : Processing command line option -hwspec /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
12:37:29 INFO  : Checking for hwspec changes in the project design_1_wrapper_hw_platform_0.
12:37:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1561804321000,  Project:1561803343000
12:37:31 INFO  : The hardware specification for project 'design_1_wrapper_hw_platform_0' is different from /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf.
12:37:31 INFO  : Copied contents of /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper.hdf into /design_1_wrapper_hw_platform_0/system.hdf.
12:37:43 INFO  : BSP Project P/device_tree_bsp_0 has been successfully migrated.
12:37:44 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:37:48 INFO  : 
12:37:49 INFO  : 
12:37:50 INFO  : 
12:37:50 INFO  : Updating hardware inferred compiler options for fsbl.
12:37:51 INFO  : Updating hardware inferred compiler options for uart.
12:37:51 INFO  : Clearing existing target manager status.
12:38:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:38:38 INFO  : Jtag cable 'Digilent Zybo 210279652574A' is selected.
12:38:38 INFO  : 'jtag frequency' command is executed.
12:38:38 INFO  : Sourcing of '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:38:38 INFO  : Context for 'APU' is selected.
12:38:38 INFO  : System reset is completed.
12:38:41 INFO  : 'after 3000' command is executed.
12:38:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1' command is executed.
12:38:42 INFO  : FPGA configured successfully with bitstream "/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit"
12:38:42 INFO  : Context for 'APU' is selected.
12:38:42 INFO  : Hardware design information is loaded from '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf'.
12:38:42 INFO  : 'configparams force-mem-access 1' command is executed.
12:38:42 INFO  : Context for 'APU' is selected.
12:38:43 INFO  : 'ps7_init' command is executed.
12:38:43 INFO  : 'ps7_post_config' command is executed.
12:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:43 INFO  : The application '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:38:43 INFO  : 'configparams force-mem-access 0' command is executed.
12:38:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
rst -system
after 3000
targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279652574A" && level==0} -index 1
fpga -file /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/design_1_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
loadhw -hw /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/design_1_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
dow /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/uart/Debug/uart.elf
configparams force-mem-access 0
----------------End of Script----------------

12:38:43 INFO  : Memory regions updated for context APU
12:38:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:38:43 INFO  : 'con' command is executed.
12:38:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279652574A"} -index 0
con
----------------End of Script----------------

12:38:43 INFO  : Launch script is exported to file '/home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_uart.elf_on_local.tcl'
12:40:01 INFO  : Invoking Bootgen: bootgen -image fsbl.bif -arch zynq -o /home/andrea/SE_workspace/UARTWithInterrupt/UARTWithInterrupt.sdk/fsbl/bootimage/BOOT.bin -w on
12:40:03 INFO  : Bootgen command execution is done.
13:10:45 INFO  : Disconnected from the channel tcfchan#1.
