Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'top'

Design Information
------------------
Command Line   : map -intstyle ise -p xc6slx150-fgg484-2 -w -logic_opt off -ol
high -t 1 -xt 0 -register_duplication off -r 4 -global_opt off -mt off -ir off
-pr off -lc off -power off -o top_map.ncd top.ngd top.pcf 
Target Device  : xc6slx150
Target Package : fgg484
Target Speed   : -2
Mapper Version : spartan6 -- $Revision: 1.55 $
Mapped Date    : Mon Jul 06 16:10:36 2020

Mapping design into LUTs...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
WARNING:Pack:1653 - At least one timing constraint is impossible to meet because component delays alone exceed the constraint. A timing
   constraint summary below shows the failing constraints (preceded with an Asterisk (*)). Please use the Timing Analyzer (GUI) or TRCE
   (command line) with the Mapped NCD and PCF files to identify which constraints and paths are failing because of the component delays
   alone. If the failing path(s) is mapped to Xilinx components as expected, consider relaxing the constraint. If it is not mapped to
   components as expected, re-evaluate your HDL and how synthesis is optimizing the path. To allow the tools to bypass this error, set the
   environment variable XIL_TIMING_ALLOW_IMPOSSIBLE to 1.


   For more information about the Timing Analyzer, consult the Xilinx Timing Analyzer Reference manual; for more information on TRCE,
   consult the Xilinx Command Line Tools User Guide "TRACE" chapter.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
Number of Timing Constraints that were not applied: 4

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
* TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |    -0.770ns|    25.120ns|       1|         770
  re_inst_mcb_drp_clk_bufg_in = PERIOD TIME | HOLD        |     0.060ns|            |       0|           0
  GRP "mem_ctrl_m0_ddr3_m0_memc3_infrastruc |             |            |            |        |            
  ture_inst_mcb_drp_clk_bufg_in" TS_CLOCK_I |             |            |            |        |            
  N_50M * 1.5625 HIGH 50%                   |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_0 = PERIOD TIMEGRP "mem_ct |             |            |            |        |            
  rl_m0_ddr3_m0_memc3_infrastructure_inst_c |             |            |            |        |            
  lk_2x_0" TS_CLOCK_IN_50M * 12.5 HIGH 50%  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | MINPERIOD   |     0.101ns|     1.499ns|       0|           0
  re_inst_clk_2x_180 = PERIOD TIMEGRP "mem_ |             |            |            |        |            
  ctrl_m0_ddr3_m0_memc3_infrastructure_inst |             |            |            |        |            
  _clk_2x_180" TS_CLOCK_IN_50M * 12.5 PHASE |             |            |            |        |            
   0.8 ns HIGH 50%                          |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_50M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    15.000ns|     5.000ns|       0|           0
  N_50M" 50 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_pll_m0_clkfx = PERIOD TIMEGRP "pll_m0_ | SETUP       |     1.099ns|     5.635ns|       0|           0
  clkfx" TS_CLOCK_IN_27M * 5.5 HIGH 50%     | HOLD        |     0.087ns|            |       0|           0
----------------------------------------------------------------------------------------------------------
  TS_mem_ctrl_m0_ddr3_m0_memc3_infrastructu | SETUP       |     2.311ns|     4.089ns|       0|           0
  re_inst_clk0_bufg_in = PERIOD TIMEGRP "me | HOLD        |     0.132ns|            |       0|           0
  m_ctrl_m0_ddr3_m0_memc3_infrastructure_in |             |            |            |        |            
  st_clk0_bufg_in" TS_CLOCK_IN_50M * 3.125  |             |            |            |        |            
  HIGH 50%                                  |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_Path_P_N = MAXDELAY FROM TIMEGRP "CVBS | SETUP       |     2.456ns|     0.544ns|       0|           0
  _CLKP" TO TIMEGRP "CVBS_CLKN" 3 ns DATAPA | HOLD        |     0.257ns|            |       0|           0
  THONLY                                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CLOCK_IN_27M = PERIOD TIMEGRP "CLOCK_I | MINLOWPULSE |    21.036ns|    16.000ns|       0|           0
  N_27M" 27 MHz HIGH 50%                    |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKP = PERIOD TIMEGRP "CVBS_CLKP" | SETUP       |     7.368ns|     1.927ns|       0|           0
   9.295 ns HIGH 50%                        | HOLD        |     0.257ns|            |       0|           0
                                            | MINPERIOD   |     6.629ns|     2.666ns|       0|           0
----------------------------------------------------------------------------------------------------------
  TS_CVBS_CLKN = PERIOD TIMEGRP "CVBS_CLKN" | SETUP       |    33.855ns|     3.325ns|       0|           0
   TS_CVBS_CLKP * 4 HIGH 50%                | HOLD        |     0.087ns|            |       0|           0
                                            | MINPERIOD   |    33.610ns|     3.570ns|       0|           0
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for TS_CLOCK_IN_27M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CLOCK_IN_27M                |     37.037ns|     16.000ns|     30.993ns|            0|            0|            0|   
    79329|
| TS_pll_m0_clkfx               |      6.734ns|      5.635ns|          N/A|            0|            0|        79329|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_CLOCK_IN_50M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CLOCK_IN_50M                |     20.000ns|      5.000ns|     39.250ns|            0|            1|            0|   
    51416|
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|     12.800ns|     25.120ns|          N/A|            1|            0|        24208|   
        0|
| nfrastructure_inst_mcb_drp_clk|             |             |             |             |             |             |   
         |
| _bufg_in                      |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| nfrastructure_inst_clk_2x_0   |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      6.400ns|      4.089ns|          N/A|            0|            0|        27208|   
        0|
| nfrastructure_inst_clk0_bufg_i|             |             |             |             |             |             |   
         |
| n                             |             |             |             |             |             |             |   
         |
| TS_mem_ctrl_m0_ddr3_m0_memc3_i|      1.600ns|      1.499ns|          N/A|            0|            0|            0|   
        0|
| nfrastructure_inst_clk_2x_180 |             |             |             |             |             |             |   
         |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

Derived Constraints for TS_CVBS_CLKP
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths
Analyzed       |
|           Constraint          | Requirement
|-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    |
Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+
|TS_CVBS_CLKP                   |      9.295ns|      2.666ns|      0.893ns|            0|            0|          101|   
    35435|
| TS_CVBS_CLKN                  |     37.180ns|      3.570ns|          N/A|            0|            0|        35435|   
        0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+---
----------+

1 constraint not met.


INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 1 mins 22 secs 
Total CPU  time at the beginning of Placer: 1 mins 5 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:8a9b9fb) REAL time: 1 mins 40 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:8a9b9fb) REAL time: 1 mins 43 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:8a9b9fb) REAL time: 1 mins 43 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:9c5e299d) REAL time: 3 mins 44 secs 

Phase 5.36  Local Placement Optimization
Phase 5.36  Local Placement Optimization (Checksum:9c5e299d) REAL time: 3 mins 44 secs 

Phase 6.30  Global Clock Region Assignment
Phase 6.30  Global Clock Region Assignment (Checksum:9c5e299d) REAL time: 3 mins 44 secs 

Phase 7.3  Local Placement Optimization
Phase 7.3  Local Placement Optimization (Checksum:9c5e299d) REAL time: 3 mins 47 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:9c5e299d) REAL time: 3 mins 48 secs 

Phase 9.8  Global Placement
.................................................
................................................................................................................................................................................................................
..............................
..........................
Phase 9.8  Global Placement (Checksum:3e51504e) REAL time: 6 mins 24 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:3e51504e) REAL time: 6 mins 25 secs 

Phase 11.18  Placement Optimization
Phase 11.18  Placement Optimization (Checksum:de469663) REAL time: 7 mins 28 secs 

Phase 12.5  Local Placement Optimization
Phase 12.5  Local Placement Optimization (Checksum:de469663) REAL time: 7 mins 29 secs 

Phase 13.34  Placement Validation
Phase 13.34  Placement Validation (Checksum:484d2197) REAL time: 7 mins 30 secs 

Total REAL time to Placer completion: 7 mins 33 secs 
Total CPU  time to Placer completion: 6 mins 14 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:2410 - This design is using one or more 9K Block RAMs
   (RAMB8BWER).  9K Block RAM initialization data, both user defined and
   default, may be incorrect and should not be used.  For more information,
   please reference Xilinx Answer Record 39999.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    2
Slice Logic Utilization:
  Number of Slice Registers:                 5,097 out of 184,304    2%
    Number used as Flip Flops:               5,097
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                0
  Number of Slice LUTs:                      5,558 out of  92,152    6%
    Number used as logic:                    5,131 out of  92,152    5%
      Number using O6 output only:           2,492
      Number using O5 output only:             532
      Number using O5 and O6:                2,107
      Number used as ROM:                        0
    Number used as Memory:                      56 out of  21,680    1%
      Number used as Dual Port RAM:              0
      Number used as Single Port RAM:            0
      Number used as Shift Register:            56
        Number using O6 output only:            13
        Number using O5 output only:             0
        Number using O5 and O6:                 43
    Number used exclusively as route-thrus:    371
      Number with same-slice register load:    292
      Number with same-slice carry load:        79
      Number with other load:                    0

Slice Logic Distribution:
  Number of occupied Slices:                 2,262 out of  23,038    9%
  Number of MUXCYs used:                     2,168 out of  46,076    4%
  Number of LUT Flip Flop pairs used:        6,506
    Number with an unused Flip Flop:         2,310 out of   6,506   35%
    Number with an unused LUT:                 948 out of   6,506   14%
    Number of fully used LUT-FF pairs:       3,248 out of   6,506   49%
    Number of unique control sets:             236
    Number of slice register sites lost
      to control set restrictions:             812 out of 184,304    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

IO Utilization:
  Number of bonded IOBs:                       124 out of     338   36%
    Number of LOCed IOBs:                      124 out of     124  100%
    IOB Flip Flops:                             65

Specific Feature Utilization:
  Number of RAMB16BWERs:                         8 out of     268    2%
  Number of RAMB8BWERs:                         44 out of     536    8%
  Number of BUFIO2/BUFIO2_2CLKs:                 2 out of      32    6%
    Number used as BUFIO2s:                      2
    Number used as BUFIO2_2CLKs:                 0
  Number of BUFIO2FB/BUFIO2FB_2CLKs:             1 out of      32    3%
    Number used as BUFIO2FBs:                    1
    Number used as BUFIO2FB_2CLKs:               0
  Number of BUFG/BUFGMUXs:                       6 out of      16   37%
    Number used as BUFGs:                        5
    Number used as BUFGMUX:                      1
  Number of DCM/DCM_CLKGENs:                     1 out of      12    8%
    Number used as DCMs:                         1
    Number used as DCM_CLKGENs:                  0
  Number of ILOGIC2/ISERDES2s:                   9 out of     586    1%
    Number used as ILOGIC2s:                     9
    Number used as ISERDES2s:                    0
  Number of IODELAY2/IODRP2/IODRP2_MCBs:        24 out of     586    4%
    Number used as IODELAY2s:                    0
    Number used as IODRP2s:                      2
    Number used as IODRP2_MCBs:                 22
  Number of OLOGIC2/OSERDES2s:                 103 out of     586   17%
    Number used as OLOGIC2s:                    56
    Number used as OSERDES2s:                   47
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHs:                               0 out of     384    0%
  Number of BUFPLLs:                             0 out of       8    0%
  Number of BUFPLL_MCBs:                         1 out of       4   25%
  Number of DSP48A1s:                           78 out of     180   43%
  Number of ICAPs:                               0 out of       1    0%
  Number of MCBs:                                1 out of       4   25%
  Number of PCILOGICSEs:                         0 out of       2    0%
  Number of PLL_ADVs:                            1 out of       6   16%
  Number of PMVs:                                0 out of       1    0%
  Number of STARTUPs:                            0 out of       1    0%
  Number of SUSPEND_SYNCs:                       0 out of       1    0%

Average Fanout of Non-Clock Nets:                2.70

Peak Memory Usage:  877 MB
Total REAL time to MAP completion:  7 mins 52 secs 
Total CPU time to MAP completion:   6 mins 27 secs 

Mapping completed.
See MAP report file "top_map.mrp" for details.
