# vsim -voptargs="+acc" -c work.testbench -do "force testbench::uut::cout 1; run -all; exit" 
# Start time: 14:56:15 on Sep 09,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt
# //  ModelSim SE-64 2019.4 Oct 15 2019 Linux 6.6.87.2-microsoft-standard-WSL2
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim SE-64 and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench(fast)
# Loading work.verified_adder_8bit(fast)
# Loading work.full_adder(fast)
# force testbench::uut::cout 1
#  run -all
# ===========Your Design Passed===========
# ** Note: $finish    : testbench.v(48)
#    Time: 100 us  Iteration: 0  Instance: /testbench
# End time: 14:56:41 on Sep 09,2025, Elapsed time: 0:00:26
# Errors: 0, Warnings: 0
