-- VHDL for IBM SMS ALD page 16.61.01.1
-- Title: MPLY DIGIT RECOGNITION-ACC
-- IBM Machine Name 1411
-- Generated by GenerateHDL at 10/6/2020 2:56:59 PM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;  -- For use in test benches only
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity ALD_16_61_01_1_MPLY_DIGIT_RECOGNITION_ACC is
	    Port (
		FPGA_CLK:		 in STD_LOGIC;
		PB_B_CH_NOT_1_BIT:	 in STD_LOGIC;
		PB_ADD_BQ0:	 in STD_LOGIC;
		MB_ADD_BQ2:	 in STD_LOGIC;
		PB_B_CH_1_BIT:	 in STD_LOGIC;
		MB_ADD_BQ6:	 in STD_LOGIC;
		PB_ADD_BQ4:	 in STD_LOGIC;
		PB_ADD_BQ8:	 in STD_LOGIC;
		MB_ADD_BQ4:	 in STD_LOGIC;
		PB_B_CH_0:	 out STD_LOGIC;
		PB_B_CH_0_8:	 out STD_LOGIC;
		PB_B_CH_1_4:	 out STD_LOGIC;
		PB_B_CH_5_8:	 out STD_LOGIC;
		PB_B_CH_1_9:	 out STD_LOGIC;
		PB_B_CH_9:	 out STD_LOGIC);
end ALD_16_61_01_1_MPLY_DIGIT_RECOGNITION_ACC;

architecture behavioral of ALD_16_61_01_1_MPLY_DIGIT_RECOGNITION_ACC is 

	signal OUT_4A_E: STD_LOGIC;
	signal OUT_1A_B: STD_LOGIC;
	signal OUT_4B_B: STD_LOGIC;
	signal OUT_1B_B: STD_LOGIC;
	signal OUT_4D_C: STD_LOGIC;
	signal OUT_1D_B: STD_LOGIC;
	signal OUT_1E_A: STD_LOGIC;
	signal OUT_4F_D: STD_LOGIC;
	signal OUT_4G_E: STD_LOGIC;
	signal OUT_1G_B: STD_LOGIC;
	signal OUT_4H_A: STD_LOGIC;
	signal OUT_1H_C: STD_LOGIC;

begin

	OUT_4A_E <= NOT(PB_ADD_BQ0 AND PB_B_CH_NOT_1_BIT );
	OUT_1A_B <= NOT OUT_4A_E;
	OUT_4B_B <= NOT(PB_ADD_BQ0 AND PB_B_CH_1_BIT );
	OUT_1B_B <= NOT(OUT_4A_E AND OUT_4B_B AND MB_ADD_BQ4 AND MB_ADD_BQ2 AND OUT_4G_E AND MB_ADD_BQ6 );
	OUT_4D_C <= NOT(PB_B_CH_NOT_1_BIT AND PB_ADD_BQ4 );
	OUT_1D_B <= NOT(OUT_4B_B AND OUT_4D_C AND MB_ADD_BQ2 );
	OUT_1E_A <= NOT(OUT_4G_E AND MB_ADD_BQ6 AND OUT_4F_D );
	OUT_4F_D <= NOT(PB_ADD_BQ4 AND PB_B_CH_1_BIT );
	OUT_4G_E <= NOT(PB_B_CH_NOT_1_BIT AND PB_ADD_BQ8 );
	OUT_1G_B <= NOT(OUT_4B_B AND OUT_4G_E AND MB_ADD_BQ6 AND MB_ADD_BQ4 AND MB_ADD_BQ2 AND OUT_4H_A );
	OUT_4H_A <= NOT(PB_ADD_BQ8 AND PB_B_CH_1_BIT );
	OUT_1H_C <= NOT OUT_4H_A;

	PB_B_CH_0 <= OUT_1A_B;
	PB_B_CH_0_8 <= OUT_1B_B;
	PB_B_CH_1_4 <= OUT_1D_B;
	PB_B_CH_5_8 <= OUT_1E_A;
	PB_B_CH_1_9 <= OUT_1G_B;
	PB_B_CH_9 <= OUT_1H_C;


end;
