Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: D:/xilinx/vitis2020.1/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_spmv_kernel_top glbl -prj spmv_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims -L unisims_ver -L xpm --lib ieee_proposed=./ieee_proposed -s spmv_kernel -debug wave 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_ap_faddfsub_3_full_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_fmul_2_max_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_ap_fmul_2_max_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/ip/xil_defaultlib/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_ap_sitofp_4_no_dsp_32'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_axi_master_gmem_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/AESL_axi_master_gmem_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'AESL_axi_master_gmem_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'apatb_spmv_kernel_top'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_gmem_0_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_buffer'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_decoder'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_0_m_axi_write'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_gmem_1_m_axi.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_reg_slice'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_fifo'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_buffer'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_decoder'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_throttl'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_read'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_gmem_1_m_axi_write'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_sitofp_32ns_32_6_no_dsp_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_sitofp_32ns_32_6_no_dsp_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/xilinx/minorproject_final/minorproject_final/solution1/sim/vhdl/spmv_kernel_x_local.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_x_local_ram'
INFO: [VRFC 10-3107] analyzing entity 'spmv_kernel_x_local'
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/spmv_kernel_ap_faddfsub_3_full_dsp_32.vhd:207]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/spmv_kernel_ap_fmul_2_max_dsp_32.vhd:202]
WARNING: [VRFC 10-3499] library name 'floating_point_v7_1_10' of instantiated unit conflicts with visible identifier [ip/xil_defaultlib/spmv_kernel_ap_sitofp_4_no_dsp_32.vhd:197]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_viv_comp
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package axi_utils_v2_0_6.axi_utils_v2_0_6_pkg
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_consts
Compiling package ieee.math_real
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_exp_table...
Compiling package mult_gen_v12_0_16.mult_gen_v12_0_16_pkg
Compiling package ieee.std_logic_signed
Compiling package floating_point_v7_1_10.floating_point_v7_1_10_pkg
Compiling package floating_point_v7_1_10.flt_utils
Compiling package xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv_comp
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package floating_point_v7_1_10.vt2mutils
Compiling package floating_point_v7_1_10.vt2mcomps
Compiling module work.glbl
Compiling architecture behav of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_throttl [\spmv_kernel_gmem_0_m_axi_thrott...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_fifo [\spmv_kernel_gmem_0_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_reg_slice [\spmv_kernel_gmem_0_m_axi_reg_sl...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_fifo [\spmv_kernel_gmem_0_m_axi_fifo(d...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_buffer [\spmv_kernel_gmem_0_m_axi_buffer...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_fifo [\spmv_kernel_gmem_0_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_fifo [\spmv_kernel_gmem_0_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_write [\spmv_kernel_gmem_0_m_axi_write(...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_buffer [\spmv_kernel_gmem_0_m_axi_buffer...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_reg_slice [\spmv_kernel_gmem_0_m_axi_reg_sl...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi_read [\spmv_kernel_gmem_0_m_axi_read(n...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_0_m_axi [\spmv_kernel_gmem_0_m_axi(num_re...]
Compiling architecture behav of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_throttl [\spmv_kernel_gmem_1_m_axi_thrott...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_fifo [\spmv_kernel_gmem_1_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_reg_slice [\spmv_kernel_gmem_1_m_axi_reg_sl...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_fifo [\spmv_kernel_gmem_1_m_axi_fifo(d...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_buffer [\spmv_kernel_gmem_1_m_axi_buffer...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_fifo [\spmv_kernel_gmem_1_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_fifo [\spmv_kernel_gmem_1_m_axi_fifo(d...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_write [\spmv_kernel_gmem_1_m_axi_write(...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_buffer [\spmv_kernel_gmem_1_m_axi_buffer...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_reg_slice [\spmv_kernel_gmem_1_m_axi_reg_sl...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi_read [\spmv_kernel_gmem_1_m_axi_read(n...]
Compiling architecture behave of entity xil_defaultlib.spmv_kernel_gmem_1_m_axi [\spmv_kernel_gmem_1_m_axi(num_re...]
Compiling architecture rtl of entity xil_defaultlib.spmv_kernel_x_local_ram [\spmv_kernel_x_local_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_x_local [spmv_kernel_x_local_default]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=7,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0,fast_in...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=16,length=0)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=48,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=24,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [delay_default]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=13,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=27,length=0)\]
Compiling architecture synth of entity floating_point_v7_1_10.align_add_dsp48e1_sgl [\align_add_dsp48e1_sgl(c_xdevice...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000001111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=5,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode_shift [\lead_zero_encode_shift(ab_fw=24...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111110010101001011...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00010001010111110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11101110101000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2)\]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(adreg=0,alumodereg=0,ca...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=25,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,c_wi...]
Compiling architecture rtl of entity floating_point_v7_1_10.norm_and_round_dsp48e1_sgl [\norm_and_round_dsp48e1_sgl(c_mu...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10011001100110011001...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111000000001111...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=10)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,length=0,fast_inp...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture fde_v of entity unisim.FDE [fde_default]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(fast_input=true)\]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_gt [\compare_gt(c_xdevicefamily="zyn...]
Compiling architecture synth of entity floating_point_v7_1_10.compare [\compare(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=9)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=2,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=2,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=0,fast_input=true)...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=12,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_exp_sp [\flt_add_exp_sp(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=23)\]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add_dsp [\flt_add_dsp(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_add [\flt_add(c_xdevicefamily="zynq",...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32,length=0)\]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture spmv_kernel_ap_faddfsub_3_full_dsp_32_arch of entity xil_defaultlib.spmv_kernel_ap_faddfsub_3_full_dsp_32 [spmv_kernel_ap_faddfsub_3_full_d...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_faddfsub_32ns_32ns_32_5_full_dsp_1 [spmv_kernel_faddfsub_32ns_32ns_3...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=17,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=24,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_10.fix_mult_dsp48e1_sgl [\fix_mult_dsp48e1_sgl(registers=...]
Compiling architecture rtl of entity floating_point_v7_1_10.fix_mult [\fix_mult(c_xdevicefamily="zynq"...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=8,length=0,fast_inp...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity floating_point_v7_1_10.compare_eq_im [\compare_eq_im(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.special_detect [\special_detect(c_xdevicefamily=...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4,fast_input=true)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=3,length=0,fast_inp...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=14,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_exp [\flt_mult_exp(c_xdevicefamily="z...]
Compiling architecture dsp48e1_v of entity unisim.DSP48E1 [\DSP48E1(acascreg=0,adreg=0,alum...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=30,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=18,length=0)\]
Compiling architecture rtl of entity floating_point_v7_1_10.dsp48e1_wrapper [\dsp48e1_wrapper(a_width=30,b_wi...]
Compiling architecture struct of entity floating_point_v7_1_10.flt_round_dsp_opt_full [\flt_round_dsp_opt_full(c_xdevic...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult_round [\flt_mult_round(c_xdevicefamily=...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op_lat [\flt_dec_op_lat(c_xdevicefamily=...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_mult [\flt_mult(c_xdevicefamily="zynq"...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture spmv_kernel_ap_fmul_2_max_dsp_32_arch of entity xil_defaultlib.spmv_kernel_ap_fmul_2_max_dsp_32 [spmv_kernel_ap_fmul_2_max_dsp_32...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_fmul_32ns_32ns_32_4_max_dsp_1 [\spmv_kernel_fmul_32ns_32ns_32_4...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=31,length=0)\]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=32)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=4)\]
Compiling architecture rtl of entity floating_point_v7_1_10.norm_zero_det [\norm_zero_det(data_width=7,norm...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture rtl of entity floating_point_v7_1_10.mux4 [\mux4(c_xdevicefamily="zynq",wid...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_10.lead_zero_encode [\lead_zero_encode(c_xdevicefamil...]
Compiling architecture rtl of entity floating_point_v7_1_10.shift_msb_first [\shift_msb_first(a_width=32,resu...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_has_ce=1...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(width=2,length=0)\]
Compiling architecture struct of entity floating_point_v7_1_10.carry_chain [\carry_chain(c_xdevicefamily="zy...]
Compiling architecture rtl of entity floating_point_v7_1_10.flt_round_bit [\flt_round_bit(c_xdevicefamily="...]
Compiling architecture rtl of entity floating_point_v7_1_10.renorm_and_round_logic [\renorm_and_round_logic(c_xdevic...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture rtl of entity floating_point_v7_1_10.delay [\delay(length=3)\]
Compiling architecture synth of entity floating_point_v7_1_10.fix_to_flt_conv_exp [\fix_to_flt_conv_exp(c_xdevicefa...]
Compiling architecture synth of entity floating_point_v7_1_10.flt_dec_op [\flt_dec_op(c_xdevicefamily="zyn...]
Compiling architecture struct of entity floating_point_v7_1_10.fix_to_flt_conv [\fix_to_flt_conv(c_xdevicefamily...]
Compiling architecture synth of entity xbip_pipe_v3_0_6.xbip_pipe_v3_0_6_viv [\xbip_pipe_v3_0_6_viv(c_latency=...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10_viv [\floating_point_v7_1_10_viv(c_xd...]
Compiling architecture xilinx of entity floating_point_v7_1_10.floating_point_v7_1_10 [\floating_point_v7_1_10(c_xdevic...]
Compiling architecture spmv_kernel_ap_sitofp_4_no_dsp_32_arch of entity xil_defaultlib.spmv_kernel_ap_sitofp_4_no_dsp_32 [spmv_kernel_ap_sitofp_4_no_dsp_3...]
Compiling architecture arch of entity xil_defaultlib.spmv_kernel_sitofp_32ns_32_6_no_dsp_1 [\spmv_kernel_sitofp_32ns_32_6_no...]
Compiling architecture behav of entity xil_defaultlib.spmv_kernel [spmv_kernel_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem_0 [aesl_axi_master_gmem_0_default]
Compiling architecture behav of entity xil_defaultlib.AESL_axi_master_gmem_1 [aesl_axi_master_gmem_1_default]
Compiling architecture behav of entity xil_defaultlib.apatb_spmv_kernel_top
Built simulation snapshot spmv_kernel
