#ifdef RATE20MHZ
#define CYC_FLASH_FN_SLOW_READ_10US	200
#define CYC_FLASH_FN_NORL_PROG_2MS      40000
#define CYC_FLASH_FN_NORL_PROG_8MS      160000
#define CYC_FLASH_FN_NORL_PROG_100MS    2000000
#define CYC_FLASH_FN_NORL_PROG_200MS    4000000
#define CYC_FLASH_FN_CHIP_ERAS_50MS    840000   ;remove 8ms	
#define CYC_FLASH_FN_CHIP_ERAS_500MS   9840000   ;remove 8ms	
;#define CYC_FLASH_SH_MBIST	100
#define CYC_FLASH_SH_MBIST	5
;#define CYC_FLASH_SH_RESET	100
#define CYC_FLASH_SH_RESET	405
;#define CYC_FLASH_SH_CHIEN	100
#define CYC_FLASH_SH_CHIEN	5
;#define CYC_FLASH_SH_DEPDP	100
#define CYC_FLASH_SH_DEPDP	405
;#define CYC_FLASH_SH_RECAL	100
#define CYC_FLASH_SH_RECAL	105
;#define CYC_FLASH_SH_CFGLK	100
#define CYC_FLASH_SH_CFGLK	5
;#define CYC_FLASH_SH_VREAD	100
#define CYC_FLASH_SH_VREAD	105
#define CYC_FLASH_SH_RETRY	100
#define CYC_FLASH_SH_LVCTL	10
;#define CYC_FLASH_SH_COUNT	100
#define CYC_FLASH_SH_COUNT	205
;#define CYC_FLASH_SH_COUNT_ERASE	210000
#define CYC_FLASH_SH_COUNT_ERASE	183205
;#define CYC_FLASH_SH_COUNT_PRG	10240
#define CYC_FLASH_SH_COUNT_PRG	4729
;#define CYC_FLASH_SH_ADDRS	10
#define CYC_FLASH_SH_ADDRS	5
;#define CYC_FLASH_FN_CHIP_ERAS	183310
#define CYC_FLASH_FN_CHIP_ERAS	183299
;#define CYC_FLASH_FN_QCHI_ERAS	84110
#define CYC_FLASH_FN_QCHI_ERAS	84099
;#define CYC_FLASH_FN_SECT_ERAS	180310
#define CYC_FLASH_FN_SECT_ERAS	180299
;#define CYC_FLASH_FN_QSEC_ERAS	19110
#define CYC_FLASH_FN_QSEC_ERAS	19099
;#define CYC_FLASH_FN_SRVO_ERAS	20670
#define CYC_FLASH_FN_SRVO_ERAS	20657
;#define CYC_FLASH_FN_SRVD_ERAS	20670
#define CYC_FLASH_FN_SRVD_ERAS	103285
;#define CYC_FLASH_FN_SRVA_ERAS	10576395
#define CYC_FLASH_FN_SRVA_ERAS	13137852
;#define CYC_FLASH_FN_NORL_PROG	1180
#define CYC_FLASH_FN_NORL_PROG	1166
;#define CYC_FLASH_FN_NORL_PPRO	1545
#define CYC_FLASH_FN_NORL_PPRO	1533
;#define CYC_FLASH_FN_CONF_WRIT	25
#define CYC_FLASH_FN_CONF_WRIT	105
;#define CYC_FLASH_FN_ACON_WRIT	30
#define CYC_FLASH_FN_ACON_WRIT	128
;#define CYC_FLASH_FN_SEND_ADDA	10
#define CYC_FLASH_FN_SEND_ADDA 5
;#define CYC_FLASH_FN_NORL_READ	10
#define CYC_FLASH_FN_NORL_READ	5
;#define CYC_FLASH_FN_SLOW_READ	10
#define CYC_FLASH_FN_SLOW_READ	5
;#define CYC_FLASH_FN_CDAT_READ	10
#define CYC_FLASH_FN_CDAT_READ	5
;#define CYC_FLASH_FN_BFRE_READ	10
#define CYC_FLASH_FN_BFRE_READ	5
;#define CYC_FLASH_FN_STBR_READ	10
#define CYC_FLASH_FN_STBR_READ	5
;#define CYC_FLASH_FN_BREG_READ	10
#define CYC_FLASH_FN_BREG_READ	5
;#define CYC_FLASH_FN_DREG_READ	10
#define CYC_FLASH_FN_DREG_READ	5
;#define CYC_FLASH_FN_STIR_WRIT	10
#define CYC_FLASH_FN_STIR_WRIT	5
;#define CYC_FLASH_FN_STIR_READ	10
#define CYC_FLASH_FN_STIR_READ	5
;#define CYC_FLASH_FN_SOCR_WRIT	25
#define CYC_FLASH_FN_SOCR_WRIT	5
#define CYC_FLASH_TM	10
#define CYC_FLASH_TMENT	225
#define CYC_FLASH_TMEXT	225
#define CYC_FLASH_TMNXT	25
#define CYC_FLASH_BI_CPROG_NORL_ALL	48101145
#define CYC_FLASH_BI_CPROG_CKBD_ALL	24368650
#define CYC_FLASH_BI_CPROG_DIAG_ALL	1387480
#define CYC_FLASH_BI_CPPRO_NORL_ALL	56659975
#define CYC_FLASH_BI_CPPRO_CKBD_ALL	28874250
#define CYC_FLASH_BI_CPPRO_DIAG_ALL	1959800
#define CYC_FLASH_BI_CREAD_NORL_ALL	134155
#define CYC_FLASH_BI_CREAD_CKBD_ALL	134155
#define CYC_FLASH_BI_CREAD_DIAG_ALL	134155
#define CYC_FLASH_BI_MERED_NORL_ALL	394760
#define CYC_FLASH_BI_MORED_NORL_ALL	394760
#define CYC_FLASH_BI_CSLRD_NORL_ALL	789515
#define CYC_FLASH_BI_CSLRD_CKBD_ALL	789515
#define CYC_FLASH_BI_RPROG_NORL	46975
#define CYC_FLASH_BI_RPROG_CKBD	23805
#define CYC_FLASH_BI_RREAD_NORL	140
#define CYC_FLASH_BI_RREAD_CKBD	140
#define CYC_FLASH_BI_RPPRO_NORL	55340
#define CYC_FLASH_BI_RPPRO_CKBD	28205
#define CYC_FLASH_BI_RSLRD_NORL	780
#define CYC_FLASH_BI_RSLRD_CKBD	780
#define CYC_FLASH_BI_SPROG_NORL	93935
#define CYC_FLASH_BI_SPROG_CKBD	47605
#define CYC_FLASH_BI_SREAD_NORL	270
#define CYC_FLASH_BI_SREAD_CKBD	270
#define CYC_FLASH_BI_SPPRO_NORL	110675
#define CYC_FLASH_BI_SPPRO_CKBD	56405
#define CYC_FLASH_BI_SSLRD_NORL	1550
#define CYC_FLASH_BI_SSLRD_CKBD	1550
#define CYC_FLASH_BI_CLEAR_FAIL	10
;#define CYC_FLASH_BI_CPROG_NORL_NVR	1502855
#define CYC_FLASH_BI_CPROG_NORL_NVR	1502860
;#define CYC_FLASH_BI_CPROG_CKBD_NVR	761530
#define CYC_FLASH_BI_CPROG_CKBD_NVR	761532
;#define CYC_FLASH_BI_CPROG_DIAG_NVR	43365
#define CYC_FLASH_BI_CPROG_DIAG_NVR	43366
;#define CYC_FLASH_BI_CPPRO_NORL_NVR	1770635
#define CYC_FLASH_BI_CPPRO_NORL_NVR	1770636
;#define CYC_FLASH_BI_CPPRO_CKBD_NVR	902330
#define CYC_FLASH_BI_CPPRO_CKBD_NVR	902332
;#define CYC_FLASH_BI_CPPRO_DIAG_NVR	61240
#define CYC_FLASH_BI_CPPRO_DIAG_NVR	61242
;#define CYC_FLASH_BI_CREAD_NORL_NVR	4200
#define CYC_FLASH_BI_CREAD_NORL_NVR	4204
;#define CYC_FLASH_BI_CREAD_CKBD_NVR	4200
#define CYC_FLASH_BI_CREAD_CKBD_NVR	4204
;#define CYC_FLASH_BI_CREAD_DIAG_NVR	4200
#define CYC_FLASH_BI_CREAD_DIAG_NVR	4204
#define CYC_FLASH_BI_MERED_NORL_NVR	10
#define CYC_FLASH_BI_MORED_NORL_NVR	10
;#define CYC_FLASH_BI_CSLRD_NORL_NVR	24680
#define CYC_FLASH_BI_CSLRD_NORL_NVR	24684
;#define CYC_FLASH_BI_CSLRD_CKBD_NVR	24680
#define CYC_FLASH_BI_CSLRD_CKBD_NVR	24680


#elif (defined RATE15MHZ)
#define CYC_FLASH_FN_SLOW_READ_10US	200
#define CYC_FLASH_FN_NORL_PROG_2MS 30000
#define CYC_FLASH_FN_NORL_PROG_8MS 120000
#define CYC_FLASH_FN_NORL_PROG_100MS  1500000
#define CYC_FLASH_FN_NORL_PROG_200MS  3000000
#define CYC_FLASH_FN_CHIP_ERAS_50MS    630000
#define CYC_FLASH_FN_CHIP_ERAS_500MS   7380000	
#define CYC_FLASH_SH_MBIST	100
#define CYC_FLASH_SH_RESET	100
#define CYC_FLASH_SH_CHIEN	100
#define CYC_FLASH_SH_DEPDP	100
#define CYC_FLASH_SH_RECAL	100
#define CYC_FLASH_SH_CFGLK	100
#define CYC_FLASH_SH_VREAD	100
#define CYC_FLASH_SH_RETRY	100
#define CYC_FLASH_SH_LVCTL	10
#define CYC_FLASH_SH_COUNT	100
#define CYC_FLASH_SH_COUNT_ERASE	200000
#define CYC_FLASH_SH_COUNT_PRG	5000
#define CYC_FLASH_SH_ADDRS	10
#define CYC_FLASH_FN_CHIP_ERAS	123440
#define CYC_FLASH_FN_QCHI_ERAS	63270
#define CYC_FLASH_FN_SECT_ERAS	121180
#define CYC_FLASH_FN_QSEC_ERAS	12845
#define CYC_FLASH_FN_SRVO_ERAS	14015
#define CYC_FLASH_FN_SRVD_ERAS	42045
#define CYC_FLASH_FN_SRVA_ERAS	3587870
#define CYC_FLASH_FN_NORL_PROG	575
#define CYC_FLASH_FN_NORL_PPRO	1040
#define CYC_FLASH_FN_CONF_WRIT	20
#define CYC_FLASH_FN_ACON_WRIT	25
#define CYC_FLASH_FN_SEND_ADDA	10
#define CYC_FLASH_FN_NORL_READ	10
#define CYC_FLASH_FN_SLOW_READ	10
#define CYC_FLASH_FN_CDAT_READ	10
#define CYC_FLASH_FN_BFRE_READ	10
#define CYC_FLASH_FN_STBR_READ	10
#define CYC_FLASH_FN_BREG_READ	10
#define CYC_FLASH_FN_DREG_READ	10
#define CYC_FLASH_FN_STIR_WRIT	10
#define CYC_FLASH_FN_STIR_READ	10
#define CYC_FLASH_FN_SOCR_WRIT	20
#define CYC_FLASH_TM	10
#define CYC_FLASH_TMENT	175
#define CYC_FLASH_TMEXT	175
#define CYC_FLASH_TMNXT	25
#define CYC_FLASH_BI_CPROG_NORL_ALL	7738515
#define CYC_FLASH_BI_CPROG_CKBD_ALL	3937240
#define CYC_FLASH_BI_CPROG_DIAG_ALL	254755
#define CYC_FLASH_BI_CPPRO_NORL_ALL	8669470
#define CYC_FLASH_BI_CPPRO_CKBD_ALL	4450340
#define CYC_FLASH_BI_CPPRO_DIAG_ALL	363805
#define CYC_FLASH_BI_CREAD_NORL_ALL	33550
#define CYC_FLASH_BI_CREAD_CKBD_ALL	33550
#define CYC_FLASH_BI_CREAD_DIAG_ALL	33550
#define CYC_FLASH_BI_MERED_NORL_ALL	74130
#define CYC_FLASH_BI_MORED_NORL_ALL	74130
#define CYC_FLASH_BI_CSLRD_NORL_ALL	148255
#define CYC_FLASH_BI_CSLRD_CKBD_ALL	148255
#define CYC_FLASH_BI_RPROG_NORL	30235
#define CYC_FLASH_BI_RPROG_CKBD	15385
#define CYC_FLASH_BI_RREAD_NORL	140
#define CYC_FLASH_BI_RREAD_CKBD	140
#define CYC_FLASH_BI_RPPRO_NORL	33875
#define CYC_FLASH_BI_RPPRO_CKBD	17390
#define CYC_FLASH_BI_RSLRD_NORL	590
#define CYC_FLASH_BI_RSLRD_CKBD	590
#define CYC_FLASH_BI_SPROG_NORL	60465
#define CYC_FLASH_BI_SPROG_CKBD	30770
#define CYC_FLASH_BI_SREAD_NORL	270
#define CYC_FLASH_BI_SREAD_CKBD	270
#define CYC_FLASH_BI_SPPRO_NORL	67740
#define CYC_FLASH_BI_SPPRO_CKBD	34775
#define CYC_FLASH_BI_SSLRD_NORL	1165
#define CYC_FLASH_BI_SSLRD_CKBD	1165
#define CYC_FLASH_BI_CLEAR_FAIL	10
#define CYC_FLASH_BI_CPROG_NORL_NVR	967320
#define CYC_FLASH_BI_CPROG_CKBD_NVR	492165
#define CYC_FLASH_BI_CPROG_DIAG_NVR	31850
#define CYC_FLASH_BI_CPPRO_NORL_NVR	1083690
#define CYC_FLASH_BI_CPPRO_CKBD_NVR	556300
#define CYC_FLASH_BI_CPPRO_DIAG_NVR	45470
#define CYC_FLASH_BI_CREAD_NORL_NVR	4200
#define CYC_FLASH_BI_CREAD_CKBD_NVR	4200
#define CYC_FLASH_BI_CREAD_DIAG_NVR	4200
#define CYC_FLASH_BI_MERED_NORL_NVR	10
#define CYC_FLASH_BI_MORED_NORL_NVR	10
#define CYC_FLASH_BI_CSLRD_NORL_NVR	18540
#define CYC_FLASH_BI_CSLRD_CKBD_NVR	18540


#elif (defined RATE10MHZ)
#define CYC_FLASH_FN_SLOW_READ_10US	200
#define CYC_FLASH_FN_NORL_PROG_2MS 20000
#define CYC_FLASH_FN_NORL_PROG_8MS 80000
#define CYC_FLASH_FN_NORL_PROG_100MS  1000000
#define CYC_FLASH_FN_NORL_PROG_200MS  2000000
#define CYC_FLASH_FN_CHIP_ERAS_50MS   420000
#define CYC_FLASH_FN_CHIP_ERAS_500MS   4920000
#define CYC_FLASH_SH_MBIST	100
#define CYC_FLASH_SH_RESET	100
#define CYC_FLASH_SH_CHIEN	100
#define CYC_FLASH_SH_DEPDP	100
#define CYC_FLASH_SH_RECAL	100
#define CYC_FLASH_SH_CFGLK	100
#define CYC_FLASH_SH_VREAD	100
#define CYC_FLASH_SH_RETRY	100
#define CYC_FLASH_SH_LVCTL	10
#define CYC_FLASH_SH_COUNT	100
#define CYC_FLASH_SH_COUNT_ERASE	200000
#define CYC_FLASH_SH_COUNT_PRG	5000
#define CYC_FLASH_SH_ADDRS	10
#define CYC_FLASH_FN_CHIP_ERAS	83980
#define CYC_FLASH_FN_QCHI_ERAS	42380
#define CYC_FLASH_FN_SECT_ERAS	82480
#define CYC_FLASH_FN_QSEC_ERAS	8560
#define CYC_FLASH_FN_SRVO_ERAS	9480
#define CYC_FLASH_FN_SRVD_ERAS	28435
#define CYC_FLASH_FN_SRVA_ERAS	2426115
#define CYC_FLASH_FN_NORL_PROG	395
#define CYC_FLASH_FN_NORL_PPRO	700
#define CYC_FLASH_FN_CONF_WRIT	15
#define CYC_FLASH_FN_ACON_WRIT	25
#define CYC_FLASH_FN_SEND_ADDA	10
#define CYC_FLASH_FN_NORL_READ	10
#define CYC_FLASH_FN_SLOW_READ	10
#define CYC_FLASH_FN_CDAT_READ	10
#define CYC_FLASH_FN_BFRE_READ	10
#define CYC_FLASH_FN_STBR_READ	10
#define CYC_FLASH_FN_BREG_READ	10
#define CYC_FLASH_FN_DREG_READ	10
#define CYC_FLASH_FN_STIR_WRIT	10
#define CYC_FLASH_FN_STIR_READ	10
#define CYC_FLASH_FN_SOCR_WRIT	15
#define CYC_FLASH_TM	10
#define CYC_FLASH_TMENT	125
#define CYC_FLASH_TMEXT	125
#define CYC_FLASH_TMNXT	25
#define CYC_FLASH_BI_CPROG_NORL_ALL	5090315
#define CYC_FLASH_BI_CPROG_CKBD_ALL	2600330
#define CYC_FLASH_BI_CPROG_DIAG_ALL	188155
#define CYC_FLASH_BI_CPPRO_NORL_ALL	5678090
#define CYC_FLASH_BI_CPPRO_CKBD_ALL	2934155
#define CYC_FLASH_BI_CPPRO_DIAG_ALL	276710
#define CYC_FLASH_BI_CREAD_NORL_ALL	33545
#define CYC_FLASH_BI_CREAD_CKBD_ALL	33545
#define CYC_FLASH_BI_CREAD_DIAG_ALL	33545
#define CYC_FLASH_BI_MERED_NORL_ALL	57735
#define CYC_FLASH_BI_MORED_NORL_ALL	57735
#define CYC_FLASH_BI_CSLRD_NORL_ALL	115465
#define CYC_FLASH_BI_CSLRD_CKBD_ALL	115465
#define CYC_FLASH_BI_RPROG_NORL	19895
#define CYC_FLASH_BI_RPROG_CKBD	10170
#define CYC_FLASH_BI_RREAD_NORL	140
#define CYC_FLASH_BI_RREAD_CKBD	140
#define CYC_FLASH_BI_RPPRO_NORL	22190
#define CYC_FLASH_BI_RPPRO_CKBD	11470
#define CYC_FLASH_BI_RSLRD_NORL	460
#define CYC_FLASH_BI_RSLRD_CKBD	460
#define CYC_FLASH_BI_SPROG_NORL	39775
#define CYC_FLASH_BI_SPROG_CKBD	20325
#define CYC_FLASH_BI_SREAD_NORL	270
#define CYC_FLASH_BI_SREAD_CKBD	270
#define CYC_FLASH_BI_SPPRO_NORL	44370
#define CYC_FLASH_BI_SPPRO_CKBD	22930
#define CYC_FLASH_BI_SSLRD_NORL	910
#define CYC_FLASH_BI_SSLRD_CKBD	910
#define CYC_FLASH_BI_CLEAR_FAIL	10
#define CYC_FLASH_BI_CPROG_NORL_NVR	636295
#define CYC_FLASH_BI_CPROG_CKBD_NVR	325050
#define CYC_FLASH_BI_CPROG_DIAG_NVR	23525
#define CYC_FLASH_BI_CPPRO_NORL_NVR	709770
#define CYC_FLASH_BI_CPPRO_CKBD_NVR	366775
#define CYC_FLASH_BI_CPPRO_DIAG_NVR	34585
#define CYC_FLASH_BI_CREAD_NORL_NVR	4200
#define CYC_FLASH_BI_CREAD_CKBD_NVR	4200
#define CYC_FLASH_BI_CREAD_DIAG_NVR	4200
#define CYC_FLASH_BI_MERED_NORL_NVR	10
#define CYC_FLASH_BI_MORED_NORL_NVR	10
#define CYC_FLASH_BI_CSLRD_NORL_NVR	14440
#define CYC_FLASH_BI_CSLRD_CKBD_NVR	14440


#elif (defined RATE5MHZ)
#define CYC_FLASH_FN_SLOW_READ_10US	200
#define CYC_FLASH_FN_NORL_PROG_2MS    10000
#define CYC_FLASH_FN_NORL_PROG_8MS    40000
#define CYC_FLASH_FN_NORL_PROG_100MS  500000
#define CYC_FLASH_FN_NORL_PROG_200MS  1000000
#define CYC_FLASH_FN_CHIP_ERAS_50MS   210000
#define CYC_FLASH_FN_CHIP_ERAS_500MS  2460000
#define CYC_FLASH_SH_MBIST	100
#define CYC_FLASH_SH_RESET	100
#define CYC_FLASH_SH_CHIEN	100
#define CYC_FLASH_SH_DEPDP	100
#define CYC_FLASH_SH_RECAL	100
#define CYC_FLASH_SH_CFGLK	100
#define CYC_FLASH_SH_VREAD	100
#define CYC_FLASH_SH_RETRY	100
#define CYC_FLASH_SH_LVCTL	10
#define CYC_FLASH_SH_COUNT	100
#define CYC_FLASH_SH_COUNT_ERASE	200000
#define CYC_FLASH_SH_COUNT_PRG	5000
#define CYC_FLASH_SH_ADDRS	10
#define CYC_FLASH_FN_CHIP_ERAS	42000
#define CYC_FLASH_FN_QCHI_ERAS	21520
#define CYC_FLASH_FN_SECT_ERAS	41260
#define CYC_FLASH_FN_QSEC_ERAS	4300
#define CYC_FLASH_FN_SRVO_ERAS	4835
#define CYC_FLASH_FN_SRVD_ERAS	14500
#define CYC_FLASH_FN_SRVA_ERAS	1237250
#define CYC_FLASH_FN_NORL_PROG	225
#define CYC_FLASH_FN_NORL_PPRO	390
#define CYC_FLASH_FN_CONF_WRIT	10
#define CYC_FLASH_FN_ACON_WRIT	20
#define CYC_FLASH_FN_SEND_ADDA	10
#define CYC_FLASH_FN_NORL_READ	10
#define CYC_FLASH_FN_SLOW_READ	10
#define CYC_FLASH_FN_CDAT_READ	10
#define CYC_FLASH_FN_BFRE_READ	10
#define CYC_FLASH_FN_STBR_READ	10
#define CYC_FLASH_FN_BREG_READ	10
#define CYC_FLASH_FN_DREG_READ	10
#define CYC_FLASH_FN_STIR_WRIT	10
#define CYC_FLASH_FN_STIR_READ	20000
#define CYC_FLASH_FN_SOCR_WRIT	10
#define CYC_FLASH_TM	10
#define CYC_FLASH_TMENT	25
#define CYC_FLASH_TMEXT	75
#define CYC_FLASH_TMNXT	75
#define CYC_FLASH_BI_CPROG_NORL_ALL	2770955
#define CYC_FLASH_BI_CPROG_CKBD_ALL	1427850
#define CYC_FLASH_BI_CPROG_DIAG_ALL	126715
#define CYC_FLASH_BI_CPPRO_NORL_ALL	3179530
#define CYC_FLASH_BI_CPPRO_CKBD_ALL	1664395
#define CYC_FLASH_BI_CPPRO_DIAG_ALL	197350
#define CYC_FLASH_BI_CREAD_NORL_ALL	33545
#define CYC_FLASH_BI_CREAD_CKBD_ALL	33545
#define CYC_FLASH_BI_CREAD_DIAG_ALL	33545
#define CYC_FLASH_BI_MERED_NORL_ALL	33160
#define CYC_FLASH_BI_MORED_NORL_ALL	33160
#define CYC_FLASH_BI_CSLRD_NORL_ALL	66315
#define CYC_FLASH_BI_CSLRD_CKBD_ALL	66315
#define CYC_FLASH_BI_RPROG_NORL	10835
#define CYC_FLASH_BI_RPROG_CKBD	5585
#define CYC_FLASH_BI_RREAD_NORL	140
#define CYC_FLASH_BI_RREAD_CKBD	140
#define CYC_FLASH_BI_RPPRO_NORL	12430
#define CYC_FLASH_BI_RPPRO_CKBD	6510
#define CYC_FLASH_BI_RSLRD_NORL	270
#define CYC_FLASH_BI_RSLRD_CKBD	270
#define CYC_FLASH_BI_SPROG_NORL	21655
#define CYC_FLASH_BI_SPROG_CKBD	11165
#define CYC_FLASH_BI_SREAD_NORL	270
#define CYC_FLASH_BI_SREAD_CKBD	270
#define CYC_FLASH_BI_SPPRO_NORL	24850
#define CYC_FLASH_BI_SPPRO_CKBD	13010
#define CYC_FLASH_BI_SSLRD_NORL	525
#define CYC_FLASH_BI_SSLRD_CKBD	525
#define CYC_FLASH_BI_CLEAR_FAIL	10
#define CYC_FLASH_BI_CPROG_NORL_NVR	346375
#define CYC_FLASH_BI_CPROG_CKBD_NVR	178490
#define CYC_FLASH_BI_CPROG_DIAG_NVR	15845
#define CYC_FLASH_BI_CPPRO_NORL_NVR	397450
#define CYC_FLASH_BI_CPPRO_CKBD_NVR	208055
#define CYC_FLASH_BI_CPPRO_DIAG_NVR	24665
#define CYC_FLASH_BI_CREAD_NORL_NVR	4200
#define CYC_FLASH_BI_CREAD_CKBD_NVR	4200
#define CYC_FLASH_BI_CREAD_DIAG_NVR	4200
#define CYC_FLASH_BI_MERED_NORL_NVR	10
#define CYC_FLASH_BI_MORED_NORL_NVR	10
#define CYC_FLASH_BI_CSLRD_NORL_NVR	8295
#define CYC_FLASH_BI_CSLRD_CKBD_NVR	8295

#endif

;;--**************************************************************************************
;;--**************************************************************************************
;;--part 1: setup instruction

SUB_FLASH_SH_MBIST_00:@   
	STI7 CYC_FLASH_SH_MBIST  
	JSR	WRITE_CMD FLASH_SH_MBIST_00
	RTN
SUB_FLASH_SH_MBIST_01:@
	STI7 CYC_FLASH_SH_MBIST
	JSR	WRITE_CMD FLASH_SH_MBIST_01
	RTN
SUB_FLASH_SH_RESET_00:@
	STI7 CYC_FLASH_SH_RESET
	JSR	WRITE_CMD FLASH_SH_RESET_00
	RTN
SUB_FLASH_SH_RESET_01:@
	STI7 CYC_FLASH_SH_RESET
	JSR	WRITE_CMD FLASH_SH_RESET_01
	RTN
SUB_FLASH_SH_CHIEN_00:@
	STI7 CYC_FLASH_SH_CHIEN
	JSR	WRITE_CMD FLASH_SH_CHIEN_00
	RTN
SUB_FLASH_SH_CHIEN_01:@
	STI7 CYC_FLASH_SH_CHIEN
	JSR	WRITE_CMD FLASH_SH_CHIEN_01
	RTN
SUB_FLASH_SH_DEPDP_00:@
	STI7 CYC_FLASH_SH_DEPDP
	JSR	WRITE_CMD FLASH_SH_DEPDP_00
	RTN
SUB_FLASH_SH_DEPDP_01:@
	STI7 CYC_FLASH_SH_DEPDP
	JSR	WRITE_CMD FLASH_SH_DEPDP_01
	RTN
SUB_FLASH_SH_RECAL_00:@
	STI7 CYC_FLASH_SH_RECAL
	JSR	WRITE_CMD FLASH_SH_RECAL_00
	RTN
SUB_FLASH_SH_RECAL_01:@
	STI7 CYC_FLASH_SH_RECAL
	JSR	WRITE_CMD FLASH_SH_RECAL_01
	RTN
SUB_FLASH_SH_CFGLK_00:@
	STI7 CYC_FLASH_SH_CFGLK
	JSR	WRITE_CMD FLASH_SH_CFGLK_00
	RTN
SUB_FLASH_SH_CFGLK_01:@
	STI7 CYC_FLASH_SH_CFGLK
	JSR	WRITE_CMD FLASH_SH_CFGLK_01
	RTN
SUB_FLASH_SH_VREAD_00:@
	STI7 CYC_FLASH_SH_VREAD
	JSR	WRITE_CMD FLASH_SH_VREAD_00
	RTN
SUB_FLASH_SH_VREAD_01:@
	STI7 CYC_FLASH_SH_VREAD
	JSR	WRITE_CMD FLASH_SH_VREAD_01
	RTN
;;;--- SUB_FLASH_SH_RETRY_00:@
;;;--- 	STI7 CYC_FLASH_SH_RETRY
;;;--- 	JSR	WRITE_CMD FLASH_SH_RETRY_00
;;;--- 	RTN
;;;--- SUB_FLASH_SH_RETRY_01:@
;;;--- 	STI7 CYC_FLASH_SH_RETRY
;;;--- 	JSR	WRITE_CMD FLASH_SH_RETRY_01
;;;--- 	RTN
;;;--- SUB_FLASH_SH_RETRY_10:@
;;;--- 	STI7 CYC_FLASH_SH_RETRY
;;;--- 	JSR	WRITE_CMD FLASH_SH_RETRY_10
;;;--- 	RTN
;;;--- SUB_FLASH_SH_RETRY_11:@
;;;--- 	STI7 CYC_FLASH_SH_RETRY
;;;--- 	JSR	WRITE_CMD FLASH_SH_RETRY_11
;;;--- 	RTN
;;;--- SUB_FLASH_SH_LVCTL_00:@
;;;--- 	STI7 CYC_FLASH_SH_LVCTL
;;;--- 	JSR	WRITE_CMD FLASH_SH_LVCTL_00
;;;--- 	RTN
;;;--- SUB_FLASH_SH_LVCTL_01:@
;;;--- 	STI7 CYC_FLASH_SH_LVCTL
;;;--- 	JSR	WRITE_CMD FLASH_SH_LVCTL_01
;;;--- 	RTN
SUB_FLASH_SH_COUNT_00:@
	STI7 CYC_FLASH_SH_COUNT
	JSR	WRITE_CMD FLASH_SH_COUNT_00
	RTN
SUB_FLASH_SH_COUNT_01_ERASE:@
	STI7 CYC_FLASH_SH_COUNT_ERASE
	JSR	WRITE_CMD FLASH_SH_COUNT_01	
	RTN
SUB_FLASH_SH_COUNT_01_QERASE:@
	STI7 CYC_FLASH_FN_QCHI_ERAS
	JSR	WRITE_CMD FLASH_SH_COUNT_01	
	RTN

SUB_FLASH_SH_COUNT_01_PRG:@
	STI7 CYC_FLASH_SH_COUNT_PRG
	JSR	WRITE_CMD FLASH_SH_COUNT_01	
	RTN
SUB_FLASH_SH_ADDRS_00:@
	STI7 CYC_FLASH_SH_ADDRS
	JSR	WRITE_CMD FLASH_SH_ADDRS_00
	RTN
SUB_FLASH_SH_ADDRS_01:@
	STI7 CYC_FLASH_SH_ADDRS
	JSR	WRITE_CMD FLASH_SH_ADDRS_01
	RTN

;;--**************************************************************************************
;;--**************************************************************************************
;;--part 2: Function instruction

SUB_FLASH_FN_CHIP_ERAS:@
	STI7    CYC_FLASH_FN_CHIP_ERAS
	JSR	WRITE_CMD_SADDR	FLASH_FN_CHIP_ERAS	
	RTN
SUB_FLASH_FN_CHIP_ERAS_50MS:@
	STI7    CYC_FLASH_FN_CHIP_ERAS_50MS
	JSR	WRITE_CMD_SADDR	FLASH_FN_CHIP_ERAS	
	RTN
SUB_FLASH_FN_CHIP_ERAS_500MS:@
	STI7    CYC_FLASH_FN_CHIP_ERAS_500MS
	JSR	WRITE_CMD_SADDR	FLASH_FN_CHIP_ERAS	
	RTN
SUB_FLASH_FN_QCHI_ERAS:@
	STI7    CYC_FLASH_FN_QCHI_ERAS
	JSR	WRITE_CMD_SADDR	FLASH_FN_QCHI_ERAS	
	RTN
SUB_FLASH_FN_SECT_ERAS:@
	STI7    CYC_FLASH_FN_SECT_ERAS
	JSR	WRITE_CMD_ADDR	FLASH_FN_SECT_ERAS	
	RTN
SUB_FLASH_FN_QSEC_ERAS:@
	STI7    CYC_FLASH_FN_QSEC_ERAS
	JSR	WRITE_CMD_ADDR	FLASH_FN_QSEC_ERAS	
	RTN
SUB_FLASH_FN_SRVO_ERAS:@
	STI7    CYC_FLASH_FN_SRVO_ERAS
	JSR	WRITE_CMD_ADDR	FLASH_FN_SRVO_ERAS	
	RTN
SUB_FLASH_FN_SRVD_ERAS:@
	STI7    CYC_FLASH_FN_SRVD_ERAS
	JSR	WRITE_CMD_ADDR	FLASH_FN_SRVD_ERAS	
	RTN
SUB_FLASH_FN_SRVA_ERAS:@
	STI7    CYC_FLASH_FN_SRVA_ERAS
	JSR	WRITE_CMD_SADDR	FLASH_FN_SRVA_ERAS	
	RTN
SUB_FLASH_FN_NORL_PROG:@
	STI7    CYC_FLASH_FN_NORL_PROG
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_2MS:@
	STI7    CYC_FLASH_FN_NORL_PROG_2MS
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_8MS:@
	STI7    CYC_FLASH_FN_NORL_PROG_8MS
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_100MS:@
	STI7    CYC_FLASH_FN_NORL_PROG_100MS
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_200MS:@
	STI7    CYC_FLASH_FN_NORL_PROG_200MS
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_UBM:@
	STI7    CYC_FLASH_FN_NORL_PROG
	JSR	WRITE_CMD_ADDR_DATA40_UBM	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_UBM_UBM:@
	STI7    CYC_FLASH_FN_NORL_PROG
	JSR	WRITE_CMD_ADDR_UBM_DATA40_UBM	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PROG_2UBM_ROWM:@	
	STI7    CYC_FLASH_FN_NORL_PROG
	JSR	WRITE_CMD_ADDR_UBM_DATA40_UBM_RM	FLASH_FN_NORL_PROG
	RTN
SUB_FLASH_FN_NORL_PPRO:@
	STI7    CYC_FLASH_FN_NORL_PPRO
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_NORL_PPRO	
	RTN
SUB_FLASH_FN_CONF_WRIT:@
	STI7    CYC_FLASH_FN_CONF_WRIT
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_CONF_WRIT	
	RTN
SUB_FLASH_FN_CONF_WRIT_UBM:@
	STI7    CYC_FLASH_FN_CONF_WRIT
	JSR	WRITE_CMD_ADDR_DATA40_UBM	FLASH_FN_CONF_WRIT	
	RTN
SUB_FLASH_FN_ACON_WRIT:@
	STI7    CYC_FLASH_FN_ACON_WRIT
	JSR	WRITE_CMD_ADDR	FLASH_FN_ACON_WRIT	
	RTN
SUB_FLASH_FN_SEND_ADDA:@
	STI7    CYC_FLASH_FN_SEND_ADDA
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_FN_SEND_ADDA	
	RTN
SUB_FLASH_FN_NORL_READ:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	READ_CMD_ADDR_DUMMY8_DATA72	FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_NORL_READ_ADDR_UBM:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	READ_CMD_ADDRUBM_DUMMY8_DATA72		FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_NORL_READ_UBM:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	READ_CMD_ADDR_DUMMY8_DATA72_UBM		FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_NORL_READ_UBM_UBM:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	R_CMD_AD_UBM_DM8_DA72_UBM	FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_NORL_READ_UBM_MMA:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	R_CMD_AD_UBM_DM8_DA72_MMA	FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_NORL_READ_MMA:@
	STI7    CYC_FLASH_FN_NORL_READ
	JSR	R_CMD_AD_DM8_DA72_MMA	FLASH_FN_NORL_READ	
	RTN
SUB_FLASH_FN_SLOW_READ:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA72	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_WO_CPE:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA72_WO_CPE	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_H36:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA72_H36	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_L36:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA72_L36	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_ADDR_UBM:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_UBM_DUMMY16_DATA72		FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_UBM:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA72_UBM	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_UBM_UBM:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	R_CMD_AD_UBM_DM16_DA72_UBM	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_MMA:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	R_CMD_AD_DM16_DA72_MMA	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READ_UBM_MMA:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	R_CMD_AD_UBM_DM16_DA72_MMA	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_CDAT_READ:@
	STI7    CYC_FLASH_FN_CDAT_READ
	JSR	READ_CMD_DUMMY8_DATA8	FLASH_FN_CDAT_READ	
	RTN
SUB_FLASH_FN_BFRE_READ_BIST_ERR3:@
	STI7    CYC_FLASH_FN_BFRE_READ	
	JSR	READ_CMD_DATA48_BIST_ERR3 FLASH_FN_BFRE_READ	
	RTN
SUB_FLASH_FN_BFRE_READ_MMA:@
	STI7    CYC_FLASH_FN_BFRE_READ
	JSR	READ_CMD_DATA48_MMA	FLASH_FN_BFRE_READ	
	RTN
SUB_FLASH_FN_STBR_READ:@
	STI7    CYC_FLASH_FN_STBR_READ	
	JSR	READ_CMD_DATA64	FLASH_FN_STBR_READ	
	RTN
SUB_FLASH_FN_STBR_READ_UBM:@
	STI7    CYC_FLASH_FN_STBR_READ	
	JSR	READ_CMD_DATA64_UBM	FLASH_FN_STBR_READ	
	RTN
SUB_FLASH_FN_STBR_READ_MMA:@
	STI7    CYC_FLASH_FN_STBR_READ	
	JSR	READ_CMD_DATA64_MMA	FLASH_FN_STBR_READ	
	RTN
SUB_FLASH_FN_BREG_READ_DONE:@
	STI7	CYC_FLASH_FN_BREG_READ 
	JSR 	READ_CMD_DATA16_BIST_REG FLASH_FN_BREG_READ
	RTN         	
SUB_FLASH_FN_BREG_READ_DONE_MMA:@
	STI7	CYC_FLASH_FN_BREG_READ 
	JSR 	READ_CMD_DATA16_MMA_BIST_REG FLASH_FN_BREG_READ
	RTN     	
SUB_FLASH_FN_STIR_WRIT:@
	STI7	CYC_FLASH_FN_STIR_WRIT
	JSR	WRITE_CMD_SADDR_DATA8	FLASH_FN_STIR_WRIT	
	RTN
SUB_FLASH_FN_STIR_READ:@
	STI7	CYC_FLASH_FN_STIR_READ
	JSR	READ_CMD_SADDR_DATA8	FLASH_FN_STIR_READ	
	RTN
SUB_FLASH_FN_SOCR_WRIT:@
	STI7	CYC_FLASH_FN_SOCR_WRIT	 	
	JSR	WRITE_CMD_DUMMY8_DATA32	FLASH_FN_SOCR_WRIT	
	RTN
SUB_FLASH_FN_SOCR_WRIT_UBM:@
	STI7	CYC_FLASH_FN_SOCR_WRIT	 	
	JSR	WRITE_CMD_DUMMY8_DATA32_UBM	FLASH_FN_SOCR_WRIT	
	RTN

;;--**************************************************************************************
;;--**************************************************************************************
;;--part 3: Test Mode instruction

SUB_FLASH_TM:@
	STI7	CYC_FLASH_TM
	JSR	WRITE_CMD
	RTN
SUB_FLASH_TMNXT:@
	STI7	CYC_FLASH_TMNXT
	JSR	WRITE_CMD	FLASH_TMNXT	
	RTN
SUB_FLASH_TMENT:@
	STI7	CYC_FLASH_TMENT
	JSR	WRITE_CMD	FLASH_TMENT	
	RTN
SUB_FLASH_TMEXT:@
	STI7	CYC_FLASH_TMEXT
	JSR	WRITE_CMD	FLASH_TMEXT	
	RTN

;;--**************************************************************************************
;;--**************************************************************************************
;;--part 4: BIST instruction

SUB_FLASH_BI_CPROG_NORL_ALL:@
	STI7	CYC_FLASH_BI_CPROG_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_NORL	
	RTN
SUB_FLASH_BI_CPROG_NORL_NVR:@
	STI7	CYC_FLASH_BI_CPROG_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_NORL
	RTN
SUB_FLASH_BI_CPROG_CKBD_ALL:@
	STI7	CYC_FLASH_BI_CPROG_CKBD_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_CKBD	
	RTN
SUB_FLASH_BI_CPROG_CKBD_NVR:@
	STI7	CYC_FLASH_BI_CPROG_CKBD_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_CKBD	
	RTN
SUB_FLASH_BI_CPROG_DIAG_ALL:@
	STI7	CYC_FLASH_BI_CPROG_DIAG_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_DIAG	
	RTN
SUB_FLASH_BI_CPROG_DIAG_NVR:@
	STI7	CYC_FLASH_BI_CPROG_DIAG_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPROG_DIAG	
	RTN
SUB_FLASH_BI_CPPRO_NORL_ALL:@
	STI7	CYC_FLASH_BI_CPPRO_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_NORL	
	RTN
SUB_FLASH_BI_CPPRO_NORL_NVR:@
	STI7	CYC_FLASH_BI_CPPRO_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_NORL	
	RTN
SUB_FLASH_BI_CPPRO_CKBD_ALL:@
	STI7	CYC_FLASH_BI_CPPRO_CKBD_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_CKBD	
	RTN
SUB_FLASH_BI_CPPRO_CKBD_NVR:@
	STI7	CYC_FLASH_BI_CPPRO_CKBD_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_CKBD	
	RTN
SUB_FLASH_BI_CPPRO_DIAG_ALL:@
	STI7	CYC_FLASH_BI_CPPRO_DIAG_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_DIAG	
	RTN
SUB_FLASH_BI_CPPRO_DIAG_NVR:@
	STI7	CYC_FLASH_BI_CPPRO_DIAG_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CPPRO_DIAG	
	RTN
SUB_FLASH_BI_CREAD_NORL_ALL:@
	STI7	CYC_FLASH_BI_CREAD_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_NORL	
	RTN
SUB_FLASH_BI_CREAD_NORL_NVR:@
	STI7	CYC_FLASH_BI_CREAD_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_NORL	
	RTN
SUB_FLASH_BI_CREAD_CKBD_ALL:@
	STI7	CYC_FLASH_BI_CREAD_CKBD_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_CKBD	
	RTN
SUB_FLASH_BI_CREAD_CKBD_NVR:@
	STI7	CYC_FLASH_BI_CREAD_CKBD_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_CKBD	
	RTN
SUB_FLASH_BI_CREAD_DIAG_ALL:@
	STI7	CYC_FLASH_BI_CREAD_DIAG_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_DIAG	
	RTN
SUB_FLASH_BI_CREAD_DIAG_NVR:@
	STI7	CYC_FLASH_BI_CREAD_DIAG_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CREAD_DIAG	
	RTN
SUB_FLASH_BI_MERED_NORL_ALL:@
	STI7	CYC_FLASH_BI_MERED_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_MERED_NORL	
	RTN
SUB_FLASH_BI_MERED_NORL_NVR:@
	STI7	CYC_FLASH_BI_MERED_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_MERED_NORL	
	RTN
SUB_FLASH_BI_MORED_NORL_ALL:@
	STI7	CYC_FLASH_BI_MORED_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_MORED_NORL	
	RTN
SUB_FLASH_BI_MORED_NORL_NVR:@
	STI7	CYC_FLASH_BI_MORED_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_MORED_NORL	
	RTN
SUB_FLASH_BI_CSLRD_NORL_ALL:@
	STI7	CYC_FLASH_BI_CSLRD_NORL_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CSLRD_NORL	
	RTN
SUB_FLASH_BI_CSLRD_NORL_NVR:@
	STI7	CYC_FLASH_BI_CSLRD_NORL_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CSLRD_NORL	
	RTN
SUB_FLASH_BI_CSLRD_CKBD_ALL:@
	STI7	CYC_FLASH_BI_CSLRD_CKBD_ALL
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CSLRD_CKBD	
	RTN
SUB_FLASH_BI_CSLRD_CKBD_NVR:@
	STI7	CYC_FLASH_BI_CSLRD_CKBD_NVR
	JSR	WRITE_CMD_SADDR_DATA40	FLASH_BI_CSLRD_CKBD	
	RTN
SUB_FLASH_BI_RPROG_NORL:@
	STI7	CYC_FLASH_BI_RPROG_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RPROG_NORL	
	RTN
SUB_FLASH_BI_RPROG_CKBD:@
	STI7	CYC_FLASH_BI_RPROG_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RPROG_CKBD	
	RTN
SUB_FLASH_BI_RREAD_NORL:@
	STI7	CYC_FLASH_BI_RREAD_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RREAD_NORL	
	RTN
SUB_FLASH_BI_RREAD_CKBD:@
	STI7	CYC_FLASH_BI_RREAD_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RREAD_CKBD	
	RTN
SUB_FLASH_BI_RPPRO_NORL:@
	STI7	CYC_FLASH_BI_RPPRO_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RPPRO_NORL	
	RTN
SUB_FLASH_BI_RPPRO_CKBD:@
	STI7	CYC_FLASH_BI_RPPRO_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RPPRO_CKBD	
	RTN
SUB_FLASH_BI_RSLRD_NORL:@
	STI7	CYC_FLASH_BI_RSLRD_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RSLRD_NORL	
	RTN
SUB_FLASH_BI_RSLRD_CKBD:@
	STI7	CYC_FLASH_BI_RSLRD_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_RSLRD_CKBD	
	RTN
SUB_FLASH_BI_SPROG_NORL:@
	STI7	CYC_FLASH_BI_SPROG_NORL	
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SPROG_NORL	
	RTN
SUB_FLASH_BI_SPROG_CKBD:@
	STI7	CYC_FLASH_BI_SPROG_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SPROG_CKBD	
	RTN
SUB_FLASH_BI_SREAD_NORL:@
	STI7	CYC_FLASH_BI_SREAD_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SREAD_NORL	
	RTN
SUB_FLASH_BI_SREAD_CKBD:@
	STI7	CYC_FLASH_BI_SREAD_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SREAD_CKBD	
	RTN
SUB_FLASH_BI_SPPRO_NORL:@
	STI7	CYC_FLASH_BI_SPPRO_NORL	
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SPPRO_NORL	
	RTN
SUB_FLASH_BI_SPPRO_CKBD:@
	STI7	CYC_FLASH_BI_SPPRO_CKBD	
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SPPRO_CKBD	
	RTN
SUB_FLASH_BI_SSLRD_NORL:@
	STI7	CYC_FLASH_BI_SSLRD_NORL
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SSLRD_NORL	
	RTN
SUB_FLASH_BI_SSLRD_CKBD:@
	STI7	CYC_FLASH_BI_SSLRD_CKBD
	JSR	WRITE_CMD_ADDR_DATA40	FLASH_BI_SSLRD_CKBD	
	RTN
SUB_FLASH_FN_SLOW_READ_H32:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATA_H32	FLASH_FN_SLOW_READ	
	RTN



SUB_FLASH_BI_CLEAR_FAIL:@
	STI7	CYC_FLASH_BI_CLEAR_FAIL
	JSR	WRITE_CMD	FLASH_BI_CLEAR_FAIL	
	RTN
SUB_FLASH_FN_SLOW_READIN:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATAIN	FLASH_FN_SLOW_READ	
	RTN


SUB_FLASH_FN_SLOW_READINX72B:@
	STI7    CYC_FLASH_FN_SLOW_READ
	JSR	READ_CMD_ADDR_DUMMY16_DATAINX72B	FLASH_FN_SLOW_READ	
	RTN
SUB_FLASH_FN_SLOW_READINX72B_10US:@
	STI7    CYC_FLASH_FN_SLOW_READ_10US
	JSR	READ_CMD_ADDR_DUMMY16_DATAINX72B	FLASH_FN_SLOW_READ	
	RTN


;;--**************************************************************************************
;;--**************************************************************************************
;;--part 5: other sub patterns

SUB_FLASH_WAIT_200MS:@
	IDXI6    CYC_FLASH_FN_NORL_PROG_200MS  IDLE
	RTN

%INSERT substb

