Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -o "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestIntTx_isim_beh.exe" -prj "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestIntTx_beh.prj" "work.TestIntTx" "work.glbl" 
ISim P.20131013 (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/Int_Tx.v" into library work
Analyzing Verilog file "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestIntTx.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:329 - "D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestIntTx.v" Line 46: Target <WR_FIFO> of concurrent assignment or output port connection should be a net type.
Completed static elaboration
Fuse Memory Usage: 116472 KB
Fuse CPU Usage: 702 ms
Compiling module Int_Tx
Compiling module TestIntTx
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 3 Verilog Units
Built simulation executable D:/workspace/ArquitecturaDeComputadoras/TP2-2019-UART/TestIntTx_isim_beh.exe
Fuse Memory Usage: 121064 KB
Fuse CPU Usage: 750 ms
