#include "main.h"
#include <array>
#include <cstring>

#include "Common.hpp"
#include "Logger.hpp"
#include "Motor.hpp"
#include "InterfaceData.hpp"


CharBuffer LogCharBuffer;
Logger main_logger;

std::array<uint8_t, 256> spi1_input_buffer1{};
std::array<uint8_t, 256> spi1_output_buffer1{};
MotorFeedbackFull motor_feedback_full;
constexpr int data_length_spi = 108;


void SystemClock_Config();

void Log_CAN_Command(std::array<uint8_t, 8>& can_command, uint8_t index, double raw_data, uint32_t message_id)
{
    main_logger.AddLog(CANLogger(can_command, index, raw_data, message_id));
}

/* ============================ Initialisation Code Begin ===================================*/
std::array<Motor, 6> motors;

void CAN2_Filters_Init()
{
    //Set initialisation flag
    SET_BIT(CAN1->FMR, CAN_FMR_FINIT);

    // Set 14 filter banks for CAN1 and 14 filter banks for CAN2
    CAN1->FMR |= 14 << 8;

    // deactivate filter bank 14, 15
    CLEAR_BIT(CAN1->FA1R, CAN_FA1R_FACT14);
    CLEAR_BIT(CAN1->FA1R, CAN_FA1R_FACT15);

    // Set filter scale to 32 bit for bank 14, 15
    SET_BIT(CAN1->FS1R, CAN_FS1R_FSC14);
    SET_BIT(CAN1->FS1R, CAN_FS1R_FSC15);

//     Set the IDs (assume is standard)
    CAN1->sFilterRegister[14].FR1 = 0x141 << 21;
    CAN1->sFilterRegister[14].FR2 = 0x142 << 21;
    CAN1->sFilterRegister[15].FR1 = 0x143 << 21;
    CAN1->sFilterRegister[15].FR2 = 0x144 << 21;

    // // Set filter mode to list for bank 14, 15
    SET_BIT(CAN1->FM1R, CAN_FM1R_FBM14);
    SET_BIT(CAN1->FM1R, CAN_FM1R_FBM15);

    // Set filter FIFO to FIFO0 for bank 14, 15
    CLEAR_BIT(CAN1->FFA1R, CAN_FFA1R_FFA14);
    CLEAR_BIT(CAN1->FFA1R, CAN_FFA1R_FFA15);

    // Activate filter bank 14, 15
    SET_BIT(CAN1->FA1R, CAN_FA1R_FACT14);
    SET_BIT(CAN1->FA1R, CAN_FA1R_FACT15);

    // Leave initialisation mode
    CLEAR_BIT(CAN1->FMR, CAN_FMR_FINIT);
}

/**
 * The filters are configured in list mode over 2 filter banks, with 2 id being registered for each bank
 * This gives a total of 4 id's being allowed, which should correspond to a maximum of 4 distinct motors
 * The filter banks are configured to use FIFO0
 */
void CAN1_Filters_Init()
{
    //Set initialisation flag
    SET_BIT(CAN1->FMR, CAN_FMR_FINIT);

    // deactivate filter bank 0, 1
    CLEAR_BIT(CAN1->FA1R, CAN_FA1R_FACT0);
    CLEAR_BIT(CAN1->FA1R, CAN_FA1R_FACT1);

    // Set filter scale to 32 bit for bank 0, 1
    SET_BIT(CAN1->FS1R, CAN_FS1R_FSC0);
    SET_BIT(CAN1->FS1R, CAN_FS1R_FSC1);

//     Set the IDs (assume is standard)
    CAN1->sFilterRegister[0].FR1 = 0x141 << 21;
    CAN1->sFilterRegister[0].FR2 = 0x142 << 21;
    CAN1->sFilterRegister[1].FR1 = 0x143 << 21;
    CAN1->sFilterRegister[1].FR2 = 0x144 << 21;

    // // Set filter mode to list for bank 0, 1
    SET_BIT(CAN1->FM1R, CAN_FM1R_FBM0);
    SET_BIT(CAN1->FM1R, CAN_FM1R_FBM1);

    // Set filter FIFO to FIFO0 for bank 0, 1
    CLEAR_BIT(CAN1->FFA1R, CAN_FFA1R_FFA0);
    CLEAR_BIT(CAN1->FFA1R, CAN_FFA1R_FFA1);

    // Activate filter bank 0, 1
    SET_BIT(CAN1->FA1R, CAN_FA1R_FACT0);
    SET_BIT(CAN1->FA1R, CAN_FA1R_FACT1);

    // Leave initialisation mode
    CLEAR_BIT(CAN1->FMR, CAN_FMR_FINIT);
}

void CAN_Init(CAN_TypeDef* CAN)
{

    // Exit from sleep mode
    CLEAR_BIT(CAN->MCR, CAN_MCR_SLEEP);

    /* Check Sleep mode leave acknowledge */
    while ((CAN->MSR & CAN_MSR_SLAK)!=0U) { }

    /* Request initialisation */
    SET_BIT(CAN->MCR, CAN_MCR_INRQ);

    /* Wait initialisation acknowledge */
    while ((CAN->MSR & CAN_MSR_INAK)==0U) { }
    // Set Automatic bus off to hardware based (i.e. after bus is turned off after excessive error counts,
    // it will be automatically turned on again once 128 occurrences of 11 recessive bits have been monitored
    // Set transmit priority by FIFO instead of by Id
    // Automatic retransmission enabled by default, receive FIFO overwrites previous on overrun by default
    CAN->MCR |= CAN_MCR_ABOM | CAN_MCR_TXFP;
    CAN->IER = CAN_IER_FMPIE0;
    // Prescaler 9, TS1 = 3, TS2 = 1, SyncJumpWidth=1, No loop back or silent mode
    CAN->BTR = (9-1) | (3-1) << 16 | (1-1) << 20 | (1-1) << 24;

    // Setup filters
    if(CAN == CAN1){
        CAN1_Filters_Init();
    }
    else if(CAN == CAN2){
        CAN2_Filters_Init();
    }

    /* Request leave initialisation */
    CLEAR_BIT(CAN->MCR, CAN_MCR_INRQ);
    /* Wait for acknowledge */
    while ((CAN->MSR & CAN_MSR_INAK)!=0U) { }
}

void CAN1_CAN2_Init()
{
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN1EN);
    NVIC_EnableIRQ(CAN1_RX0_IRQn);
    NVIC_SetPriority(CAN1_RX0_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 10, 0));

    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_CAN2EN);
    NVIC_EnableIRQ(CAN2_RX0_IRQn);
    NVIC_SetPriority(CAN2_RX0_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 10, 0));

    // Initialise CAN1 GPIO PA11, PA12, AF9
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
    GPIO_InitStruct.Pin = LL_GPIO_PIN_11 | LL_GPIO_PIN_12;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
    LL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    // Initialise CAN2 GPIO PB12, PB13, AF9
    GPIO_InitStruct = {0};
    GPIO_InitStruct.Pin = LL_GPIO_PIN_12 | LL_GPIO_PIN_13;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_9;
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    CAN_Init(CAN1);
    CAN_Init(CAN2);
}

void TIM6_Init()
{
    // This timer is used to create a delay before sending out 3rd CAN message to allow the motor to have time to respond properly
    // 90MHz clock source for APB1
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM6EN);
    NVIC_EnableIRQ(TIM6_DAC_IRQn);
    NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 8, 0));
    TIM6->CR1 = TIM_CR1_OPM; // Set one pulse mode
    TIM6->DIER = 1; // Enable update interrupt
    // Set delay of 444us, TIM6 clk of 90Mhz, prescaler 100, counter 400, takes time of 1/ (90*10e6 / 100 / 400) to overflow = 444.44us
    TIM6->PSC = 100-1;
    TIM6->ARR = 400-1;
}

void TIM7_Init()
{
    // This timer is used to create a delay before sending out 3rd CAN message to allow the motor to have time to respond properly
    // 90MHz clock source for APB1
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM7EN);
    NVIC_EnableIRQ(TIM7_IRQn);
    NVIC_SetPriority(TIM7_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 8, 0));
    TIM7->CR1 = TIM_CR1_OPM; // Set one pulse mode
    TIM7->DIER = 1; // Enable update interrupt
    // Set delay of 444us, TIM6 clk of 90Mhz, prescaler 100, counter 400, takes time of 1/ (90*10e6 / 100 / 400) to overflow = 444.44us
    TIM7->PSC = 100-1;
    TIM7->ARR = 400-1;
}

void TIM12_Init()
{
    // Secondary blink timer (for short pulsing)
    // 90MHz clock source for APB1
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM12EN);
    NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
    NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 7, 0));
    TIM12->CR1 = TIM_CR1_OPM; // Set one pulse mode
    TIM12->DIER = 1; // Enable update interrupt
    TIM12->PSC = 500-1;
    TIM12->ARR = 4500-1;
}

void TIM13_Init()
{
    // This is used as a watchdog timer for reading motor data periodically such that we can keep tracking the angle even when idling
    // 90MHz clock source for APB1
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM13EN);
    NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
    NVIC_SetPriority(TIM8_UP_TIM13_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 6, 0));
    TIM13->CR1 = 0; // Disable and set all settings to default
    TIM13->DIER = 1; // Enable update interrupt
    // Set delay of 20ms, TIM6 clk of 90Mhz, prescaler 1000, counter 1800
    // Takes time of 1/ (90*10e6 / 1000 / 1800) to overflow = 20ms
    TIM13->PSC = 1000-1;
    TIM13->ARR = 1800-1;
}

void TIM14_Init()
{
    // Main blink timer
    // 90MHz clock source for APB1
    SET_BIT(RCC->APB1ENR, RCC_APB1ENR_TIM14EN);
    NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
    NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 12, 0));
    TIM14->CR1 = 0;
    TIM14->DIER = 1; // Enable update interrupt
    TIM14->PSC = 500-1;
    TIM14->ARR = 45000-1;
}

void USART1_Init()
{
    // Enable clock to USART1 and GPIOB
    SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN);
    SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN);

    // Configure GPIO for PB6 and PB7 (USART1 Tx Rx respectively)
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
    GPIO_InitStruct.Pin = LL_GPIO_PIN_6 | LL_GPIO_PIN_7;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
    LL_GPIO_Init(GPIOB, &GPIO_InitStruct);

    // Enable transmitter
    // 2M baud (BRR = 90/(16*2) = 2.8125 (floating point part = 0.8125 * 16 = 13), oversampling 16
    USART1->BRR = 2 << 4 | 12;
    USART1->CR1 = USART_CR1_TE; // 1,000,000 baud with oversampling by 16
    USART1->CR2 = 0;
    USART1->CR3 = 0;
    // Enable USART1
    SET_BIT(USART1->CR1, USART_CR1_UE);
}

void USART1_TxDMA_Init()
{
    // Enable DMA2
    RCC->AHB1ENR |= (RCC_AHB1ENR_DMA2EN);
    // Setup DMA2 for USART1 TX (DMA2 Stream 7 Channel 4)
    // Enable NVIC Interrupt
    NVIC_EnableIRQ(DMA2_Stream7_IRQn);
    NVIC_SetPriority(DMA2_Stream7_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 15, 0));

    // Set priority to medium, direction mem->periph, transfer complete interrupt, memory increment true, channel 4
    // Default to non double buffer mode
    DMA2_Stream7->CR = 0b01 << 16 | 0b01 << 6 | 0b1 << 4 | 0b1 << 10 | 0b100 << 25;
    // Set periph address register to USART1 data register
    DMA2_Stream7->PAR = reinterpret_cast<std::uintptr_t>(&USART1->DR);
}

void SPI1_Init()
{
    // Enable clock to SPI1
    RCC->APB2ENR |= RCC_APB2ENR_SPI1EN;

    // Initialise GPIO
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
    /**SPI1 GPIO Configuration
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LL_GPIO_PIN_4 | LL_GPIO_PIN_5 | LL_GPIO_PIN_6 | LL_GPIO_PIN_7;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
    LL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    // Initialise SPI1
    // Disable SPI
    CLEAR_BIT(SPI1->CR1, SPI_CR1_SPE);

    // Set configs
    // default to slave mode, ignore baud rate since we are slave anyway, default mode
    SPI1->CR1 = 0;
    SPI1->CR2 = 0; // default all CR2 config

    // Enable the SPI (slave mode, so ideally should always be enabled)
    SET_BIT(SPI1->CR1, SPI_CR1_SPE);
};

void SPI1_Start_DMA()
{
    SPI1->CR2 |= SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN;
}

void SPI1_TxDMA_Init()
{
    // Enable DMA2
    RCC->AHB1ENR |= (RCC_AHB1ENR_DMA2EN);
    // Setup DMA2 for SPI1 TX (DMA2 Stream 3 Channel 3)
    // Enable NVIC Interrupt
    NVIC_EnableIRQ(DMA2_Stream3_IRQn);
    NVIC_SetPriority(DMA2_Stream3_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 9, 0));

    // Set priority to very high, direction mem->periph, transfer complete interrupt, memory increment true, channel 3
    // non double buffer mode by default
    DMA2_Stream3->CR = 0b11 << 16 | 0b01 << 6 | 0b1 << 4 | 0b1 << 10 | 0b11 << 25;
    // Set periph address register to SPI1 data register
    DMA2_Stream3->PAR = reinterpret_cast<std::uintptr_t>(&SPI1->DR);
    // Set memory address register
    DMA2_Stream3->M0AR = reinterpret_cast<std::uintptr_t>(&motor_feedback_full);
    // Set data length
    DMA2_Stream3->NDTR = data_length_spi;
    DMA2_Stream3->CR |= DMA_SxCR_EN;
}

void SPI1_RxDMA_Init()
{
    // Enable DMA2
    RCC->AHB1ENR |= (RCC_AHB1ENR_DMA2EN);
    // Setup DMA2 for SPI1 RX (DMA2 Stream 2 Channel 3)
    // Enable NVIC Interrupt
    NVIC_EnableIRQ(DMA2_Stream2_IRQn);
    NVIC_SetPriority(DMA2_Stream2_IRQn, NVIC_EncodePriority(NVIC_PRIORITYGROUP_4, 8, 0));

    // Set priority to very high, direction periph->mem, transfer complete interrupt, memory increment true, channel 3
    // non double buffer mode by default
    DMA2_Stream2->CR = 0b11 << 16 | 0b00 << 6 | 0b1 << 4 | 0b1 << 10 | 0b11 << 25;
    // Set periph address register to SPI1 data register
    DMA2_Stream2->PAR = reinterpret_cast<std::uintptr_t>(&SPI1->DR);
    // Set memory address register
    DMA2_Stream2->M0AR = reinterpret_cast<std::uintptr_t>(spi1_input_buffer1.data());
    // Set data length
    DMA2_Stream2->NDTR = data_length_spi;
    DMA2_Stream2->CR |= DMA_SxCR_EN;
}

uint32_t spi_rx_count = 0;
uint32_t crc_wrong_count = 0;
uint32_t motor_command_count = 0;

std::array<uint32_t, 6> motor_rx_counts = {};
uint32_t can1_rx_counts = 0;
uint32_t can2_rx_counts = 0;
/* ============================ Initialisation Code End ===================================*/

/* ============================ IRQ Handlers Begin ===================================*/
#pragma clang diagnostic push
#pragma ide diagnostic ignored "OCUnusedGlobalDeclarationInspection"
// SPI1 RX DMA Stream, triggered on end of single transmission
void DMA2_Stream2_IRQHandler()
{
    LL_GPIO_TogglePin(DBG1_GPIO_Port, DBG1_Pin);
    // Clear all the flags
    SET_BIT(DMA2->LIFCR, DMA_LIFCR_CTCIF2 | DMA_LIFCR_CHTIF2 | DMA_LIFCR_CTEIF2 | DMA_LIFCR_CFEIF2 | DMA_LIFCR_CDMEIF2);

    // Re-enable the DMA (data pointer and length will be reset to whatever that is there previously)
    DMA2_Stream2->CR |= DMA_SxCR_EN;

    uint32_t CRCCalc = GetCRC32(reinterpret_cast<uint32_t*>(spi1_input_buffer1.data()), sizeof(MotorCommandMsg)/4-1);
    bool crc_correct = CRCCalc==reinterpret_cast<uint32_t*>(spi1_input_buffer1.data())[sizeof(MotorCommandMsg)/4-1];
    spi_rx_count++;

    if (!crc_correct) {
        crc_wrong_count++;
        uint32_t message_id;
        std::memcpy(&message_id, spi1_input_buffer1.data()+4, 4);
        main_logger.AddLog(SimpleNumLogger<1, uint32_t>("CRC wrong on message: %d\n", {message_id}));
        return;
    }
    if (spi_rx_count%500==0)
        main_logger.AddLog(SimpleNumLogger<2, uint32_t>("Rx count: %d, crc wrong count: %d\n", {spi_rx_count, crc_wrong_count}));

    MotorCommandType command_type;
    std::memcpy(&command_type, spi1_input_buffer1.data(), 2);
    switch (command_type) {
    case MotorCommandType::NormalCommand:
        // Reset the read data watchdog timer
        TIM13->CNT = 0;
        motor_command_count++;
        // Setup correct CRC32 for response first, in case no motor responds we still get correct CRC
        // On every motor response we will re-generate the CRC, so basically we will also re-generate CRC in CAN Rx IRQ
        motor_feedback_full.GenerateCRC();
        [&]() {
            MotorCommandMsg cmd_message; // NOLINT(cppcoreguidelines-pro-type-member-init)
            std::memcpy(&cmd_message, spi1_input_buffer1.data(), sizeof(MotorCommandMsg));
            if (cmd_message.CommandType!=MotorCommandType::NormalCommand) {
                main_logger.AddLog(TextLogger("Fatal error, determined is normal motor command but actually not. Please check\n"));
                return;
            }
            for (unsigned i = 0; i<6; i++) {
                if (cmd_message.MotorCommands.at(i).CommandMode==MotorCommandMode::Ignore)
                    continue;
                if(i < 3){
                    if(!READ_BIT(CAN1->TSR, CAN_TSR_TME0 << i)){
                        main_logger.AddLog(SimpleNumLogger<2, uint32_t>("CAN1 TME%d not empty, msg id: %lu\n", {i, cmd_message.MessageId}));
                        continue;
                    }
                }
                else{
                    if(!READ_BIT(CAN2->TSR, CAN_TSR_TME0 << (i-3))){
                        main_logger.AddLog(SimpleNumLogger<2, uint32_t>("CAN2 TME%d not empty, msg id: %lu\n", {i, cmd_message.MessageId}));
                        continue;
                    }
                }
                auto can_cmd = motors.at(i).GetCommand(cmd_message.MotorCommands.at(i), i, cmd_message.MessageId);
                switch (i) {
                case 0:
                case 1:
                    CAN1->sTxMailBox[i].TDLR = *reinterpret_cast<uint32_t*>(&can_cmd[0]);
                    CAN1->sTxMailBox[i].TDHR = *reinterpret_cast<uint32_t*>(&can_cmd[4]);
                    CAN1->sTxMailBox[i].TIR |= CAN_TI0R_TXRQ;
                    break;
                case 2:
                    CAN1->sTxMailBox[i].TDLR = *reinterpret_cast<uint32_t*>(&can_cmd[0]);
                    CAN1->sTxMailBox[i].TDHR = *reinterpret_cast<uint32_t*>(&can_cmd[4]);
                    TIM6->CR1 |= TIM_CR1_CEN;
                    break;
                case 3:
                case 4:
                    CAN2->sTxMailBox[i-3].TDLR = *reinterpret_cast<uint32_t*>(&can_cmd[0]);
                    CAN2->sTxMailBox[i-3].TDHR = *reinterpret_cast<uint32_t*>(&can_cmd[4]);
                    CAN2->sTxMailBox[i-3].TIR |= CAN_TI0R_TXRQ;
                    break;
                case 5:
                    CAN2->sTxMailBox[i-3].TDLR = *reinterpret_cast<uint32_t*>(&can_cmd[0]);
                    CAN2->sTxMailBox[i-3].TDHR = *reinterpret_cast<uint32_t*>(&can_cmd[4]);
                    TIM7->CR1 |= TIM_CR1_CEN;
                    break;
                default:
                    break;
                }
                if (motor_command_count%20==0) {
                    double param;
                    std::memcpy(&param, cmd_message.MotorCommands[i].Param.data(), sizeof(double));
                    Log_CAN_Command(can_cmd, i, param, cmd_message.MessageId);
                }
            }
        }();
        break;
    case MotorCommandType::ConfigCommand:
        [&]() {
            MotorConfigMsg config_message; // NOLINT(cppcoreguidelines-pro-type-member-init)
            std::memcpy(&config_message, spi1_input_buffer1.data(), sizeof(MotorConfigMsg));
            if (config_message.CommandType!=MotorCommandType::ConfigCommand) {
                main_logger.AddLog(TextLogger("Fatal error, determined is config command but actually not. Please check\n"));
                return;
            }
//            logger.log("Motor config message with id %d received, configuring...\n", config_message.MessageId);
            for (int i = 0; i<6; i++) {
                motors[i].SetConfig(config_message.MotorConfigs[i], i, config_message.MessageId);
            }
        }();
        break;
    default:
        uint16_t cmd_type_raw;
        uint32_t message_id;
        std::memcpy(&cmd_type_raw, spi1_input_buffer1.data(), 2);
        std::memcpy(&message_id, spi1_input_buffer1.data()+4, 4);
        main_logger.AddLog(SimpleNumLogger<2, uint32_t>("Wrong command received: %X, id: %u\n", {cmd_type_raw, message_id}));
    }
    LL_GPIO_TogglePin(DBG1_GPIO_Port, DBG1_Pin);


// We leave checking for tx DMA complete for last to give it some time to complete the DMA tx
// in case the tx dma didn't complete (insufficient clocks received for example), reset transmit buffer
// This is such that the first byte on the next transmit can remain correct
// We do this by checking that number of bytes left in tx dma stream to be total-1 (1 should already be in the tx buffer)
    uint32_t dma_bytes_left = DMA2_Stream3->NDTR;
    if (dma_bytes_left!=data_length_spi-1 && dma_bytes_left!=0) {
        // Reset_SPI1_DMA_Tx();
        // TODO: Add one-pulse timer to trigger interrupt to do a reset
        main_logger.AddLog(SimpleNumLogger<1, uint32_t>("SPI transmit error with %d bytes left\n", {dma_bytes_left}));
    }
}

// SPI1 TX DMA Stream
void DMA2_Stream3_IRQHandler()
{
    // This IRQ is intended to be called at the end of each 80byte transmit of a MotorFeedbackFull message
    // Clear all the flags
    SET_BIT(DMA2->LIFCR, DMA_LIFCR_CTCIF3 | DMA_LIFCR_CHTIF3 | DMA_LIFCR_CTEIF3 | DMA_LIFCR_CFEIF3 | DMA_LIFCR_CDMEIF3);
    // Reset the status bits of the MotorFeedback message
    motor_feedback_full.status = MotorFeedbackStatus{};

    // Re-enable the DMA (data pointer and length will be reset to whatever that is there previously)
    DMA2_Stream3->CR |= DMA_SxCR_EN;
}

// CAN1 Rx FIFO0 IRQ Handler
void CAN1_RX0_IRQHandler()
{
    uint32_t stdId = (CAN1->sFIFOMailBox[0].RIR & CAN_RI0R_STID_Msk) >> CAN_RI0R_STID_Pos;
    std::array<uint8_t, 8> transmitted_data{};
    *reinterpret_cast<uint32_t*>(&transmitted_data[0]) = CAN1->sFIFOMailBox[0].RDLR;
    *reinterpret_cast<uint32_t*>(&transmitted_data[4]) = CAN1->sFIFOMailBox[0].RDHR;

    SET_BIT(CAN1->RF0R, CAN_RF0R_RFOM0); // Release FIFO
    can1_rx_counts++;
    if (transmitted_data[0]==0x19) {
        main_logger.AddLog(SimpleNumLogger<1, uint32_t>("Motor %d set zero position acknowledge received\n", {stdId-0x141}));
        return;
    }
    if (transmitted_data[0]!=0x9c && ((transmitted_data[0]<0xa1) || (transmitted_data[0]>0xa4)) && transmitted_data[0]!=0x92)
        return;
    if (stdId==0x141 || stdId==0x142 || stdId==0x143) {
        motor_rx_counts[stdId-0x141]++;
    }

    if (can1_rx_counts%300==0) {
        main_logger.AddLog(SimpleNumLogger<4, uint32_t>("CAN1 Total rx count: %d, 1: %d, 2: %d, 3: %d\n", {can1_rx_counts, motor_rx_counts[0], motor_rx_counts[1],
                motor_rx_counts[2]}));
    }


    // We parse for command feedback if the return is in this format (if it is any other command it should've returned by this point)
    MotorFeedbackRaw feedback; // NOLINT(cppcoreguidelines-pro-type-member-init)
    std::memcpy(&feedback, transmitted_data.data(), 8);
    if (stdId==0x141 || stdId==0x142 || stdId==0x143) {
        auto index = stdId-0x141;
        motors[index].UpdateEncoderVal(feedback.EncoderPos);
        motor_feedback_full.Feedbacks[index].Angle = motors[index].GetOutputAngleRad();
        motor_feedback_full.Feedbacks[index].Torque = (float)feedback.TorqueCurrentRaw/2048.0f*33.0f;
        motor_feedback_full.Feedbacks[index].Velocity = static_cast<float>(feedback.Speed/motors[index].GetGearRatio()*deg_to_rad);
        motor_feedback_full.Feedbacks[index].Temperature = feedback.Temperature;
        switch (stdId) { // NOLINT(hicpp-multiway-paths-covered)
        case 0x141:
            motor_feedback_full.status.Motor1Ready = true;
            break;
        case 0x142:
            motor_feedback_full.status.Motor2Ready = true;
            break;
        case 0x143:
            motor_feedback_full.status.Motor3Ready = true;
            break;
        }
        motor_feedback_full.GenerateCRC();
        motor_rx_counts[index]++;
    }
    if (can1_rx_counts%100==0) {
        main_logger.AddLog(SimpleNumLogger<3, float>("P1: %f, P2: %f, P3: %f\n", {motors[0].GetOutputAngleRad(), motors[1].GetOutputAngleRad(),
                motors[2].GetOutputAngleRad()}));
    }
}

// CAN2 Rx FIFO0 IRQ Handler
void CAN2_RX0_IRQHandler()
{
    uint32_t stdId = (CAN2->sFIFOMailBox[0].RIR & CAN_RI0R_STID_Msk) >> CAN_RI0R_STID_Pos;
    std::array<uint8_t, 8> transmitted_data{};
    *reinterpret_cast<uint32_t*>(&transmitted_data[0]) = CAN2->sFIFOMailBox[0].RDLR;
    *reinterpret_cast<uint32_t*>(&transmitted_data[4]) = CAN2->sFIFOMailBox[0].RDHR;
    auto motorId = stdId -0x141 + 3;
    SET_BIT(CAN2->RF0R, CAN_RF0R_RFOM0); // Release FIFO
    can2_rx_counts++;
    if (transmitted_data[0]==0x19) {
        main_logger.AddLog(SimpleNumLogger<1, uint32_t>("Motor %d set zero position acknowledge received\n", {motorId}));
        return;
    }
    if (transmitted_data[0]!=0x9c && ((transmitted_data[0]<0xa1) || (transmitted_data[0]>0xa4)) && transmitted_data[0]!=0x92)
        return;
    if (stdId==0x141 || stdId==0x142 || stdId==0x143) {
        motor_rx_counts[motorId]++;
    }

    if (can2_rx_counts%300==0) {
        main_logger.AddLog(SimpleNumLogger<4, uint32_t>("CAN2 Total rx count: %d, 4: %d, 5: %d, 6: %d\n", {can2_rx_counts, motor_rx_counts[3], motor_rx_counts[4],
                                                                                                           motor_rx_counts[5]}));
    }


    // We parse for command feedback if the return is in this format (if it is any other command it should've returned by this point)
    MotorFeedbackRaw feedback; // NOLINT(cppcoreguidelines-pro-type-member-init)
    std::memcpy(&feedback, transmitted_data.data(), 8);
    if (stdId==0x141 || stdId==0x142 || stdId==0x143) {
        auto index = motorId;
        motors[index].UpdateEncoderVal(feedback.EncoderPos);
        motor_feedback_full.Feedbacks[index].Angle = motors[index].GetOutputAngleRad();
        motor_feedback_full.Feedbacks[index].Torque = (float)feedback.TorqueCurrentRaw/2048.0f*33.0f;
        motor_feedback_full.Feedbacks[index].Velocity = static_cast<float>(feedback.Speed/motors[index].GetGearRatio()*deg_to_rad);
        motor_feedback_full.Feedbacks[index].Temperature = feedback.Temperature;
        switch (stdId) { // NOLINT(hicpp-multiway-paths-covered)
        case 0x141:
            motor_feedback_full.status.Motor4Ready = true;
            break;
        case 0x142:
            motor_feedback_full.status.Motor5Ready = true;
            break;
        case 0x143:
            motor_feedback_full.status.Motor6Ready = true;
            break;
        }
        motor_feedback_full.GenerateCRC();
        motor_rx_counts[index]++;
    }
    if (can2_rx_counts%100==0) {
        main_logger.AddLog(SimpleNumLogger<3, float>("P4: %f, P5: %f, P6: %f\n", {motors[3].GetOutputAngleRad(), motors[4].GetOutputAngleRad(),
                                                                                  motors[5].GetOutputAngleRad()}));
    }
}

// USART1 TX DMA Stream (Logger use)
void DMA2_Stream7_IRQHandler()
{
    // Clear all the flags
    SET_BIT(DMA2->HIFCR, DMA_HIFCR_CTCIF7 | DMA_HIFCR_CHTIF7 | DMA_HIFCR_CTEIF7 | DMA_HIFCR_CFEIF7 | DMA_HIFCR_CDMEIF7);
    CLEAR_BIT(USART1->CR3, USART_CR3_DMAT);

    if (auto buf = LogCharBuffer.GetNextUnprocessedBuf();buf != std::nullopt) {
        DMA2_Stream7->NDTR = buf->size();
        DMA2_Stream7->M0AR = reinterpret_cast<uintptr_t>(buf->data());
        DMA2_Stream7->CR |= DMA_SxCR_EN;
        USART1->CR3 |= USART_CR3_DMAT;
    }
}

// 3rd CAN message delay timer for CAN1
void TIM6_DAC_IRQHandler()
{
    if (READ_BIT(TIM6->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM6->SR, TIM_SR_UIF);
        CAN1->sTxMailBox[2].TIR |= CAN_TI0R_TXRQ;
    }
}

// 3rd CAN message delay timer for CAN2
void TIM7_IRQHandler()
{
    if (READ_BIT(TIM7->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM7->SR, TIM_SR_UIF);
        CAN2->sTxMailBox[2].TIR |= CAN_TI0R_TXRQ;
        LL_GPIO_TogglePin(LED3_GPIO_Port, LED3_Pin);
        LL_GPIO_TogglePin(DBG3_GPIO_Port, DBG3_Pin);
    }
}

// Secondary blink timer (for short pulsing)
void TIM8_BRK_TIM12_IRQHandler()
{
    if (READ_BIT(TIM12->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM12->SR, TIM_SR_UIF);
        LL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
    }
}

// Motor read data watchdog timer handler
void TIM8_UP_TIM13_IRQHandler()
{
    if (READ_BIT(TIM13->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM13->SR, TIM_SR_UIF);
        constexpr uint32_t read_data_cmd_HIGH = 0;
        constexpr uint32_t read_data_cmd_LOW = 0x9c;

        bool can1_tsr_busy = false;
        bool can2_tsr_busy = false;
        if ((CAN1->TSR & 0b111 << 26)!=0b111 << 26) {
            main_logger.AddLog(TextLogger("(Watchdog)CAN1 TSR busy, check connection\n"));
            can1_tsr_busy = true;
        }
        if ((CAN2->TSR & 0b111 << 26)!=0b111 << 26) {
            main_logger.AddLog(TextLogger("(Watchdog)CAN2 TSR busy, check connection\n"));
            can2_tsr_busy = true;
        }
        if (can1_tsr_busy && can2_tsr_busy)
            return;

        if (!can1_tsr_busy) {
            for (int i = 0; i<3; i++) {
                CAN1->sTxMailBox[i].TDLR = read_data_cmd_LOW;
                CAN1->sTxMailBox[i].TDHR = read_data_cmd_HIGH;
                if (i!=2) {
                    CAN1->sTxMailBox[i].TIR |= CAN_TI0R_TXRQ;
                }
                else {
                    // Can treat this as setting 3rd CAN mailbox request bit, but with a delay
                    TIM6->CR1 |= TIM_CR1_CEN;
                }
            }
        }
        if (!can2_tsr_busy) {
            for (int i = 0; i<3; i++) {
                CAN2->sTxMailBox[i].TDLR = read_data_cmd_LOW;
                CAN2->sTxMailBox[i].TDHR = read_data_cmd_HIGH;
                if (i!=2) {
                    CAN2->sTxMailBox[i].TIR |= CAN_TI0R_TXRQ;
                }
                else {
                    // Can treat this as setting 3rd CAN mailbox request bit, but with a delay
                    TIM7->CR1 |= TIM_CR1_CEN;
                }
            }
        }
    }
}

// Main blink timer
void TIM8_TRG_COM_TIM14_IRQHandler()
{
    if (READ_BIT(TIM14->SR, TIM_SR_UIF)) {
        CLEAR_BIT(TIM14->SR, TIM_SR_UIF);
        LL_GPIO_TogglePin(LED1_GPIO_Port, LED1_Pin);
        SET_BIT(TIM12->CR1, TIM_CR1_CEN);
    }
}
#pragma clang diagnostic pop
/* ============================ IRQ Handlers End ===================================*/

int main()
{
    /* USER CODE BEGIN 1 */

    /* USER CODE END 1 */

    /* MCU Configuration--------------------------------------------------------*/

    /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

    LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
    LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);

    NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);

    /* System interrupt init*/

    /* USER CODE BEGIN Init */

    /* USER CODE END Init */

    /* Configure the system clock */
    SystemClock_Config();

    /* USER CODE BEGIN SysInit */

    /* USER CODE END SysInit */

    /* Initialize all configured peripherals */
    MX_GPIO_Init();
    /* USER CODE BEGIN 2 */
    // Enable debug counter
    CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
    DWT->CYCCNT = 0;
    DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;

    // Enable CRC
    RCC->AHB1ENR |= (RCC_AHB1ENR_CRCEN);
    USART1_Init();
    USART1_TxDMA_Init();
    CAN1_CAN2_Init();
    SPI1_Init();
    SPI1_RxDMA_Init();
    SPI1_TxDMA_Init();
    SPI1_Start_DMA();
    TIM6_Init();
    TIM7_Init();
    TIM12_Init();
    TIM13_Init();
    TIM14_Init();
    /* USER CODE END 2 */

    // Setup correct mailbox parameters for the CAN
    uint8_t angle_read_cmd_bytes[8] = {0xa1, 0, 0, 0, 0, 0, 0, 0};
    for (int i = 0; i<3; i++) {
        CAN1->sTxMailBox[i].TDTR = 8;
        CAN1->sTxMailBox[i].TIR = (0x141+i) << 21;
        CAN1->sTxMailBox[i].TDLR = *reinterpret_cast<uint32_t*>(angle_read_cmd_bytes);
        CAN1->sTxMailBox[i].TDHR = *reinterpret_cast<uint32_t*>(&angle_read_cmd_bytes[4]);
    }
    for (int i = 0; i<3; i++) {
        CAN2->sTxMailBox[i].TDTR = 8;
        CAN2->sTxMailBox[i].TIR = (0x141+i) << 21;
        CAN2->sTxMailBox[i].TDLR = *reinterpret_cast<uint32_t*>(angle_read_cmd_bytes);
        CAN2->sTxMailBox[i].TDHR = *reinterpret_cast<uint32_t*>(&angle_read_cmd_bytes[4]);
    }


    // TIM6,7,12 are supposed to be started by other stuff, not running in background continuously, so only start 13,14 here
    SET_BIT(TIM13->CR1, TIM_CR1_CEN); // Motor tracking Watchdog timer
    SET_BIT(TIM14->CR1, TIM_CR1_CEN); // Main blink timer

    /* Infinite loop */
    /* USER CODE BEGIN WHILE */
    while (true) {
        // If DMA stream not enabled (finished processing) and still have logging data to process, then start the logging process
        // The DMA complete interrupt will trigger more logging until the logger's buffer is completed
        // Check DMA2_Stream7_IRQHandler for the continuation of the logging process
        LL_GPIO_TogglePin(DBG2_GPIO_Port, DBG2_Pin);
        main_logger.ProcessLog([](std::span<char> data){LogCharBuffer.InsertCharBuf(data);});
        LL_GPIO_TogglePin(DBG2_GPIO_Port, DBG2_Pin);
        if (auto buf = LogCharBuffer.GetNextUnprocessedBuf(); buf != std::nullopt && !(DMA2_Stream7->CR & DMA_SxCR_EN)) {
            DMA2_Stream7->NDTR = buf->size();
            DMA2_Stream7->M0AR = reinterpret_cast<uintptr_t>(buf->data());
            DMA2_Stream7->CR |= DMA_SxCR_EN;
            USART1->CR3 |= USART_CR3_DMAT;
        }
        LL_mDelay(1);
        /* USER CODE END WHILE */

        /* USER CODE BEGIN 3 */
    }
    /* USER CODE END 3 */
}

/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config()
{
    LL_FLASH_SetLatency(LL_FLASH_LATENCY_5);
    while (LL_FLASH_GetLatency()!=LL_FLASH_LATENCY_5) {
    }
    LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
    LL_PWR_EnableOverDriveMode();
    LL_RCC_HSE_Enable();

    /* Wait till HSE is ready */
    while (LL_RCC_HSE_IsReady()!=1) {

    }
    LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSE, LL_RCC_PLLM_DIV_4, 180, LL_RCC_PLLP_DIV_2);
    LL_RCC_PLL_Enable();

    /* Wait till PLL is ready */
    while (LL_RCC_PLL_IsReady()!=1) {

    }
    LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
    LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_4);
    LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_2);
    LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);

    /* Wait till System clock is ready */
    while (LL_RCC_GetSysClkSource()!=LL_RCC_SYS_CLKSOURCE_STATUS_PLL) {

    }
    LL_Init1msTick(180000000);
    LL_SetSystemCoreClock(180000000);
    LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
}

/**
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
void MX_GPIO_Init()
{
    LL_GPIO_InitTypeDef GPIO_InitStruct = {0};

    /* GPIO Ports Clock Enable */
    LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
    LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
    LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
    LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);

    /**/
    LL_GPIO_ResetOutputPin(GPIOC, DBG1_Pin | DBG2_Pin | DBG3_Pin | LED1_Pin | LED2_Pin | LED3_Pin);

    /**/
    GPIO_InitStruct.Pin = DBG1_Pin | DBG2_Pin | DBG3_Pin | LED1_Pin | LED2_Pin | LED3_Pin;
    GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
    GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
    GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
    LL_GPIO_Init(GPIOC, &GPIO_InitStruct);

}

/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler()
{
    /* USER CODE BEGIN Error_Handler_Debug */
    /* User can add his own implementation to report the HAL error return state */
    __disable_irq();
    while (true) {
    }
    /* USER CODE END Error_Handler_Debug */
}

#ifdef  USE_FULL_ASSERT
/**
  * @brief  Reports the name of the source file and the source line number
  *         where the assert_param error has occurred.
  * @param  file: pointer to the source file name
  * @param  line: assert_param error line source number
  * @retval None
  */
void assert_failed(uint8_t *file, uint32_t line)
{
  /* USER CODE BEGIN 6 */
  /* User can add his own implementation to report the file name and line number,
     ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
  /* USER CODE END 6 */
}
#endif /* USE_FULL_ASSERT */

/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/
