

================================================================
== Vivado HLS Report for 'Loop_VConvH_proc'
================================================================
* Date:           Thu May 23 07:29:24 2019

* Version:        2019.2.0 (Build 2548284 on Tue May 21 04:25:56 EDT 2019)
* Project:        proj_2D_convolution_with_linebuffer
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.66|     5.827|        0.83|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----------+-----+-----------+---------+
    |     Latency     |     Interval    | Pipeline|
    | min |    max    | min |    max    |   Type  |
    +-----+-----------+-----+-----------+---------+
    |    1|  162727228|    1|  162727228|   none  |
    +-----+-----------+-----+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+
        |            |     Latency     |  Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name | min |    max    |   Latency  |  achieved |   target  |   Count  | Pipelined|
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+
        |- VConvH    |    0|  162727227| 2 ~ 150813 |          -|          -| 0 ~ 1079 |    no    |
        | + VConvW   |    0|     150811|          79|          -|          -| 0 ~ 1909 |    no    |
        |  ++ VConv  |   77|         77|           7|          -|          -|        11|    no    |
        +------------+-----+-----------+------------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    194|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     166|    104|    -|
|Memory           |       40|      -|      10|      2|    0|
|Multiplexer      |        -|      -|       -|    149|    -|
|Register         |        -|      -|     696|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       40|      2|     872|    449|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       14|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+-----+----+-----+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +------------------------------------------+--------------------------------------+---------+-------+-----+----+-----+
    |filter11x11_strm_mul_32s_10ns_32_3_1_U31  |filter11x11_strm_mul_32s_10ns_32_3_1  |        0|      2|  166|  49|    0|
    |filter11x11_strm_mux_104_32_1_1_U30       |filter11x11_strm_mux_104_32_1_1       |        0|      0|    0|  55|    0|
    +------------------------------------------+--------------------------------------+---------+-------+-----+----+-----+
    |Total                                     |                                      |        0|      2|  166| 104|    0|
    +------------------------------------------+--------------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +----------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |             Module            | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |filt11_coeff_U  |Loop_VConvH_proc_filt11_coeff  |        0|  10|   2|    0|    11|   10|     1|          110|
    |linebuf_0_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_1_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_2_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_3_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_4_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_5_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_6_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_7_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_8_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    |linebuf_9_U     |Loop_VConvH_proc_linebuf_0     |        4|   0|   0|    0|  1920|   32|     1|        61440|
    +----------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                               |       40|  10|   2|    0| 19211|  330|    11|       614510|
    +----------------+-------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |col_fu_340_p2                   |     +    |      0|  0|  13|          11|           1|
    |i_fu_387_p2                     |     +    |      0|  0|  13|           4|           1|
    |out_val_fu_435_p2               |     +    |      0|  0|  39|          32|          32|
    |row_fu_361_p2                   |     +    |      0|  0|  13|          11|           1|
    |ap_block_state3                 |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4                 |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op73_write_state4  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln185_fu_335_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln186_fu_356_p2            |   icmp   |      0|  0|  18|          32|          32|
    |icmp_ln191_fu_381_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln192_fu_398_p2            |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln194_fu_440_p2            |   icmp   |      0|  0|   9|           4|           1|
    |icmp_ln197_fu_346_p2            |   icmp   |      0|  0|  13|          11|           4|
    |ap_block_state1                 |    or    |      0|  0|   2|           1|           1|
    |vwin_val_fu_420_p3              |  select  |      0|  0|  32|           1|          32|
    +--------------------------------+----------+-------+---+----+------------+------------+
    |Total                           |          |      0|  0| 194|         150|         148|
    +--------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  50|         11|    1|         11|
    |ap_done                   |   9|          2|    1|          2|
    |col1_0_i_i_i_reg_284      |   9|          2|   11|         22|
    |hconv_V_blk_n             |   9|          2|    1|          2|
    |height_blk_n              |   9|          2|    1|          2|
    |height_out_blk_n          |   9|          2|    1|          2|
    |i5_0_i_i_i_reg_319        |   9|          2|    4|          8|
    |row2_0_i_i_i_reg_295      |   9|          2|   11|         22|
    |tmp_reg_306               |   9|          2|   32|         64|
    |vconv_V_blk_n             |   9|          2|    1|          2|
    |vconv_xlim_loc_blk_n      |   9|          2|    1|          2|
    |vconv_xlim_loc_out_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 149|         33|   66|        141|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  10|   0|   10|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |col1_0_i_i_i_reg_284         |  11|   0|   11|          0|
    |col_reg_459                  |  11|   0|   11|          0|
    |filt11_coeff_load_reg_609    |  10|   0|   10|          0|
    |height_read_reg_446          |  32|   0|   32|          0|
    |i5_0_i_i_i_reg_319           |   4|   0|    4|          0|
    |i_reg_534                    |   4|   0|    4|          0|
    |icmp_ln197_reg_464           |   1|   0|    1|          0|
    |linebuf_0_addr_reg_481       |  11|   0|   11|          0|
    |linebuf_0_load_reg_539       |  32|   0|   32|          0|
    |linebuf_1_addr_reg_486       |  11|   0|   11|          0|
    |linebuf_1_load_reg_544       |  32|   0|   32|          0|
    |linebuf_2_addr_reg_491       |  11|   0|   11|          0|
    |linebuf_2_load_reg_549       |  32|   0|   32|          0|
    |linebuf_3_addr_reg_496       |  11|   0|   11|          0|
    |linebuf_3_load_reg_554       |  32|   0|   32|          0|
    |linebuf_4_addr_reg_501       |  11|   0|   11|          0|
    |linebuf_4_load_reg_559       |  32|   0|   32|          0|
    |linebuf_5_addr_reg_506       |  11|   0|   11|          0|
    |linebuf_5_load_reg_564       |  32|   0|   32|          0|
    |linebuf_6_addr_reg_511       |  11|   0|   11|          0|
    |linebuf_6_load_reg_569       |  32|   0|   32|          0|
    |linebuf_7_addr_reg_516       |  11|   0|   11|          0|
    |linebuf_7_load_reg_574       |  32|   0|   32|          0|
    |linebuf_8_addr_reg_521       |  11|   0|   11|          0|
    |linebuf_8_load_reg_579       |  32|   0|   32|          0|
    |linebuf_9_addr_reg_526       |  11|   0|   11|          0|
    |linebuf_9_load_reg_584       |  32|   0|   32|          0|
    |mul_ln193_reg_619            |  32|   0|   32|          0|
    |row2_0_i_i_i_reg_295         |  11|   0|   11|          0|
    |row_reg_471                  |  11|   0|   11|          0|
    |tmp_1_reg_476                |  32|   0|   32|          0|
    |tmp_reg_306                  |  32|   0|   32|          0|
    |vconv_xlim_loc_read_reg_451  |  32|   0|   32|          0|
    |vwin_val_reg_594             |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 696|   0|  696|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_done                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |  Loop_VConvH_proc  | return value |
|height_dout                |  in |   32|   ap_fifo  |       height       |    pointer   |
|height_empty_n             |  in |    1|   ap_fifo  |       height       |    pointer   |
|height_read                | out |    1|   ap_fifo  |       height       |    pointer   |
|vconv_xlim_loc_dout        |  in |   32|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_empty_n     |  in |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|vconv_xlim_loc_read        | out |    1|   ap_fifo  |   vconv_xlim_loc   |    pointer   |
|hconv_V_dout               |  in |   32|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_empty_n            |  in |    1|   ap_fifo  |       hconv_V      |    pointer   |
|hconv_V_read               | out |    1|   ap_fifo  |       hconv_V      |    pointer   |
|vconv_V_din                | out |   32|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_full_n             |  in |    1|   ap_fifo  |       vconv_V      |    pointer   |
|vconv_V_write              | out |    1|   ap_fifo  |       vconv_V      |    pointer   |
|height_out_din             | out |   32|   ap_fifo  |     height_out     |    pointer   |
|height_out_full_n          |  in |    1|   ap_fifo  |     height_out     |    pointer   |
|height_out_write           | out |    1|   ap_fifo  |     height_out     |    pointer   |
|vconv_xlim_loc_out_din     | out |   32|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_full_n  |  in |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
|vconv_xlim_loc_out_write   | out |    1|   ap_fifo  | vconv_xlim_loc_out |    pointer   |
+---------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.82>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 11 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %hconv_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (2.91ns)   --->   "%height_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %height)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 15 'read' 'height_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (2.91ns)   --->   "%vconv_xlim_loc_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %vconv_xlim_loc)"   --->   Operation 16 'read' 'vconv_xlim_loc_read' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %height_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %height_out, i32 %height_read)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 18 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %vconv_xlim_loc_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 19 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i32P(i32* %vconv_xlim_loc_out, i32 %vconv_xlim_loc_read)"   --->   Operation 20 'write' <Predicate = true> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.76ns)   --->   "br label %.preheader31.i.i.i"   --->   Operation 21 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%col1_0_i_i_i = phi i11 [ %col, %VConvH_end ], [ 0, %entry ]"   --->   Operation 22 'phi' 'col1_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln185 = zext i11 %col1_0_i_i_i to i32" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 23 'zext' 'zext_ln185' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (2.47ns)   --->   "%icmp_ln185 = icmp slt i32 %zext_ln185, %height_read" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 24 'icmp' 'icmp_ln185' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1079, i64 0)"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%col = add i11 %col1_0_i_i_i, 1" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 26 'add' 'col' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln185, label %VConvH_begin, label %.exit" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str17) nounwind" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 28 'specloopname' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str17)" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 29 'specregionbegin' 'tmp_3_i_i' <Predicate = (icmp_ln185)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.88ns)   --->   "%icmp_ln197 = icmp ugt i11 %col1_0_i_i_i, 9" [convolution.cpp:197->convolution.cpp:270]   --->   Operation 30 'icmp' 'icmp_ln197' <Predicate = (icmp_ln185)> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.76ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 31 'br' <Predicate = (icmp_ln185)> <Delay = 1.76>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 32 'ret' <Predicate = (!icmp_ln185)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.91>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%row2_0_i_i_i = phi i11 [ 0, %VConvH_begin ], [ %row, %VConvW_end ]"   --->   Operation 33 'phi' 'row2_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln186 = zext i11 %row2_0_i_i_i to i32" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 34 'zext' 'zext_ln186' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.47ns)   --->   "%icmp_ln186 = icmp slt i32 %zext_ln186, %vconv_xlim_loc_read" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 35 'icmp' 'icmp_ln186' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 1909, i64 0)"   --->   Operation 36 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.63ns)   --->   "%row = add i11 %row2_0_i_i_i, 1" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 37 'add' 'row' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln186, label %VConvW_begin, label %VConvH_end" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 39 'specloopname' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_15_i_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 40 'specregionbegin' 'tmp_15_i_i' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (2.91ns)   --->   "%tmp_1 = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* %hconv_V)" [convolution.cpp:188->convolution.cpp:270]   --->   Operation 41 'read' 'tmp_1' <Predicate = (icmp_ln186)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%zext_ln192 = zext i11 %row2_0_i_i_i to i64" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 42 'zext' 'zext_ln192' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%linebuf_0_addr = getelementptr [1920 x i32]* @linebuf_0, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 43 'getelementptr' 'linebuf_0_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%linebuf_1_addr = getelementptr [1920 x i32]* @linebuf_1, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 44 'getelementptr' 'linebuf_1_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%linebuf_2_addr = getelementptr [1920 x i32]* @linebuf_2, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 45 'getelementptr' 'linebuf_2_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%linebuf_3_addr = getelementptr [1920 x i32]* @linebuf_3, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 46 'getelementptr' 'linebuf_3_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%linebuf_4_addr = getelementptr [1920 x i32]* @linebuf_4, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 47 'getelementptr' 'linebuf_4_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%linebuf_5_addr = getelementptr [1920 x i32]* @linebuf_5, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 48 'getelementptr' 'linebuf_5_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%linebuf_6_addr = getelementptr [1920 x i32]* @linebuf_6, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 49 'getelementptr' 'linebuf_6_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%linebuf_7_addr = getelementptr [1920 x i32]* @linebuf_7, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 50 'getelementptr' 'linebuf_7_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%linebuf_8_addr = getelementptr [1920 x i32]* @linebuf_8, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 51 'getelementptr' 'linebuf_8_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%linebuf_9_addr = getelementptr [1920 x i32]* @linebuf_9, i64 0, i64 %zext_ln192" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 52 'getelementptr' 'linebuf_9_addr' <Predicate = (icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (1.76ns)   --->   "br label %2" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 53 'br' <Predicate = (icmp_ln186)> <Delay = 1.76>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str17, i32 %tmp_3_i_i)" [convolution.cpp:200->convolution.cpp:270]   --->   Operation 54 'specregionend' 'empty_14' <Predicate = (!icmp_ln186)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "br label %.preheader31.i.i.i" [convolution.cpp:185->convolution.cpp:270]   --->   Operation 55 'br' <Predicate = (!icmp_ln186)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%tmp = phi i32 [ 0, %VConvW_begin ], [ %out_val, %._crit_edge4.i.i.i ]"   --->   Operation 56 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%i5_0_i_i_i = phi i4 [ 0, %VConvW_begin ], [ %i, %._crit_edge4.i.i.i ]"   --->   Operation 57 'phi' 'i5_0_i_i_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (1.30ns)   --->   "%icmp_ln191 = icmp eq i4 %i5_0_i_i_i, -5" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 58 'icmp' 'icmp_ln191' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 11, i64 11, i64 11)"   --->   Operation 59 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (1.73ns)   --->   "%i = add i4 %i5_0_i_i_i, 1" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln191, label %1, label %_ifconv" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 62 'load' 'linebuf_0_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 63 [2/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 63 'load' 'linebuf_1_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 64 [2/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 64 'load' 'linebuf_2_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 65 [2/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 65 'load' 'linebuf_3_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 66 [2/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 66 'load' 'linebuf_4_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 67 'load' 'linebuf_5_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 68 [2/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 68 'load' 'linebuf_6_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 69 'load' 'linebuf_7_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 70 [2/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 70 'load' 'linebuf_8_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 71 [2/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 71 'load' 'linebuf_9_load' <Predicate = (!icmp_ln191)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln197, label %5, label %VConvW_end" [convolution.cpp:197->convolution.cpp:270]   --->   Operation 72 'br' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (2.91ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i32P(i32* %vconv_V, i32 %tmp)" [convolution.cpp:198->convolution.cpp:270]   --->   Operation 73 'write' <Predicate = (icmp_ln191 & icmp_ln197)> <Delay = 2.91> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "br label %VConvW_end" [convolution.cpp:198->convolution.cpp:270]   --->   Operation 74 'br' <Predicate = (icmp_ln191 & icmp_ln197)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_15_i_i)" [convolution.cpp:199->convolution.cpp:270]   --->   Operation 75 'specregionend' 'empty_16' <Predicate = (icmp_ln191)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "br label %0" [convolution.cpp:186->convolution.cpp:270]   --->   Operation 76 'br' <Predicate = (icmp_ln191)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 77 [1/2] (3.25ns)   --->   "%linebuf_0_load = load i32* %linebuf_0_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 77 'load' 'linebuf_0_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 78 [1/2] (3.25ns)   --->   "%linebuf_1_load = load i32* %linebuf_1_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 78 'load' 'linebuf_1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 79 [1/2] (3.25ns)   --->   "%linebuf_2_load = load i32* %linebuf_2_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 79 'load' 'linebuf_2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 80 [1/2] (3.25ns)   --->   "%linebuf_3_load = load i32* %linebuf_3_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 80 'load' 'linebuf_3_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 81 [1/2] (3.25ns)   --->   "%linebuf_4_load = load i32* %linebuf_4_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 81 'load' 'linebuf_4_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 82 [1/2] (3.25ns)   --->   "%linebuf_5_load = load i32* %linebuf_5_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 82 'load' 'linebuf_5_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 83 [1/2] (3.25ns)   --->   "%linebuf_6_load = load i32* %linebuf_6_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 83 'load' 'linebuf_6_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 84 [1/2] (3.25ns)   --->   "%linebuf_7_load = load i32* %linebuf_7_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 84 'load' 'linebuf_7_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 85 [1/2] (3.25ns)   --->   "%linebuf_8_load = load i32* %linebuf_8_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 85 'load' 'linebuf_8_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 86 [1/2] (3.25ns)   --->   "%linebuf_9_load = load i32* %linebuf_9_addr, align 4" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 86 'load' 'linebuf_9_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln193 = zext i4 %i5_0_i_i_i to i64" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 87 'zext' 'zext_ln193' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 88 [1/1] (0.00ns)   --->   "%filt11_coeff_addr = getelementptr [11 x i10]* @filt11_coeff, i64 0, i64 %zext_ln193" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 88 'getelementptr' 'filt11_coeff_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 89 [2/2] (3.25ns)   --->   "%filt11_coeff_load = load i10* %filt11_coeff_addr, align 2" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 89 'load' 'filt11_coeff_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 6 <SV = 5> <Delay = 3.32>
ST_6 : Operation 90 [1/1] (1.30ns)   --->   "%icmp_ln192 = icmp ult i4 %i5_0_i_i_i, -6" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 90 'icmp' 'icmp_ln192' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (2.63ns)   --->   "%tmp_4 = call i32 @_ssdm_op_Mux.ap_auto.10i32.i4(i32 %linebuf_0_load, i32 %linebuf_1_load, i32 %linebuf_2_load, i32 %linebuf_3_load, i32 %linebuf_4_load, i32 %linebuf_5_load, i32 %linebuf_6_load, i32 %linebuf_7_load, i32 %linebuf_8_load, i32 %linebuf_9_load, i4 %i5_0_i_i_i)" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 91 'mux' 'tmp_4' <Predicate = true> <Delay = 2.63> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 2.63> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.69ns)   --->   "%vwin_val = select i1 %icmp_ln192, i32 %tmp_4, i32 %tmp_1" [convolution.cpp:192->convolution.cpp:270]   --->   Operation 92 'select' 'vwin_val' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/2] (3.25ns)   --->   "%filt11_coeff_load = load i10* %filt11_coeff_addr, align 2" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 93 'load' 'filt11_coeff_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 11> <ROM>

State 7 <SV = 6> <Delay = 5.74>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln193_1 = zext i10 %filt11_coeff_load to i32" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 94 'zext' 'zext_ln193_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [3/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 95 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 5.74>
ST_8 : Operation 96 [2/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 96 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 5.74>
ST_9 : Operation 97 [1/3] (5.74ns)   --->   "%mul_ln193 = mul i32 %vwin_val, %zext_ln193_1" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 97 'mul' 'mul_ln193' <Predicate = true> <Delay = 5.74> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 2> <II = 1> <Delay = 5.74> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.25>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str19) nounwind" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (2.55ns)   --->   "%out_val = add i32 %mul_ln193, %tmp" [convolution.cpp:193->convolution.cpp:270]   --->   Operation 99 'add' 'out_val' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (1.30ns)   --->   "%icmp_ln194 = icmp eq i4 %i5_0_i_i_i, 0" [convolution.cpp:194->convolution.cpp:270]   --->   Operation 100 'icmp' 'icmp_ln194' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %icmp_ln194, label %._crit_edge4.i.i.i, label %4" [convolution.cpp:194->convolution.cpp:270]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (1.36ns)   --->   "switch i4 %i5_0_i_i_i, label %branch9.i.i [
    i4 1, label %branch0.i.i
    i4 2, label %branch1.i.i
    i4 3, label %branch2.i.i
    i4 4, label %branch3.i.i
    i4 5, label %branch4.i.i
    i4 6, label %branch5.i.i
    i4 7, label %branch6.i.i
    i4 -8, label %branch7.i.i
    i4 -7, label %branch8.i.i
  ]" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 102 'switch' <Predicate = (!icmp_ln194)> <Delay = 1.36>
ST_10 : Operation 103 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_8_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 103 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 104 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 104 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 9)> <Delay = 0.00>
ST_10 : Operation 105 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_7_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 105 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 8)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 106 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 8)> <Delay = 0.00>
ST_10 : Operation 107 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_6_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 107 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 7)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 108 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 108 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 7)> <Delay = 0.00>
ST_10 : Operation 109 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_5_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 109 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 110 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 110 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 6)> <Delay = 0.00>
ST_10 : Operation 111 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_4_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 111 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 5)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 112 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 112 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 5)> <Delay = 0.00>
ST_10 : Operation 113 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_3_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 113 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 114 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 114 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 4)> <Delay = 0.00>
ST_10 : Operation 115 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_2_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 115 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 3)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 116 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 116 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 3)> <Delay = 0.00>
ST_10 : Operation 117 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_1_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 117 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 118 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 118 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 2)> <Delay = 0.00>
ST_10 : Operation 119 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_0_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 119 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 120 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 120 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i == 1)> <Delay = 0.00>
ST_10 : Operation 121 [1/1] (3.25ns)   --->   "store i32 %vwin_val, i32* %linebuf_9_addr, align 4" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 121 'store' <Predicate = (!icmp_ln194 & i5_0_i_i_i != 1 & i5_0_i_i_i != 2 & i5_0_i_i_i != 3 & i5_0_i_i_i != 4 & i5_0_i_i_i != 5 & i5_0_i_i_i != 6 & i5_0_i_i_i != 7 & i5_0_i_i_i != 8 & i5_0_i_i_i != 9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1920> <RAM>
ST_10 : Operation 122 [1/1] (0.00ns)   --->   "br label %3" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 122 'br' <Predicate = (!icmp_ln194 & i5_0_i_i_i != 1 & i5_0_i_i_i != 2 & i5_0_i_i_i != 3 & i5_0_i_i_i != 4 & i5_0_i_i_i != 5 & i5_0_i_i_i != 6 & i5_0_i_i_i != 7 & i5_0_i_i_i != 8 & i5_0_i_i_i != 9)> <Delay = 0.00>
ST_10 : Operation 123 [1/1] (0.00ns)   --->   "br label %._crit_edge4.i.i.i" [convolution.cpp:195->convolution.cpp:270]   --->   Operation 123 'br' <Predicate = (!icmp_ln194)> <Delay = 0.00>
ST_10 : Operation 124 [1/1] (0.00ns)   --->   "br label %2" [convolution.cpp:191->convolution.cpp:270]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ hconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ vconv_xlim_loc_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ linebuf_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_4]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_5]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_6]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_7]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_8]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ linebuf_9]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ filt11_coeff]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
height_read         (read             ) [ 00111111111]
vconv_xlim_loc_read (read             ) [ 00111111111]
specinterface_ln0   (specinterface    ) [ 00000000000]
write_ln185         (write            ) [ 00000000000]
specinterface_ln0   (specinterface    ) [ 00000000000]
write_ln0           (write            ) [ 00000000000]
br_ln0              (br               ) [ 01111111111]
col1_0_i_i_i        (phi              ) [ 00100000000]
zext_ln185          (zext             ) [ 00000000000]
icmp_ln185          (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
col                 (add              ) [ 01111111111]
br_ln185            (br               ) [ 00000000000]
specloopname_ln185  (specloopname     ) [ 00000000000]
tmp_3_i_i           (specregionbegin  ) [ 00011111111]
icmp_ln197          (icmp             ) [ 00011111111]
br_ln186            (br               ) [ 00111111111]
ret_ln0             (ret              ) [ 00000000000]
row2_0_i_i_i        (phi              ) [ 00010000000]
zext_ln186          (zext             ) [ 00000000000]
icmp_ln186          (icmp             ) [ 00111111111]
empty_15            (speclooptripcount) [ 00000000000]
row                 (add              ) [ 00111111111]
br_ln186            (br               ) [ 00000000000]
specloopname_ln186  (specloopname     ) [ 00000000000]
tmp_15_i_i          (specregionbegin  ) [ 00001111111]
tmp_1               (read             ) [ 00001111111]
zext_ln192          (zext             ) [ 00000000000]
linebuf_0_addr      (getelementptr    ) [ 00001111111]
linebuf_1_addr      (getelementptr    ) [ 00001111111]
linebuf_2_addr      (getelementptr    ) [ 00001111111]
linebuf_3_addr      (getelementptr    ) [ 00001111111]
linebuf_4_addr      (getelementptr    ) [ 00001111111]
linebuf_5_addr      (getelementptr    ) [ 00001111111]
linebuf_6_addr      (getelementptr    ) [ 00001111111]
linebuf_7_addr      (getelementptr    ) [ 00001111111]
linebuf_8_addr      (getelementptr    ) [ 00001111111]
linebuf_9_addr      (getelementptr    ) [ 00001111111]
br_ln191            (br               ) [ 00111111111]
empty_14            (specregionend    ) [ 00000000000]
br_ln185            (br               ) [ 01111111111]
tmp                 (phi              ) [ 00001111111]
i5_0_i_i_i          (phi              ) [ 00001111111]
icmp_ln191          (icmp             ) [ 00111111111]
empty_17            (speclooptripcount) [ 00000000000]
i                   (add              ) [ 00111111111]
br_ln191            (br               ) [ 00000000000]
br_ln197            (br               ) [ 00000000000]
write_ln198         (write            ) [ 00000000000]
br_ln198            (br               ) [ 00000000000]
empty_16            (specregionend    ) [ 00000000000]
br_ln186            (br               ) [ 00111111111]
linebuf_0_load      (load             ) [ 00000010000]
linebuf_1_load      (load             ) [ 00000010000]
linebuf_2_load      (load             ) [ 00000010000]
linebuf_3_load      (load             ) [ 00000010000]
linebuf_4_load      (load             ) [ 00000010000]
linebuf_5_load      (load             ) [ 00000010000]
linebuf_6_load      (load             ) [ 00000010000]
linebuf_7_load      (load             ) [ 00000010000]
linebuf_8_load      (load             ) [ 00000010000]
linebuf_9_load      (load             ) [ 00000010000]
zext_ln193          (zext             ) [ 00000000000]
filt11_coeff_addr   (getelementptr    ) [ 00000010000]
icmp_ln192          (icmp             ) [ 00000000000]
tmp_4               (mux              ) [ 00000000000]
vwin_val            (select           ) [ 00000001111]
filt11_coeff_load   (load             ) [ 00000001000]
zext_ln193_1        (zext             ) [ 00000000110]
mul_ln193           (mul              ) [ 00000000001]
specloopname_ln191  (specloopname     ) [ 00000000000]
out_val             (add              ) [ 00111111111]
icmp_ln194          (icmp             ) [ 00111111111]
br_ln194            (br               ) [ 00000000000]
switch_ln195        (switch           ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
store_ln195         (store            ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
br_ln195            (br               ) [ 00000000000]
br_ln191            (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vconv_xlim_loc">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hconv_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hconv_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vconv_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="height_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vconv_xlim_loc_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vconv_xlim_loc_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="linebuf_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_0"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="linebuf_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_1"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="linebuf_2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_2"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="linebuf_3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_3"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="linebuf_4">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_4"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="linebuf_5">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_5"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="linebuf_6">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_6"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="linebuf_7">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_7"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="linebuf_8">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_8"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="linebuf_9">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="linebuf_9"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="filt11_coeff">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="filt11_coeff"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str17"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.10i32.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str19"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="height_read_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="32" slack="0"/>
<pin id="112" dir="0" index="1" bw="32" slack="0"/>
<pin id="113" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height_read/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="vconv_xlim_loc_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vconv_xlim_loc_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln185_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="0"/>
<pin id="125" dir="0" index="2" bw="32" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln185/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="write_ln0_write_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="0" slack="0"/>
<pin id="132" dir="0" index="1" bw="32" slack="0"/>
<pin id="133" dir="0" index="2" bw="32" slack="0"/>
<pin id="134" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="tmp_1_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="write_ln198_write_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="0" slack="0"/>
<pin id="146" dir="0" index="1" bw="32" slack="0"/>
<pin id="147" dir="0" index="2" bw="32" slack="0"/>
<pin id="148" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln198/4 "/>
</bind>
</comp>

<comp id="151" class="1004" name="linebuf_0_addr_gep_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="32" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="0" index="2" bw="11" slack="0"/>
<pin id="155" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_0_addr/3 "/>
</bind>
</comp>

<comp id="158" class="1004" name="linebuf_1_addr_gep_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="1" slack="0"/>
<pin id="161" dir="0" index="2" bw="11" slack="0"/>
<pin id="162" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_1_addr/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="linebuf_2_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="11" slack="0"/>
<pin id="169" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_2_addr/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="linebuf_3_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="11" slack="0"/>
<pin id="176" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_3_addr/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="linebuf_4_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="11" slack="0"/>
<pin id="183" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_4_addr/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="linebuf_5_addr_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="32" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="11" slack="0"/>
<pin id="190" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_5_addr/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="linebuf_6_addr_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="32" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="11" slack="0"/>
<pin id="197" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_6_addr/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="linebuf_7_addr_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="11" slack="0"/>
<pin id="204" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_7_addr/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="linebuf_8_addr_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="11" slack="0"/>
<pin id="211" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_8_addr/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="linebuf_9_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="11" slack="0"/>
<pin id="218" dir="1" index="3" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="linebuf_9_addr/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="11" slack="1"/>
<pin id="223" dir="0" index="1" bw="32" slack="4"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_0_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_access_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="11" slack="1"/>
<pin id="228" dir="0" index="1" bw="32" slack="4"/>
<pin id="229" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_1_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="231" class="1004" name="grp_access_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="11" slack="1"/>
<pin id="233" dir="0" index="1" bw="32" slack="4"/>
<pin id="234" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_2_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="grp_access_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="11" slack="1"/>
<pin id="238" dir="0" index="1" bw="32" slack="4"/>
<pin id="239" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="240" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_3_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="11" slack="1"/>
<pin id="243" dir="0" index="1" bw="32" slack="4"/>
<pin id="244" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_4_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_access_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="11" slack="1"/>
<pin id="248" dir="0" index="1" bw="32" slack="4"/>
<pin id="249" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_5_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="251" class="1004" name="grp_access_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="11" slack="1"/>
<pin id="253" dir="0" index="1" bw="32" slack="4"/>
<pin id="254" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="255" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_6_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="256" class="1004" name="grp_access_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="11" slack="1"/>
<pin id="258" dir="0" index="1" bw="32" slack="4"/>
<pin id="259" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="260" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_7_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="261" class="1004" name="grp_access_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="11" slack="1"/>
<pin id="263" dir="0" index="1" bw="32" slack="4"/>
<pin id="264" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_8_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="266" class="1004" name="grp_access_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="11" slack="1"/>
<pin id="268" dir="0" index="1" bw="32" slack="4"/>
<pin id="269" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="270" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="linebuf_9_load/4 store_ln195/10 "/>
</bind>
</comp>

<comp id="271" class="1004" name="filt11_coeff_addr_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="10" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="4" slack="0"/>
<pin id="275" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="filt11_coeff_addr/5 "/>
</bind>
</comp>

<comp id="278" class="1004" name="grp_access_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="4" slack="0"/>
<pin id="280" dir="0" index="1" bw="10" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="282" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="filt11_coeff_load/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="col1_0_i_i_i_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="11" slack="1"/>
<pin id="286" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="col1_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="col1_0_i_i_i_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="11" slack="0"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="1" slack="1"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="col1_0_i_i_i/2 "/>
</bind>
</comp>

<comp id="295" class="1005" name="row2_0_i_i_i_reg_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="11" slack="1"/>
<pin id="297" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="row2_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="299" class="1004" name="row2_0_i_i_i_phi_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="1"/>
<pin id="301" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="11" slack="0"/>
<pin id="303" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="row2_0_i_i_i/3 "/>
</bind>
</comp>

<comp id="306" class="1005" name="tmp_reg_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="32" slack="1"/>
<pin id="308" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp (phireg) "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_phi_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="1"/>
<pin id="312" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="313" dir="0" index="2" bw="32" slack="1"/>
<pin id="314" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="315" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="i5_0_i_i_i_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i5_0_i_i_i (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="i5_0_i_i_i_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="1" slack="1"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="4" slack="0"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i5_0_i_i_i/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln185_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="0"/>
<pin id="333" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln185/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="icmp_ln185_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="32" slack="0"/>
<pin id="337" dir="0" index="1" bw="32" slack="1"/>
<pin id="338" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln185/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="col_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="11" slack="0"/>
<pin id="342" dir="0" index="1" bw="1" slack="0"/>
<pin id="343" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="col/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="icmp_ln197_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="11" slack="0"/>
<pin id="348" dir="0" index="1" bw="11" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln197/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln186_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="11" slack="0"/>
<pin id="354" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln186/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln186_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="0" index="1" bw="32" slack="2"/>
<pin id="359" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln186/3 "/>
</bind>
</comp>

<comp id="361" class="1004" name="row_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="11" slack="0"/>
<pin id="363" dir="0" index="1" bw="1" slack="0"/>
<pin id="364" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="row/3 "/>
</bind>
</comp>

<comp id="367" class="1004" name="zext_ln192_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="11" slack="0"/>
<pin id="369" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln192/3 "/>
</bind>
</comp>

<comp id="381" class="1004" name="icmp_ln191_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="4" slack="0"/>
<pin id="383" dir="0" index="1" bw="4" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln191/4 "/>
</bind>
</comp>

<comp id="387" class="1004" name="i_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="4" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln193_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="4" slack="1"/>
<pin id="395" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193/5 "/>
</bind>
</comp>

<comp id="398" class="1004" name="icmp_ln192_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="4" slack="2"/>
<pin id="400" dir="0" index="1" bw="4" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln192/6 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_4_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="32" slack="1"/>
<pin id="407" dir="0" index="2" bw="32" slack="1"/>
<pin id="408" dir="0" index="3" bw="32" slack="1"/>
<pin id="409" dir="0" index="4" bw="32" slack="1"/>
<pin id="410" dir="0" index="5" bw="32" slack="1"/>
<pin id="411" dir="0" index="6" bw="32" slack="1"/>
<pin id="412" dir="0" index="7" bw="32" slack="1"/>
<pin id="413" dir="0" index="8" bw="32" slack="1"/>
<pin id="414" dir="0" index="9" bw="32" slack="1"/>
<pin id="415" dir="0" index="10" bw="32" slack="1"/>
<pin id="416" dir="0" index="11" bw="4" slack="2"/>
<pin id="417" dir="1" index="12" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/6 "/>
</bind>
</comp>

<comp id="420" class="1004" name="vwin_val_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="32" slack="0"/>
<pin id="423" dir="0" index="2" bw="32" slack="3"/>
<pin id="424" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="vwin_val/6 "/>
</bind>
</comp>

<comp id="427" class="1004" name="zext_ln193_1_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="10" slack="1"/>
<pin id="429" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln193_1/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="grp_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="32" slack="1"/>
<pin id="432" dir="0" index="1" bw="10" slack="0"/>
<pin id="433" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln193/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="out_val_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="6"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_val/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="icmp_ln194_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="4" slack="6"/>
<pin id="442" dir="0" index="1" bw="4" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln194/10 "/>
</bind>
</comp>

<comp id="446" class="1005" name="height_read_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="1"/>
<pin id="448" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="height_read "/>
</bind>
</comp>

<comp id="451" class="1005" name="vconv_xlim_loc_read_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="32" slack="2"/>
<pin id="453" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="vconv_xlim_loc_read "/>
</bind>
</comp>

<comp id="459" class="1005" name="col_reg_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="11" slack="0"/>
<pin id="461" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="col "/>
</bind>
</comp>

<comp id="464" class="1005" name="icmp_ln197_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="2"/>
<pin id="466" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln197 "/>
</bind>
</comp>

<comp id="471" class="1005" name="row_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="11" slack="0"/>
<pin id="473" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="row "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_1_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="32" slack="3"/>
<pin id="478" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="481" class="1005" name="linebuf_0_addr_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="11" slack="1"/>
<pin id="483" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_0_addr "/>
</bind>
</comp>

<comp id="486" class="1005" name="linebuf_1_addr_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="11" slack="1"/>
<pin id="488" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_addr "/>
</bind>
</comp>

<comp id="491" class="1005" name="linebuf_2_addr_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="11" slack="1"/>
<pin id="493" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_addr "/>
</bind>
</comp>

<comp id="496" class="1005" name="linebuf_3_addr_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="1"/>
<pin id="498" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_addr "/>
</bind>
</comp>

<comp id="501" class="1005" name="linebuf_4_addr_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="11" slack="1"/>
<pin id="503" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_addr "/>
</bind>
</comp>

<comp id="506" class="1005" name="linebuf_5_addr_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="1"/>
<pin id="508" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_addr "/>
</bind>
</comp>

<comp id="511" class="1005" name="linebuf_6_addr_reg_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="11" slack="1"/>
<pin id="513" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_addr "/>
</bind>
</comp>

<comp id="516" class="1005" name="linebuf_7_addr_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="11" slack="1"/>
<pin id="518" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_addr "/>
</bind>
</comp>

<comp id="521" class="1005" name="linebuf_8_addr_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="11" slack="1"/>
<pin id="523" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_addr "/>
</bind>
</comp>

<comp id="526" class="1005" name="linebuf_9_addr_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="11" slack="1"/>
<pin id="528" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_addr "/>
</bind>
</comp>

<comp id="534" class="1005" name="i_reg_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="4" slack="0"/>
<pin id="536" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="539" class="1005" name="linebuf_0_load_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="1"/>
<pin id="541" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_0_load "/>
</bind>
</comp>

<comp id="544" class="1005" name="linebuf_1_load_reg_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="32" slack="1"/>
<pin id="546" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_1_load "/>
</bind>
</comp>

<comp id="549" class="1005" name="linebuf_2_load_reg_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="32" slack="1"/>
<pin id="551" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_2_load "/>
</bind>
</comp>

<comp id="554" class="1005" name="linebuf_3_load_reg_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="32" slack="1"/>
<pin id="556" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_3_load "/>
</bind>
</comp>

<comp id="559" class="1005" name="linebuf_4_load_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_4_load "/>
</bind>
</comp>

<comp id="564" class="1005" name="linebuf_5_load_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="32" slack="1"/>
<pin id="566" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_5_load "/>
</bind>
</comp>

<comp id="569" class="1005" name="linebuf_6_load_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="32" slack="1"/>
<pin id="571" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_6_load "/>
</bind>
</comp>

<comp id="574" class="1005" name="linebuf_7_load_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="1"/>
<pin id="576" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_7_load "/>
</bind>
</comp>

<comp id="579" class="1005" name="linebuf_8_load_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="32" slack="1"/>
<pin id="581" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_8_load "/>
</bind>
</comp>

<comp id="584" class="1005" name="linebuf_9_load_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="linebuf_9_load "/>
</bind>
</comp>

<comp id="589" class="1005" name="filt11_coeff_addr_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="1"/>
<pin id="591" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="filt11_coeff_addr "/>
</bind>
</comp>

<comp id="594" class="1005" name="vwin_val_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="1"/>
<pin id="596" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="vwin_val "/>
</bind>
</comp>

<comp id="609" class="1005" name="filt11_coeff_load_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="1"/>
<pin id="611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="filt11_coeff_load "/>
</bind>
</comp>

<comp id="614" class="1005" name="zext_ln193_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln193_1 "/>
</bind>
</comp>

<comp id="619" class="1005" name="mul_ln193_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln193 "/>
</bind>
</comp>

<comp id="624" class="1005" name="out_val_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="32" slack="1"/>
<pin id="626" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="out_val "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="114"><net_src comp="48" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="0" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="48" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="2" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="127"><net_src comp="50" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="110" pin="2"/><net_sink comp="122" pin=2"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="10" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="116" pin="2"/><net_sink comp="130" pin=2"/></net>

<net id="142"><net_src comp="74" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="86" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="6" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="151" pin=0"/></net>

<net id="157"><net_src comp="56" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="163"><net_src comp="14" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="164"><net_src comp="56" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="170"><net_src comp="16" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="56" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="18" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="56" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="20" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="56" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="56" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="56" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="56" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="219"><net_src comp="30" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="56" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="276"><net_src comp="32" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="56" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="283"><net_src comp="271" pin="3"/><net_sink comp="278" pin=0"/></net>

<net id="287"><net_src comp="52" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="298"><net_src comp="52" pin="0"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="295" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="309"><net_src comp="38" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="316"><net_src comp="306" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="317"><net_src comp="310" pin="4"/><net_sink comp="144" pin=2"/></net>

<net id="318"><net_src comp="310" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="322"><net_src comp="78" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="323" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="334"><net_src comp="288" pin="4"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="344"><net_src comp="288" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="60" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="288" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="68" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="299" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="299" pin="4"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="60" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="370"><net_src comp="299" pin="4"/><net_sink comp="367" pin=0"/></net>

<net id="371"><net_src comp="367" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="372"><net_src comp="367" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="373"><net_src comp="367" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="374"><net_src comp="367" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="375"><net_src comp="367" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="376"><net_src comp="367" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="377"><net_src comp="367" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="378"><net_src comp="367" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="379"><net_src comp="367" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="380"><net_src comp="367" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="385"><net_src comp="323" pin="4"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="80" pin="0"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="323" pin="4"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="84" pin="0"/><net_sink comp="387" pin=1"/></net>

<net id="396"><net_src comp="319" pin="1"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="402"><net_src comp="319" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="88" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="418"><net_src comp="90" pin="0"/><net_sink comp="404" pin=0"/></net>

<net id="419"><net_src comp="319" pin="1"/><net_sink comp="404" pin=11"/></net>

<net id="425"><net_src comp="398" pin="2"/><net_sink comp="420" pin=0"/></net>

<net id="426"><net_src comp="404" pin="12"/><net_sink comp="420" pin=1"/></net>

<net id="434"><net_src comp="427" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="439"><net_src comp="306" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="319" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="449"><net_src comp="110" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="454"><net_src comp="116" pin="2"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="462"><net_src comp="340" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="463"><net_src comp="459" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="467"><net_src comp="346" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="474"><net_src comp="361" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="299" pin=2"/></net>

<net id="479"><net_src comp="138" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="420" pin=2"/></net>

<net id="484"><net_src comp="151" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="489"><net_src comp="158" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="494"><net_src comp="165" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="499"><net_src comp="172" pin="3"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="504"><net_src comp="179" pin="3"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="509"><net_src comp="186" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="514"><net_src comp="193" pin="3"/><net_sink comp="511" pin=0"/></net>

<net id="515"><net_src comp="511" pin="1"/><net_sink comp="251" pin=0"/></net>

<net id="519"><net_src comp="200" pin="3"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="524"><net_src comp="207" pin="3"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="529"><net_src comp="214" pin="3"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="537"><net_src comp="387" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="538"><net_src comp="534" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="542"><net_src comp="221" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="547"><net_src comp="226" pin="3"/><net_sink comp="544" pin=0"/></net>

<net id="548"><net_src comp="544" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="552"><net_src comp="231" pin="3"/><net_sink comp="549" pin=0"/></net>

<net id="553"><net_src comp="549" pin="1"/><net_sink comp="404" pin=3"/></net>

<net id="557"><net_src comp="236" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="404" pin=4"/></net>

<net id="562"><net_src comp="241" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="404" pin=5"/></net>

<net id="567"><net_src comp="246" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="404" pin=6"/></net>

<net id="572"><net_src comp="251" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="404" pin=7"/></net>

<net id="577"><net_src comp="256" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="404" pin=8"/></net>

<net id="582"><net_src comp="261" pin="3"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="404" pin=9"/></net>

<net id="587"><net_src comp="266" pin="3"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="404" pin=10"/></net>

<net id="592"><net_src comp="271" pin="3"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="597"><net_src comp="420" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="430" pin=0"/></net>

<net id="599"><net_src comp="594" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="600"><net_src comp="594" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="601"><net_src comp="594" pin="1"/><net_sink comp="251" pin=1"/></net>

<net id="602"><net_src comp="594" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="603"><net_src comp="594" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="604"><net_src comp="594" pin="1"/><net_sink comp="236" pin=1"/></net>

<net id="605"><net_src comp="594" pin="1"/><net_sink comp="231" pin=1"/></net>

<net id="606"><net_src comp="594" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="607"><net_src comp="594" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="608"><net_src comp="594" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="612"><net_src comp="278" pin="3"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="617"><net_src comp="427" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="430" pin=1"/></net>

<net id="622"><net_src comp="430" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="627"><net_src comp="435" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="310" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vconv_V | {4 }
	Port: height_out | {1 }
	Port: vconv_xlim_loc_out | {1 }
	Port: linebuf_0 | {10 }
	Port: linebuf_1 | {10 }
	Port: linebuf_2 | {10 }
	Port: linebuf_3 | {10 }
	Port: linebuf_4 | {10 }
	Port: linebuf_5 | {10 }
	Port: linebuf_6 | {10 }
	Port: linebuf_7 | {10 }
	Port: linebuf_8 | {10 }
	Port: linebuf_9 | {10 }
	Port: filt11_coeff | {}
 - Input state : 
	Port: Loop_VConvH_proc : height | {1 }
	Port: Loop_VConvH_proc : vconv_xlim_loc | {1 }
	Port: Loop_VConvH_proc : hconv_V | {3 }
	Port: Loop_VConvH_proc : linebuf_0 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_1 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_2 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_3 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_4 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_5 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_6 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_7 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_8 | {4 5 }
	Port: Loop_VConvH_proc : linebuf_9 | {4 5 }
	Port: Loop_VConvH_proc : filt11_coeff | {5 6 }
  - Chain level:
	State 1
	State 2
		zext_ln185 : 1
		icmp_ln185 : 2
		col : 1
		br_ln185 : 3
		icmp_ln197 : 1
	State 3
		zext_ln186 : 1
		icmp_ln186 : 2
		row : 1
		br_ln186 : 3
		zext_ln192 : 1
		linebuf_0_addr : 2
		linebuf_1_addr : 2
		linebuf_2_addr : 2
		linebuf_3_addr : 2
		linebuf_4_addr : 2
		linebuf_5_addr : 2
		linebuf_6_addr : 2
		linebuf_7_addr : 2
		linebuf_8_addr : 2
		linebuf_9_addr : 2
	State 4
		icmp_ln191 : 1
		i : 1
		br_ln191 : 2
		write_ln198 : 1
	State 5
		filt11_coeff_addr : 1
		filt11_coeff_load : 2
	State 6
		vwin_val : 1
	State 7
		mul_ln193 : 1
	State 8
	State 9
	State 10
		br_ln194 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |  DSP48E |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|    mul   |            grp_fu_430           |    2    |   166   |    49   |
|----------|---------------------------------|---------|---------|---------|
|          |            col_fu_340           |    0    |    0    |    13   |
|    add   |            row_fu_361           |    0    |    0    |    13   |
|          |             i_fu_387            |    0    |    0    |    13   |
|          |          out_val_fu_435         |    0    |    0    |    39   |
|----------|---------------------------------|---------|---------|---------|
|          |        icmp_ln185_fu_335        |    0    |    0    |    18   |
|          |        icmp_ln197_fu_346        |    0    |    0    |    13   |
|   icmp   |        icmp_ln186_fu_356        |    0    |    0    |    18   |
|          |        icmp_ln191_fu_381        |    0    |    0    |    9    |
|          |        icmp_ln192_fu_398        |    0    |    0    |    9    |
|          |        icmp_ln194_fu_440        |    0    |    0    |    9    |
|----------|---------------------------------|---------|---------|---------|
|    mux   |           tmp_4_fu_404          |    0    |    0    |    55   |
|----------|---------------------------------|---------|---------|---------|
|  select  |         vwin_val_fu_420         |    0    |    0    |    32   |
|----------|---------------------------------|---------|---------|---------|
|          |     height_read_read_fu_110     |    0    |    0    |    0    |
|   read   | vconv_xlim_loc_read_read_fu_116 |    0    |    0    |    0    |
|          |        tmp_1_read_fu_138        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |     write_ln185_write_fu_122    |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_130     |    0    |    0    |    0    |
|          |     write_ln198_write_fu_144    |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        zext_ln185_fu_331        |    0    |    0    |    0    |
|          |        zext_ln186_fu_352        |    0    |    0    |    0    |
|   zext   |        zext_ln192_fu_367        |    0    |    0    |    0    |
|          |        zext_ln193_fu_393        |    0    |    0    |    0    |
|          |       zext_ln193_1_fu_427       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    2    |   166   |   290   |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|    col1_0_i_i_i_reg_284   |   11   |
|        col_reg_459        |   11   |
| filt11_coeff_addr_reg_589 |    4   |
| filt11_coeff_load_reg_609 |   10   |
|    height_read_reg_446    |   32   |
|     i5_0_i_i_i_reg_319    |    4   |
|         i_reg_534         |    4   |
|     icmp_ln197_reg_464    |    1   |
|   linebuf_0_addr_reg_481  |   11   |
|   linebuf_0_load_reg_539  |   32   |
|   linebuf_1_addr_reg_486  |   11   |
|   linebuf_1_load_reg_544  |   32   |
|   linebuf_2_addr_reg_491  |   11   |
|   linebuf_2_load_reg_549  |   32   |
|   linebuf_3_addr_reg_496  |   11   |
|   linebuf_3_load_reg_554  |   32   |
|   linebuf_4_addr_reg_501  |   11   |
|   linebuf_4_load_reg_559  |   32   |
|   linebuf_5_addr_reg_506  |   11   |
|   linebuf_5_load_reg_564  |   32   |
|   linebuf_6_addr_reg_511  |   11   |
|   linebuf_6_load_reg_569  |   32   |
|   linebuf_7_addr_reg_516  |   11   |
|   linebuf_7_load_reg_574  |   32   |
|   linebuf_8_addr_reg_521  |   11   |
|   linebuf_8_load_reg_579  |   32   |
|   linebuf_9_addr_reg_526  |   11   |
|   linebuf_9_load_reg_584  |   32   |
|     mul_ln193_reg_619     |   32   |
|      out_val_reg_624      |   32   |
|    row2_0_i_i_i_reg_295   |   11   |
|        row_reg_471        |   11   |
|       tmp_1_reg_476       |   32   |
|        tmp_reg_306        |   32   |
|vconv_xlim_loc_read_reg_451|   32   |
|      vwin_val_reg_594     |   32   |
|    zext_ln193_1_reg_614   |   32   |
+---------------------------+--------+
|           Total           |   753  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------|------|------|------|--------||---------||---------|
|        Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_278 |  p0  |   2  |   4  |    8   ||    9    |
|     tmp_reg_306    |  p0  |   2  |  32  |   64   ||    9    |
| i5_0_i_i_i_reg_319 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_430     |  p1  |   2  |  10  |   20   ||    9    |
|--------------------|------|------|------|--------||---------||---------|
|        Total       |      |      |      |   100  ||  7.076  ||    36   |
|--------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |   166  |   290  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    7   |    -   |   36   |
|  Register |    -   |    -   |   753  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   919  |   326  |
+-----------+--------+--------+--------+--------+
