module and_gate(a,b,c);
input a,b;
output c;
assign c=a & b;
endmodule 
Â© 2022 GitHub, Inc.
