(define-fun assumption.0 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_ori (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.1 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv0 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.2 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.3 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_sb (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.4 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.5 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.6 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.7 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.8 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.9 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.10 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.11 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.12 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv1 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.13 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.14 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_srl (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.15 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.16 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_sltu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.17 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.18 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_slti (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.19 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_blt (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lh (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_halt (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.20 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_intr (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.21 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.22 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.23 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.24 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_lui (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.25 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_trap (_ bv0 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.26 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv3 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.27 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.28 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.29 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.30 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.31 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.32 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.33 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.34 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.35 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.36 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_srl (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.37 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.38 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.39 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.40 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.41 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.42 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.43 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.44 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.45 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.46 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.47 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.48 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.49 ((RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.50 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.51 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.52 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.53 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.54 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.55 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.56 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.57 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.58 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.59 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.60 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.61 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.62 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.63 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.64 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.65 ((RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.66 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.67 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.68 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.69 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.70 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.71 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.72 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.73 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.74 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.75 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.76 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.77 ((RTL.irq_active (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.78 ((RTL.irq_active (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.79 ((RTL.irq_active (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.80 ((RTL.irq_active (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.81 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.82 ((RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.83 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.84 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.85 ((RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.86 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.87 ((RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.88 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.89 ((RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.90 ((RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.91 ((RTL.decoder_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.92 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.93 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.94 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.95 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.96 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.97 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.98 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and (and true (or (or (not (= (_ bv1 1) RTL.decoder_trigger)) (not (= (_ bv1 1) RTL.instr_jal))) (not (= RTL.mem_do_rinst (ite (= RTL.decoder_trigger (_ bv1 1)) (ite (= RTL.instr_jal (_ bv1 1)) (_ bv1 1) (_ bv0 1)) (_ bv0 1)))))) (not (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.99 ((RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8))) Bool (and (and true (or (not (= (_ bv1 1) RTL.mem_do_rinst)) (not (= RTL.mem_do_rinst (bvand (bvcomp RTL.cpu_state ((_ zero_extend 1) (_ bv64 7))) RTL.decoder_trigger))))) (not (and (and (and (and (and (and (and (= RTL.cpu_state (_ bv64 8)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))))))
(define-fun assumption.100 ((RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wordsize (_ bv3 2))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.101 ((RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.102 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.103 ((RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.104 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.105 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_slli (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.106 ((RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.107 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_retirq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.108 ((RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.109 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.110 ((RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_slt (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.111 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_sll (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.112 ((RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.113 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.114 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_setq (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.115 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.116 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.117 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_retirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.118 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_retirq (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.119 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_compr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.120 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.121 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.122 ((RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.123 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.compressed_instr (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.124 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cpu_state (_ BitVec 8)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_bltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.125 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.126 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.127 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.128 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.129 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.130 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.131 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.132 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.133 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.134 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.135 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.136 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.137 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.138 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.139 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_and (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.140 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.141 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.142 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.143 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.144 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.145 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.146 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.147 ((RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.148 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_addi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.149 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.150 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.151 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.152 ((RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.153 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.154 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.155 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.156 ((RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.157 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_sub (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.158 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.159 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.160 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.161 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.162 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.163 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.164 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.165 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_store (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.166 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.167 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.168 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.169 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.170 ((RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.171 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.172 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.173 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.174 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.175 ((RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.176 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.177 ((RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.178 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.179 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.180 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.181 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.182 ((RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.183 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.184 ((RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.185 ((RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.irq_state (_ bv3 2))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.186 ((RTL.instr_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.187 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.188 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_sb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.189 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.190 ((RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.191 ((RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.192 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_sw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.193 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_sw (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.194 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv1 5))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.195 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs2 (_ bv1 5))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.196 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.197 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.198 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.199 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.200 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.201 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.202 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.203 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv1 1))))))
(define-fun assumption.204 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv16 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv1 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv1 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv0 1))) (= RTL.instr_and (_ bv0 1))) (= RTL.instr_andi (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv0 1))) (= RTL.instr_bltu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv0 1))) (= RTL.instr_sltiu (_ bv0 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv0 1))) (= RTL.instr_srai (_ bv0 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv0 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.205 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.206 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.207 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_enter (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_wstrb (_ bv0 4))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.208 ((RTL.instr_xori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.209 ((RTL.instr_sltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_sub (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.210 ((RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.211 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.212 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.213 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.214 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.215 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.216 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.217 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.218 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.219 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_alu_reg_reg (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.220 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.221 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_alu_reg_imm (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.222 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.223 ((RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.224 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.225 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_trace (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.226 ((RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.227 ((RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.228 ((RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.229 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.230 ((RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.231 ((RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.232 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.233 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.234 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.235 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.236 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.237 ((RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.238 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.239 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.240 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.241 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.242 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.243 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.244 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.pcpi_valid (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.245 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.q_insn_rs2 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.246 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.q_insn_rs1 (_ bv0 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.247 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.248 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1))) Bool (and (and true (not (= (_ bv1 1) ((_ extract 0 0) RTL.irq_state)))) (not (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.irq_state (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.249 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv0 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv1 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv1 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv1 5))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv0 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv1 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.250 ((RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.instr_sra (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_slli (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.251 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_blt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_slli (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_slt (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.252 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_sltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.253 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_slti (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.254 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.255 ((RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.256 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.257 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rs1 (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv4 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.258 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_slt (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv0 1))) (= RTL.compressed_instr (_ bv1 1))) (= RTL.cpu_state (_ bv64 8))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv0 1))) (= RTL.instr_slli (_ bv0 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv0 1))) (= RTL.instr_srli (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv0 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv0 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.259 ((RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv0 1))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.260 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_irq_enter (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.261 ((RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.262 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.263 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_ori (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv30 5))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.264 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.265 ((RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.266 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.267 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.268 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.269 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.270 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.271 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.272 ((RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.273 ((RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_getq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.274 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.275 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.276 ((RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.277 ((RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.278 ((RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.279 ((RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.280 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.281 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.282 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.283 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.284 ((RTL.dbg_next (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.285 ((RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.286 ((RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.287 ((RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.288 ((RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.289 ((RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.290 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.291 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.292 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.293 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.294 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.295 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.296 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.297 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.298 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.299 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.300 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.301 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.302 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.303 ((RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.304 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.305 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.latched_is_lh (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.306 ((RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.307 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.308 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.309 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.310 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.311 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycle (_ bv0 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.312 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.313 ((RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.314 ((RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.315 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.316 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.317 ((RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.318 ((RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.319 ((RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.320 ((RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.321 ((RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.322 ((RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.323 ((RTL.irq_state (_ BitVec 2)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.324 ((RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.325 ((RTL.instr_sub (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.326 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wordsize (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv1 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.327 ((RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and (and (and true (or (or (not (= (_ bv1 1) RTL.instr_bne)) (not (= (_ bv5 3) (concat RTL.instr_jal (concat RTL.instr_auipc RTL.instr_lui))))) (= RTL.instr_xor RTL.instr_auipc))) (or (not (= (_ bv1 1) RTL.instr_bne)) (not (= (_ bv1 1) RTL.instr_xor)))) (not (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bgeu (_ bv0 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.328 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_compr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv2 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv1 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv1 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv0 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv1 1))) (= RTL.instr_setq (_ bv1 1))) (= RTL.instr_sh (_ bv1 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xor (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_compare (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_slti_blt_slt (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv1 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv2 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.329 ((RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv2 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_delay (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.330 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv2 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv1 1))) (= RTL.dbg_rs2val_valid (_ bv1 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_getq (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_lw (_ bv1 1))) (= RTL.instr_maskirq (_ bv1 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_waitirq (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_active (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lu (_ bv1 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_do_wdata (_ bv1 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.331 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.332 ((RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_srli (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.333 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_srai (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.334 ((RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.335 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.336 ((RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_sw (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.337 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_srli (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.338 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.339 ((RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.340 ((RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.341 ((RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.342 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.343 ((RTL.instr_slli (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.344 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.345 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_lh (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lb (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_rdinstrh (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.346 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_jalr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_rdinstr (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.347 ((RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.348 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.decoder_trigger_q (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.349 ((RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.350 ((RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.351 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.is_slli_srli_srai (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.352 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rd (_ BitVec 5)) (RTL.dbg_next (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.353 ((RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.354 ((RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.355 ((RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.356 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.357 ((RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jal (_ bv1 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.358 ((RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_lh (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.359 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lui (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.360 ((RTL.mem_do_rdata (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_next (_ bv0 1)) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.361 ((RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.irq_state (_ BitVec 2)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.362 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.363 ((RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.364 ((RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.365 ((RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.366 ((RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_jalr (_ bv1 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.367 ((RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.368 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.decoded_rd (_ BitVec 5)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.369 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.370 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoded_rd (_ bv30 5))) (= RTL.decoded_rs1 (_ bv3 5))) (= RTL.decoded_rs2 (_ bv16 5))) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_xori (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv0 1))) (= RTL.mem_state (_ bv1 2))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.371 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.372 ((RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (= RTL.dbg_valid_insn (_ bv1 1)) (= RTL.decoder_pseudo_trigger (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.373 ((RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_compr (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.rvfi_trap (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_sltu (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_lb (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.dbg_irq_enter (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_irq_enter (_ bv1 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv11 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_trap (_ bv1 1))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.374 ((RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_stalu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_trace (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rs2_addr (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.clear_prefetched_high_word_q (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.compressed_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.clear_prefetched_high_word_q (_ bv1 1))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv11 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_rs2_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.375 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.reg_sh (_ BitVec 5)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_branch (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_rs1_addr (_ BitVec 5)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_rinst (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.instr_add (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.compressed_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.decoded_rs1 (_ BitVec 5)) (RTL.instr_bge (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.compressed_instr (_ bv0 1))) (= RTL.cpu_state (_ bv8 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs1 (_ bv11 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_rs1_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.376 ((RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lbu_lhu_lw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_sll_srl_sra (_ BitVec 1)) (RTL.is_slli_srli_srai (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_branch (_ BitVec 1)) (RTL.latched_compr (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.trap (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mem_wmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_do_rdata (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_la_firstword_reg (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_jalr (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.instr_add (_ BitVec 1)) (RTL.decoder_trigger_q (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_and (_ BitVec 1)) (RTL.cpu_state (_ BitVec 8)) (RTL.cached_insn_rs1 (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoded_rs2 (_ BitVec 5)) (RTL.instr_lui (_ BitVec 1)) (RTL.decoded_rd (_ BitVec 5)) (RTL.decoder_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_retirq (_ BitVec 1)) (RTL.latched_stalu (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_slt (_ BitVec 1)) (RTL.instr_slti (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_do_rinst (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs1 (_ bv0 5)) (= RTL.cached_insn_rs2 (_ bv0 5))) (= RTL.cpu_state (_ bv8 8))) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoded_rd (_ bv0 5))) (= RTL.decoded_rs2 (_ bv0 5))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.decoder_trigger (_ bv0 1))) (= RTL.decoder_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_add (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_jalr (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_retirq (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_slt (_ bv1 1))) (= RTL.instr_slti (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lbu_lhu_lw (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_sll_srl_sra (_ bv0 1))) (= RTL.is_slli_srli_srai (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_branch (_ bv0 1))) (= RTL.latched_compr (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_stalu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_rdata (_ bv0 1))) (= RTL.mem_do_rinst (_ bv1 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_firstword_reg (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_state (_ bv2 2))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mem_wmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.377 ((RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_slli (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sra (_ BitVec 1)) (RTL.instr_srai (_ BitVec 1)) (RTL.instr_srl (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_srli (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_beq_bne_blt_bge_bltu_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lh (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_jal (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.reg_sh (_ BitVec 5)) (RTL.instr_and (_ BitVec 1)) (RTL.mem_wordsize (_ BitVec 2)) (RTL.cached_insn_rs2 (_ BitVec 5)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.decoder_pseudo_trigger_q (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_do_wdata (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.instr_sll (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.cached_insn_rs2 (_ bv0 5)) (= RTL.dbg_irq_call (_ bv0 1))) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.decoder_pseudo_trigger_q (_ bv1 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_jal (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sll (_ bv1 1))) (= RTL.instr_slli (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sra (_ bv1 1))) (= RTL.instr_srai (_ bv1 1))) (= RTL.instr_srl (_ bv1 1))) (= RTL.instr_srli (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_beq_bne_blt_bge_bltu_bgeu (_ bv0 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_do_wdata (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wordsize (_ bv0 2))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.reg_sh (_ bv19 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.378 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_rs1val_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_rs2val_valid (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_rs1val_valid (_ bv0 1))) (= RTL.dbg_rs2val_valid (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.379 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_addi (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_addi (_ bv1 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.380 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_and (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_and (_ bv1 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.381 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_andi (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_andi (_ bv1 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.382 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bgeu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bgeu (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.383 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_blt (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_blt (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.384 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bltu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bltu (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.385 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_getq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_getq (_ bv0 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.386 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lb (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lb (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.387 ((RTL.instr_lh (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lh (_ bv1 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.388 ((RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_maskirq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_maskirq (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.389 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_ori (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_ori (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.390 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdcycleh (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdcycleh (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.391 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_sb (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sb (_ bv0 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.392 ((RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_setq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_setq (_ bv0 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.393 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_sh (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sh (_ bv0 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.394 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sltiu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltiu (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.395 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sw (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_sw (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.396 ((RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_timer (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_timer (_ bv0 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.397 ((RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_sltiu_bltu_sltu (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.is_sltiu_bltu_sltu (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.398 ((RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.last_mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.last_mem_valid (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.399 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_halt (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_halt (_ bv1 1))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.400 ((RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_store (_ BitVec 1)) (RTL.rvfi_intr (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.latched_rd (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_intr (_ bv1 1))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.401 ((RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_mem_rmask (_ BitVec 4)) (RTL.mem_wstrb (_ BitVec 4))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mem_rmask (_ bv0 4))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.402 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_rd_addr (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_rd_addr (_ bv0 5))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.403 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sltu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sltu (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.404 ((RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_delay (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_delay (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.405 ((RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_slti_blt_slt (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.is_slti_blt_slt (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.406 ((RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_lw (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_jalr_addi_slti_sltiu_xori_ori_andi (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.407 ((RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal (_ bv0 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.408 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_rdinstrh (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_rdinstrh (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.409 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_rdinstr (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_rdinstr (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.410 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_rdcycle (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_rdcycle (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.411 ((RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.latched_rd (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_rd (_ bv0 5))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.412 ((RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_store (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_store (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.413 ((RTL.instr_sub (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.pcpi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.pcpi_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.414 ((RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.instr_or (_ BitVec 1)) (RTL.latched_trace (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.latched_trace (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.415 ((RTL.instr_lw (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lhu (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lhu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.416 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_lw (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_lw (_ bv0 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.417 ((RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_lbu (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.irq_state (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lbu (_ bv0 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.418 ((RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.instr_bne (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.latched_is_lu (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.latched_is_lu (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.419 ((RTL.instr_bne (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.latched_is_lh (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.trap (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.latched_is_lh (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.420 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.mem_instr (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.latched_is_lb (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.trace_valid (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_active (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.latched_is_lb (_ bv0 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.421 ((RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_active (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_active (_ bv1 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.422 ((RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.mem_wstrb (_ BitVec 4)) (RTL.do_waitirq (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.mem_wstrb (_ bv1 4))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.423 ((RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_sb_sh_sw (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.is_sb_sh_sw (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.424 ((RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.mem_instr (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.is_alu_reg_imm (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_imm (_ bv1 1))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.425 ((RTL.dbg_valid_insn (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.q_insn_rs1 (_ BitVec 5)) (RTL.mem_instr (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_next (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs1 (_ bv1 5))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
(define-fun assumption.426 ((RTL.dbg_next (_ BitVec 1)) (RTL.mem_instr (_ BitVec 1)) (RTL.trace_valid (_ BitVec 1)) (RTL.mem_la_secondword (_ BitVec 1)) (RTL.mem_do_prefetch (_ BitVec 1)) (RTL.rvfi_mode (_ BitVec 2)) (RTL.q_insn_rs2 (_ BitVec 5)) (RTL.prefetched_high_word (_ BitVec 1)) (RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ BitVec 1)) (RTL.is_lb_lh_lw_lbu_lhu (_ BitVec 1)) (RTL.is_compare (_ BitVec 1)) (RTL.rvfi_valid (_ BitVec 1)) (RTL.mem_valid (_ BitVec 1)) (RTL.dbg_irq_call (_ BitVec 1)) (RTL.decoder_pseudo_trigger (_ BitVec 1)) (RTL.trap (_ BitVec 1)) (RTL.is_alu_reg_reg (_ BitVec 1)) (RTL.irq_state (_ BitVec 2)) (RTL.instr_xori (_ BitVec 1)) (RTL.instr_xor (_ BitVec 1)) (RTL.instr_waitirq (_ BitVec 1)) (RTL.instr_sub (_ BitVec 1)) (RTL.instr_or (_ BitVec 1)) (RTL.instr_lui (_ BitVec 1)) (RTL.instr_bne (_ BitVec 1)) (RTL.instr_bge (_ BitVec 1)) (RTL.instr_beq (_ BitVec 1)) (RTL.instr_auipc (_ BitVec 1)) (RTL.do_waitirq (_ BitVec 1)) (RTL.dbg_valid_insn (_ BitVec 1))) Bool (and true (not (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (and (= RTL.dbg_irq_call (_ bv0 1)) (= RTL.dbg_next (_ bv0 1))) (= RTL.dbg_valid_insn (_ bv1 1))) (= RTL.decoder_pseudo_trigger (_ bv0 1))) (= RTL.do_waitirq (_ bv0 1))) (= RTL.instr_auipc (_ bv0 1))) (= RTL.instr_beq (_ bv0 1))) (= RTL.instr_bge (_ bv1 1))) (= RTL.instr_bne (_ bv1 1))) (= RTL.instr_lui (_ bv1 1))) (= RTL.instr_or (_ bv1 1))) (= RTL.instr_sub (_ bv1 1))) (= RTL.instr_waitirq (_ bv0 1))) (= RTL.instr_xor (_ bv0 1))) (= RTL.instr_xori (_ bv0 1))) (= RTL.irq_state (_ bv2 2))) (= RTL.is_alu_reg_reg (_ bv1 1))) (= RTL.is_compare (_ bv0 1))) (= RTL.is_lb_lh_lw_lbu_lhu (_ bv1 1))) (= RTL.is_lui_auipc_jal_jalr_addi_add_sub (_ bv1 1))) (= RTL.mem_do_prefetch (_ bv0 1))) (= RTL.mem_instr (_ bv1 1))) (= RTL.mem_la_secondword (_ bv0 1))) (= RTL.mem_valid (_ bv1 1))) (= RTL.prefetched_high_word (_ bv0 1))) (= RTL.q_insn_rs2 (_ bv1 5))) (= RTL.rvfi_mode (_ bv3 2))) (= RTL.rvfi_valid (_ bv1 1))) (= RTL.trace_valid (_ bv0 1))) (= RTL.trap (_ bv0 1))))))
