git clone --depth 1 --no-tags https://github.com/philhuan/cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195166096
git clone --depth 1 --no-tags https://github.com/xh-liu-tech/MIPS_CPU_Experiment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196790667
git clone --depth 1 --no-tags https://github.com/secworks/md5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194916776
git clone --depth 1 --no-tags https://github.com/Clockfix/FPGA-camera-inverse-perspective-mapping.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196412397
git clone --depth 1 --no-tags https://github.com/DfX-NYUAD/2.5D_ROT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193669196
git clone --depth 1 --no-tags https://github.com/kunalg123/raven_spi_hierarchical_physical_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191471564
git clone --depth 1 --no-tags https://github.com/jospicant/FSM_ASMD_Verilog_Icestudio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192421357
git clone --depth 1 --no-tags https://github.com/init-new-world/FPGALock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192282054
git clone --depth 1 --no-tags https://github.com/euvm/avst_keccak.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191981750
git clone --depth 1 --no-tags https://github.com/kokjo/misc_fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194558966
git clone --depth 1 --no-tags https://github.com/zhang-hs/cnn.acc.bfp.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195842368
git clone --depth 1 --no-tags https://github.com/Hs-Cheng/Convolutional-Neural-Network-Circuit-Design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194076188
git clone --depth 1 --no-tags https://github.com/PIFO-TM/PIFO-NetFPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195478616
git clone --depth 1 --no-tags https://github.com/mcavoya/ccd_register.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192101253
git clone --depth 1 --no-tags https://github.com/wordandahalf/XDN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191467986
git clone --depth 1 --no-tags https://github.com/stephanflumm/De10nano-FPGA-Sensorless-BLDCM-controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193206529
git clone --depth 1 --no-tags https://github.com/utkarshb1/CHACHA20-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195035136
git clone --depth 1 --no-tags https://github.com/SxJyJay/mcu_design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194460301
git clone --depth 1 --no-tags https://github.com/seraph42407201/FFT_IFFT_IP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193043057
git clone --depth 1 --no-tags https://github.com/thomas-senechal/VCasino.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193556830
git clone --depth 1 --no-tags https://github.com/garrettsworkshop/Mouserial-prototype.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193575557
git clone --depth 1 --no-tags https://github.com/imhcyx/nscscc-mips-cpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191365626
git clone --depth 1 --no-tags https://github.com/YoonGroupUmich/osc1lite.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197042892
git clone --depth 1 --no-tags https://github.com/utkarshb1/AES-Algorithm-Verilog-Code.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195030933
git clone --depth 1 --no-tags https://github.com/A-suozhang/Find_MAX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196295386
git clone --depth 1 --no-tags https://github.com/LucAce/MachXO2-SpiSlaveTestBuild.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196676072
git clone --depth 1 --no-tags https://github.com/Rana-Yehya/AES-CTR-mode.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191456481
git clone --depth 1 --no-tags https://github.com/ycyang0508/jtag_dpi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195631716
git clone --depth 1 --no-tags https://github.com/muhamedswelam/PCI_proj_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192888940
git clone --depth 1 --no-tags https://github.com/LuYuhao0624/SJTU-CS145-Computer-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193301742
git clone --depth 1 --no-tags https://github.com/0xf00ff00f/rei.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195668363
git clone --depth 1 --no-tags https://github.com/lucasssvaz/Reaper_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192346182
git clone --depth 1 --no-tags https://github.com/HannoKishi/ResistiveRAM-RRAM-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195184827
git clone --depth 1 --no-tags https://github.com/wzh99/Archlabs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193336177
git clone --depth 1 --no-tags https://github.com/jimmysitu/FormalCourseExercise.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193725626
git clone --depth 1 --no-tags https://github.com/A-suozhang/Fifo2AXI4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196782384
git clone --depth 1 --no-tags https://github.com/davewoo999/Acorn_System1_MiSTer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/197058783
git clone --depth 1 --no-tags https://github.com/b03901165Shih/2019-FPGA-training-course.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196724400
git clone --depth 1 --no-tags https://github.com/Hakstar/SingleCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192635364
git clone --depth 1 --no-tags https://github.com/HamidNE/morris-mano-computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194691820
git clone --depth 1 --no-tags https://github.com/jatangaur/1D-Median-Filter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196681936
git clone --depth 1 --no-tags https://github.com/soltanloo/DirectMappedCache.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192273162
git clone --depth 1 --no-tags https://github.com/alexhegit/zc702_dpu140_trd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194524726
git clone --depth 1 --no-tags https://github.com/fayzanx/RISCV-32BitCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191834901
git clone --depth 1 --no-tags https://github.com/hachetman/picorv32_ice40up5k_breakout.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193225173
git clone --depth 1 --no-tags https://github.com/dehon/prflow_leaf_bench.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195073547
git clone --depth 1 --no-tags https://github.com/Yongxiang-Guo/Verilog_uart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196161255
git clone --depth 1 --no-tags https://github.com/eranas97/3bit-digital-vedic-multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195836276
git clone --depth 1 --no-tags https://github.com/xfl03/DigitalLogicCourseWork.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191565347
git clone --depth 1 --no-tags https://github.com/secworks/aead_aes_siv_cmac.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194918293
git clone --depth 1 --no-tags https://github.com/alimoezzi/32-bit-Interrupted-Multicycle-Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194901945
git clone --depth 1 --no-tags https://github.com/saulfield/dda.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196315813
git clone --depth 1 --no-tags https://github.com/sndNoodle/verilog_SPIMaster.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196937377
git clone --depth 1 --no-tags https://github.com/abhishekpratapa/computer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193626569
git clone --depth 1 --no-tags https://github.com/p4vbox/P4VBox.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193554685
git clone --depth 1 --no-tags https://github.com/osmocom/osmo-rfds.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193220427
git clone --depth 1 --no-tags https://github.com/0x9ef/winreg.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195558670
git clone --depth 1 --no-tags https://github.com/Archfx/StopWatch-Basys3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195343332
git clone --depth 1 --no-tags https://github.com/MizzoMazzo/sysarch1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191800861
git clone --depth 1 --no-tags https://github.com/zhongguanggong/-5-CPU-Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193016627
git clone --depth 1 --no-tags https://github.com/Asclepius-S/SmartCar.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192670102
git clone --depth 1 --no-tags https://github.com/jackfan00/btbd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192893840
git clone --depth 1 --no-tags https://github.com/jczh98/mips-pipelinedcpu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192496119
git clone --depth 1 --no-tags https://github.com/lawrie/blackicemx_examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195361078
git clone --depth 1 --no-tags https://github.com/yanaginx/FPGADigitClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196001511
git clone --depth 1 --no-tags https://github.com/HandSomeLEEw/LongXinCup-1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196962344
git clone --depth 1 --no-tags https://github.com/vidor-libraries/i2c.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193860811
git clone --depth 1 --no-tags https://github.com/Digilent/Analog-Discovery-Studio-Cmod-S7-SPI.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196283104
git clone --depth 1 --no-tags https://github.com/darklyght/Basys3-Signal-Generator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194781874
git clone --depth 1 --no-tags https://github.com/yedk/ADS131E08.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193875631
git clone --depth 1 --no-tags https://github.com/raman-chumber/FIFO.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192814147
git clone --depth 1 --no-tags https://github.com/NorthWardTop/lcd-driver-CFAH1602BTMCJP.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193441847
git clone --depth 1 --no-tags https://github.com/tommythorn/bemicro_cva9_jtaguart.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192251619
git clone --depth 1 --no-tags https://github.com/JanOlencki/ml505-video-processing.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196769892
git clone --depth 1 --no-tags https://github.com/chenxiaoyu233/mips_v5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193930649
git clone --depth 1 --no-tags https://github.com/dillonhuff/axi_rtl_demo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193830629
git clone --depth 1 --no-tags https://github.com/herlessalvarado/32-bits-MIPS-RISC-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192635023
git clone --depth 1 --no-tags https://github.com/Hakstar/PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192636104
git clone --depth 1 --no-tags https://github.com/aravindvnair99/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196920858
git clone --depth 1 --no-tags https://github.com/joshchengwk/viterbi_decoder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196483925
git clone --depth 1 --no-tags https://github.com/yuyu0127/kappa3_light_core.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191523553
git clone --depth 1 --no-tags https://github.com/navrajkambo/De1-SoC-Verilog-Audio-HW-FX.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196919166
git clone --depth 1 --no-tags https://github.com/tianyouw/minRISC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195724530
git clone --depth 1 --no-tags https://github.com/vidor-libraries/SD_MODULATOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193879535
git clone --depth 1 --no-tags https://github.com/rashishshingi/Census_Transform_MATLAB_HDL_Coder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191526227
git clone --depth 1 --no-tags https://github.com/ricerodriguez/msp430-verilog-model.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192937431
git clone --depth 1 --no-tags https://github.com/dxghost/CAP19-Pipeline.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195195439
git clone --depth 1 --no-tags https://github.com/RahulRamani23/Scream-at-Snake.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195330302
git clone --depth 1 --no-tags https://github.com/sqdab/VerilogCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194196101
git clone --depth 1 --no-tags https://github.com/arghavan-kpm/MIPS-SingleCycle.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192473303
git clone --depth 1 --no-tags https://github.com/YuunqiLiu/xfvl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192740502
git clone --depth 1 --no-tags https://github.com/gsahil02/booth_multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196798708
git clone --depth 1 --no-tags https://github.com/vidor-libraries/JTAG_BRIDGE.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193863476
git clone --depth 1 --no-tags https://github.com/club113/FT245_ADC_ADFPLL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193821694
git clone --depth 1 --no-tags https://github.com/WAR10CKBS/SimonGame.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196070799
git clone --depth 1 --no-tags https://github.com/SuhailB/ArrayProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193154075
git clone --depth 1 --no-tags https://github.com/Rana-Yehya/UART.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191549986
git clone --depth 1 --no-tags https://github.com/mattvenn/spi-reset-bug.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195219694
