// Seed: 1644474999
module module_0;
  wire id_2, id_3;
  assign id_1 = 1;
endmodule
module module_1 (
    output logic id_0,
    output tri   id_1,
    input  logic id_2
);
  initial begin : LABEL_0
    id_0 <= id_2;
    $display();
    id_1 = id_2 == id_2;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri  id_0,
    input  tri1 id_1,
    output wand id_2,
    input  wor  id_3,
    input  tri1 id_4
);
  wire id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  supply1 id_7 = 1;
  always @(negedge 1) #1;
endmodule
