\doxysection{srsran\+::downlink\+\_\+processor\+\_\+baseband\+\_\+impl Class Reference}
\hypertarget{classsrsran_1_1downlink__processor__baseband__impl}{}\label{classsrsran_1_1downlink__processor__baseband__impl}\index{srsran::downlink\_processor\_baseband\_impl@{srsran::downlink\_processor\_baseband\_impl}}


Implements a software generic lower PHY downlink baseband processor.  




{\ttfamily \#include $<$downlink\+\_\+processor\+\_\+baseband\+\_\+impl.\+h$>$}

Inheritance diagram for srsran\+::downlink\+\_\+processor\+\_\+baseband\+\_\+impl\+:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=2.000000cm]{classsrsran_1_1downlink__processor__baseband__impl}
\end{center}
\end{figure}
\doxysubsubsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{classsrsran_1_1downlink__processor__baseband__impl_a5157501e0d49e46b107303c2e48360e4}{downlink\+\_\+processor\+\_\+baseband\+\_\+impl}} (\mbox{\hyperlink{classsrsran_1_1pdxch__processor__baseband}{pdxch\+\_\+processor\+\_\+baseband}} \&pdxch\+\_\+proc\+\_\+baseband\+\_\+, \mbox{\hyperlink{classsrsran_1_1amplitude__controller}{amplitude\+\_\+controller}} \&amplitude\+\_\+control\+\_\+, const \mbox{\hyperlink{structsrsran_1_1downlink__processor__baseband__configuration}{downlink\+\_\+processor\+\_\+baseband\+\_\+configuration}} \&config)
\begin{DoxyCompactList}\small\item\em Constructs a software generic lower PHY downlink processor that can process downlink resource grids. \end{DoxyCompactList}\item 
\Hypertarget{classsrsran_1_1downlink__processor__baseband__impl_a96f1bda2627956ec45279b522a3a3098}\label{classsrsran_1_1downlink__processor__baseband__impl_a96f1bda2627956ec45279b522a3a3098} 
void {\bfseries connect} (\mbox{\hyperlink{classsrsran_1_1downlink__processor__notifier}{downlink\+\_\+processor\+\_\+notifier}} \&notifier\+\_\+)
\item 
\mbox{\hyperlink{structsrsran_1_1baseband__gateway__transmitter__metadata}{baseband\+\_\+gateway\+\_\+transmitter\+\_\+metadata}} \mbox{\hyperlink{classsrsran_1_1downlink__processor__baseband__impl_a33e603ca3078d5235b0e8dcaedecf49f}{process}} (\mbox{\hyperlink{classsrsran_1_1baseband__gateway__buffer__writer}{baseband\+\_\+gateway\+\_\+buffer\+\_\+writer}} \&buffer, \mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}} timestamp) override
\begin{DoxyCompactList}\small\item\em Processes any number of baseband samples. \end{DoxyCompactList}\end{DoxyCompactItemize}
\doxysubsection*{Public Member Functions inherited from \mbox{\hyperlink{classsrsran_1_1downlink__processor__baseband}{srsran\+::downlink\+\_\+processor\+\_\+baseband}}}
\begin{DoxyCompactItemize}
\item 
virtual {\bfseries \texorpdfstring{$\sim$}{\string~}downlink\+\_\+processor\+\_\+baseband} ()=default
\begin{DoxyCompactList}\small\item\em Default destructor. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Implements a software generic lower PHY downlink baseband processor. 

\doxysubsection{Constructor \& Destructor Documentation}
\Hypertarget{classsrsran_1_1downlink__processor__baseband__impl_a5157501e0d49e46b107303c2e48360e4}\label{classsrsran_1_1downlink__processor__baseband__impl_a5157501e0d49e46b107303c2e48360e4} 
\index{srsran::downlink\_processor\_baseband\_impl@{srsran::downlink\_processor\_baseband\_impl}!downlink\_processor\_baseband\_impl@{downlink\_processor\_baseband\_impl}}
\index{downlink\_processor\_baseband\_impl@{downlink\_processor\_baseband\_impl}!srsran::downlink\_processor\_baseband\_impl@{srsran::downlink\_processor\_baseband\_impl}}
\doxysubsubsection{\texorpdfstring{downlink\_processor\_baseband\_impl()}{downlink\_processor\_baseband\_impl()}}
{\footnotesize\ttfamily downlink\+\_\+processor\+\_\+baseband\+\_\+impl\+::downlink\+\_\+processor\+\_\+baseband\+\_\+impl (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1pdxch__processor__baseband}{pdxch\+\_\+processor\+\_\+baseband}} \&}]{pdxch\+\_\+proc\+\_\+baseband\+\_\+,  }\item[{\mbox{\hyperlink{classsrsran_1_1amplitude__controller}{amplitude\+\_\+controller}} \&}]{amplitude\+\_\+control\+\_\+,  }\item[{const \mbox{\hyperlink{structsrsran_1_1downlink__processor__baseband__configuration}{downlink\+\_\+processor\+\_\+baseband\+\_\+configuration}} \&}]{config }\end{DoxyParamCaption})}



Constructs a software generic lower PHY downlink processor that can process downlink resource grids. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ in}}  & {\em pdxch\+\_\+proc\+\_\+baseband\+\_\+} & PDx\+CH processor baseband. \\
\hline
\mbox{\texttt{ in}}  & {\em amplitude\+\_\+control\+\_\+} & Amplitude controller. \\
\hline
\mbox{\texttt{ in}}  & {\em config} & Downlink processor configuration. \\
\hline
\end{DoxyParams}


\doxysubsection{Member Function Documentation}
\Hypertarget{classsrsran_1_1downlink__processor__baseband__impl_a33e603ca3078d5235b0e8dcaedecf49f}\label{classsrsran_1_1downlink__processor__baseband__impl_a33e603ca3078d5235b0e8dcaedecf49f} 
\index{srsran::downlink\_processor\_baseband\_impl@{srsran::downlink\_processor\_baseband\_impl}!process@{process}}
\index{process@{process}!srsran::downlink\_processor\_baseband\_impl@{srsran::downlink\_processor\_baseband\_impl}}
\doxysubsubsection{\texorpdfstring{process()}{process()}}
{\footnotesize\ttfamily \mbox{\hyperlink{structsrsran_1_1baseband__gateway__transmitter__metadata}{baseband\+\_\+gateway\+\_\+transmitter\+\_\+metadata}} downlink\+\_\+processor\+\_\+baseband\+\_\+impl\+::process (\begin{DoxyParamCaption}\item[{\mbox{\hyperlink{classsrsran_1_1baseband__gateway__buffer__writer}{baseband\+\_\+gateway\+\_\+buffer\+\_\+writer}} \&}]{buffer,  }\item[{\mbox{\hyperlink{namespacesrsran_a4057ba65348ba48e6202d60aea8e6235}{baseband\+\_\+gateway\+\_\+timestamp}}}]{timestamp }\end{DoxyParamCaption})\hspace{0.3cm}{\ttfamily [override]}, {\ttfamily [virtual]}}



Processes any number of baseband samples. 


\begin{DoxyParams}[1]{Parameters}
\mbox{\texttt{ out}}  & {\em buffer} & Buffer to store the processed baseband samples. \\
\hline
\mbox{\texttt{ in}}  & {\em timestamp} & Time instant in which the first sample in the buffer is transmitted. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
Metadata about the contents of the output buffer. 
\end{DoxyReturn}
\begin{DoxyRemark}{Remarks}
The number of channels in {\ttfamily buffer} must be equal to the number of transmit ports for the sector. 
\end{DoxyRemark}


Implements \mbox{\hyperlink{classsrsran_1_1downlink__processor__baseband_ac6b556edb09c58fc74c3b18a8cda317a}{srsran\+::downlink\+\_\+processor\+\_\+baseband}}.



The documentation for this class was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
lib/phy/lower/processors/downlink/downlink\+\_\+processor\+\_\+baseband\+\_\+impl.\+h\item 
lib/phy/lower/processors/downlink/downlink\+\_\+processor\+\_\+baseband\+\_\+impl.\+cpp\end{DoxyCompactItemize}
