insert 0, set 0 0 4 1
tag tlb miss 4 72
insert 72, set 2 72 4 4
In tlb
4 -1 
In pte
4 -1 
In cache
-1 0
-1 0
72 4
-1 0
insert 4, set 0 4 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
In tlb
4 1 
In pte
4 1 
In cache
-1 0
-1 0
72 4
28 1
insert 8, set 0 8 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
In tlb
1 3 
In pte
1 3 
In cache
-1 0
-1 0
56 3
28 1
insert 12, set 0 12 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
Invalidate 3 28
In tlb
3 4 
In pte
3 4 
In cache
-1 0
68 4
56 3
-1 0
insert 16, set 0 16 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
Invalidate 2 56
In tlb
4 2 
In pte
4 2 
In cache
-1 0
68 4
-1 0
44 2
insert 20, set 0 20 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
Invalidate 1 68
In tlb
2 0 
In pte
2 0 
In cache
-1 0
-1 0
8 0
44 2
insert 24, set 0 24 4 1
tag tlb hit 0 12
insert 12, set 3 12 4 4
In tlb
2 0 
In pte
2 0 
In cache
-1 0
-1 0
8 0
12 0
insert 28, set 0 28 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
2 0 
In pte
2 0 
In cache
-1 0
4 0
8 0
12 0
insert 32, set 0 32 4 1
tag tlb hit 2 44
insert 44, set 3 44 4 4
In tlb
0 2 
In pte
0 2 
In cache
-1 0
4 0
8 0
44 2
insert 36, set 0 36 4 1
tag tlb miss 1 20
insert 20, set 1 20 4 4
Invalidate 2 8
In tlb
2 1 
In pte
2 1 
In cache
-1 0
20 1
-1 0
44 2
insert 40, set 0 40 4 1
tag tlb hit 1 24
insert 24, set 2 24 4 4
In tlb
2 1 
In pte
2 1 
In cache
-1 0
20 1
24 1
44 2
insert 44, set 0 44 4 1
tag tlb hit 1 24
---------------------CACHE HIT
In tlb
2 1 
In pte
2 1 
In cache
-1 0
20 1
24 1
44 2
insert 48, set 0 48 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 3 44
In tlb
1 3 
In pte
1 3 
In cache
48 3
20 1
24 1
-1 0
insert 52, set 0 52 4 1
tag tlb hit 1 20
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
48 3
20 1
24 1
-1 0
insert 56, set 0 56 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
1 4 
In pte
1 4 
In cache
64 4
20 1
24 1
-1 0
insert 60, set 0 60 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 1 20
Invalidate 2 24
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
-1 0
-1 0
insert 64, set 0 64 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
-1 0
40 2
-1 0
insert 68, set 0 68 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 48
In tlb
2 0 
In pte
2 0 
In cache
-1 0
4 0
40 2
-1 0
insert 72, set 0 72 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
2 0 
In pte
2 0 
In cache
-1 0
4 0
8 0
-1 0
insert 76, set 0 76 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
8 0
60 3
insert 80, set 0 80 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
0 3 
In pte
0 3 
In cache
48 3
4 0
8 0
60 3
insert 84, set 0 84 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 1 4
Invalidate 2 8
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
-1 0
28 1
insert 88, set 0 88 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 48
In tlb
1 0 
In pte
1 0 
In cache
-1 0
4 0
-1 0
28 1
insert 92, set 0 92 4 1
tag tlb hit 1 28
---------------------CACHE HIT
In tlb
0 1 
In pte
0 1 
In cache
-1 0
4 0
-1 0
28 1
insert 96, set 0 96 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
In tlb
1 3 
In pte
1 3 
In cache
-1 0
52 3
-1 0
28 1
insert 100, set 0 100 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
Invalidate 3 28
In tlb
3 4 
In pte
3 4 
In cache
-1 0
68 4
-1 0
-1 0
insert 104, set 0 104 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
In tlb
4 0 
In pte
4 0 
In cache
-1 0
4 0
-1 0
-1 0
insert 108, set 0 108 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
-1 0
60 3
insert 112, set 0 112 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
3 0 
In pte
3 0 
In cache
-1 0
4 0
8 0
60 3
insert 116, set 0 116 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
52 3
8 0
60 3
insert 120, set 0 120 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 2 8
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
-1 0
60 3
insert 124, set 0 124 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
3 2 
In pte
3 2 
In cache
32 2
36 2
-1 0
60 3
insert 128, set 0 128 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
Invalidate 3 60
In tlb
2 4 
In pte
2 4 
In cache
64 4
36 2
-1 0
-1 0
insert 132, set 0 132 4 1
tag tlb miss 1 20
insert 20, set 1 20 4 4
In tlb
4 1 
In pte
4 1 
In cache
64 4
20 1
-1 0
-1 0
insert 136, set 0 136 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
Invalidate 0 64
In tlb
1 3 
In pte
1 3 
In cache
-1 0
20 1
56 3
-1 0
insert 140, set 0 140 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
Invalidate 1 20
In tlb
3 0 
In pte
3 0 
In cache
0 0
-1 0
56 3
-1 0
insert 144, set 0 144 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
3 0 
In pte
3 0 
In cache
0 0
4 0
56 3
-1 0
insert 148, set 0 148 4 1
tag tlb hit 0 0
---------------------CACHE HIT
In tlb
3 0 
In pte
3 0 
In cache
0 0
4 0
56 3
-1 0
insert 152, set 0 152 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 2 56
In tlb
0 1 
In pte
0 1 
In cache
0 0
4 0
-1 0
28 1
insert 156, set 0 156 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
Invalidate 0 0
Invalidate 1 4
In tlb
1 2 
In pte
1 2 
In cache
-1 0
-1 0
-1 0
44 2
insert 160, set 0 160 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
1 2 
In pte
1 2 
In cache
32 2
-1 0
-1 0
44 2
insert 164, set 0 164 4 1
tag tlb hit 1 20
insert 20, set 1 20 4 4
In tlb
2 1 
In pte
2 1 
In cache
32 2
20 1
-1 0
44 2
insert 168, set 0 168 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
1 2 
In pte
1 2 
In cache
32 2
20 1
40 2
44 2
insert 172, set 0 172 4 1
tag tlb hit 1 24
insert 24, set 2 24 4 4
In tlb
2 1 
In pte
2 1 
In cache
32 2
20 1
24 1
44 2
insert 176, set 0 176 4 1
tag tlb hit 2 44
---------------------CACHE HIT
In tlb
1 2 
In pte
1 2 
In cache
32 2
20 1
24 1
44 2
insert 180, set 0 180 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
1 2 
In pte
1 2 
In cache
32 2
20 1
40 2
44 2
insert 184, set 0 184 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
Invalidate 1 20
In tlb
2 4 
In pte
2 4 
In cache
64 4
-1 0
40 2
44 2
insert 188, set 0 188 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
Invalidate 2 40
Invalidate 3 44
In tlb
4 0 
In pte
4 0 
In cache
0 0
-1 0
-1 0
-1 0
insert 192, set 0 192 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
In tlb
0 3 
In pte
0 3 
In cache
0 0
52 3
-1 0
-1 0
insert 196, set 0 196 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
3 0 
In pte
3 0 
In cache
0 0
52 3
8 0
-1 0
insert 200, set 0 200 4 1
tag tlb miss 1 20
insert 20, set 1 20 4 4
In tlb
0 1 
In pte
0 1 
In cache
0 0
20 1
8 0
-1 0
insert 204, set 0 204 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
Invalidate 0 0
Invalidate 2 8
In tlb
1 3 
In pte
1 3 
In cache
-1 0
20 1
-1 0
60 3
insert 208, set 0 208 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
Invalidate 1 20
In tlb
3 2 
In pte
3 2 
In cache
-1 0
-1 0
-1 0
44 2
insert 212, set 0 212 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
In tlb
2 1 
In pte
2 1 
In cache
-1 0
-1 0
-1 0
28 1
insert 216, set 0 216 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
In tlb
1 0 
In pte
1 0 
In cache
-1 0
-1 0
8 0
28 1
insert 220, set 0 220 4 1
tag tlb hit 0 0
insert 0, set 0 0 4 4
In tlb
1 0 
In pte
1 0 
In cache
0 0
-1 0
8 0
28 1
insert 224, set 0 224 4 1
tag tlb hit 1 24
insert 24, set 2 24 4 4
In tlb
0 1 
In pte
0 1 
In cache
0 0
-1 0
24 1
28 1
insert 228, set 0 228 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
Invalidate 0 0
In tlb
1 3 
In pte
1 3 
In cache
-1 0
52 3
24 1
28 1
insert 232, set 0 232 4 1
tag tlb miss 2 32
insert 32, set 0 32 4 4
Invalidate 2 24
Invalidate 3 28
In tlb
3 2 
In pte
3 2 
In cache
32 2
52 3
-1 0
-1 0
insert 236, set 0 236 4 1
tag tlb hit 2 36
insert 36, set 1 36 4 4
In tlb
3 2 
In pte
3 2 
In cache
32 2
36 2
-1 0
-1 0
insert 240, set 0 240 4 1
tag tlb miss 1 20
insert 20, set 1 20 4 4
In tlb
2 1 
In pte
2 1 
In cache
32 2
20 1
-1 0
-1 0
insert 244, set 0 244 4 1
tag tlb hit 1 24
insert 24, set 2 24 4 4
In tlb
2 1 
In pte
2 1 
In cache
32 2
20 1
24 1
-1 0
insert 248, set 0 248 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
1 4 
In pte
1 4 
In cache
64 4
20 1
24 1
-1 0
insert 252, set 0 252 4 1
tag tlb hit 4 64
---------------------CACHE HIT
In tlb
1 4 
In pte
1 4 
In cache
64 4
20 1
24 1
-1 0
insert 256, set 0 256 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
Invalidate 1 20
In tlb
4 3 
In pte
4 3 
In cache
64 4
-1 0
56 3
-1 0
insert 260, set 0 260 4 1
tag tlb miss 1 16
insert 16, set 0 16 4 4
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
56 3
-1 0
insert 264, set 0 264 4 1
tag tlb hit 1 16
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
56 3
-1 0
insert 268, set 0 268 4 1
tag tlb hit 3 56
---------------------CACHE HIT
In tlb
1 3 
In pte
1 3 
In cache
16 1
-1 0
56 3
-1 0
insert 272, set 0 272 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 0 16
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
56 3
-1 0
insert 276, set 0 276 4 1
tag tlb hit 3 56
---------------------CACHE HIT
In tlb
2 3 
In pte
2 3 
In cache
-1 0
36 2
56 3
-1 0
insert 280, set 0 280 4 1
tag tlb hit 3 60
insert 60, set 3 60 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
36 2
56 3
60 3
insert 284, set 0 284 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
Invalidate 1 36
In tlb
3 4 
In pte
3 4 
In cache
64 4
-1 0
56 3
60 3
insert 288, set 0 288 4 1
tag tlb hit 3 56
---------------------CACHE HIT
In tlb
4 3 
In pte
4 3 
In cache
64 4
-1 0
56 3
60 3
insert 292, set 0 292 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
56 3
60 3
insert 296, set 0 296 4 1
tag tlb hit 3 60
---------------------CACHE HIT
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
56 3
60 3
insert 300, set 0 300 4 1
tag tlb miss 0 12
insert 12, set 3 12 4 4
In tlb
3 0 
In pte
3 0 
In cache
48 3
-1 0
56 3
12 0
insert 304, set 0 304 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
3 0 
In pte
3 0 
In cache
48 3
-1 0
8 0
12 0
insert 308, set 0 308 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 0 48
In tlb
0 2 
In pte
0 2 
In cache
-1 0
36 2
8 0
12 0
insert 312, set 0 312 4 1
tag tlb miss 1 20
insert 20, set 1 20 4 4
Invalidate 2 8
Invalidate 3 12
In tlb
2 1 
In pte
2 1 
In cache
-1 0
20 1
-1 0
-1 0
insert 316, set 0 316 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
In tlb
1 0 
In pte
1 0 
In cache
0 0
20 1
-1 0
-1 0
insert 320, set 0 320 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
Invalidate 1 20
In tlb
0 2 
In pte
0 2 
In cache
0 0
-1 0
40 2
-1 0
insert 324, set 0 324 4 1
tag tlb hit 0 0
---------------------CACHE HIT
In tlb
2 0 
In pte
2 0 
In cache
0 0
-1 0
40 2
-1 0
insert 328, set 0 328 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
In tlb
0 3 
In pte
0 3 
In cache
0 0
-1 0
56 3
-1 0
insert 332, set 0 332 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
3 4 
In pte
3 4 
In cache
64 4
-1 0
56 3
-1 0
insert 336, set 0 336 4 1
tag tlb hit 3 56
---------------------CACHE HIT
In tlb
4 3 
In pte
4 3 
In cache
64 4
-1 0
56 3
-1 0
insert 340, set 0 340 4 1
tag tlb hit 4 68
insert 68, set 1 68 4 4
In tlb
3 4 
In pte
3 4 
In cache
64 4
68 4
56 3
-1 0
insert 344, set 0 344 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
In tlb
4 2 
In pte
4 2 
In cache
64 4
68 4
40 2
-1 0
insert 348, set 0 348 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
Invalidate 0 64
Invalidate 1 68
In tlb
2 1 
In pte
2 1 
In cache
-1 0
-1 0
24 1
-1 0
insert 352, set 0 352 4 1
tag tlb miss 0 12
insert 12, set 3 12 4 4
In tlb
1 0 
In pte
1 0 
In cache
-1 0
-1 0
24 1
12 0
insert 356, set 0 356 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
1 0 
In pte
1 0 
In cache
-1 0
-1 0
8 0
12 0
insert 360, set 0 360 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
1 0 
In pte
1 0 
In cache
-1 0
4 0
8 0
12 0
insert 364, set 0 364 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
In tlb
0 2 
In pte
0 2 
In cache
-1 0
4 0
8 0
44 2
insert 368, set 0 368 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
0 2 
In pte
0 2 
In cache
-1 0
4 0
40 2
44 2
insert 372, set 0 372 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
0 2 
In pte
0 2 
In cache
32 2
4 0
40 2
44 2
insert 376, set 0 376 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 1 4
In tlb
2 3 
In pte
2 3 
In cache
48 3
-1 0
40 2
44 2
insert 380, set 0 380 4 1
tag tlb hit 3 60
insert 60, set 3 60 4 4
In tlb
2 3 
In pte
2 3 
In cache
48 3
-1 0
40 2
60 3
insert 384, set 0 384 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 2 40
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
-1 0
28 1
insert 388, set 0 388 4 1
tag tlb hit 3 48
---------------------CACHE HIT
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
-1 0
28 1
insert 392, set 0 392 4 1
tag tlb miss 0 12
insert 12, set 3 12 4 4
In tlb
3 0 
In pte
3 0 
In cache
48 3
-1 0
-1 0
12 0
insert 396, set 0 396 4 1
tag tlb miss 4 72
insert 72, set 2 72 4 4
Invalidate 0 48
In tlb
0 4 
In pte
0 4 
In cache
-1 0
-1 0
72 4
12 0
insert 400, set 0 400 4 1
tag tlb hit 4 72
---------------------CACHE HIT
In tlb
0 4 
In pte
0 4 
In cache
-1 0
-1 0
72 4
12 0
insert 404, set 0 404 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 3 12
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
72 4
-1 0
insert 408, set 0 408 4 1
tag tlb hit 3 48
---------------------CACHE HIT
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
72 4
-1 0
insert 412, set 0 412 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 2 72
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
-1 0
28 1
insert 416, set 0 416 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
In tlb
1 0 
In pte
1 0 
In cache
0 0
-1 0
-1 0
28 1
insert 420, set 0 420 4 1
tag tlb hit 1 16
insert 16, set 0 16 4 4
In tlb
0 1 
In pte
0 1 
In cache
16 1
-1 0
-1 0
28 1
insert 424, set 0 424 4 1
tag tlb hit 1 20
insert 20, set 1 20 4 4
In tlb
0 1 
In pte
0 1 
In cache
16 1
20 1
-1 0
28 1
insert 428, set 0 428 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
In tlb
1 4 
In pte
1 4 
In cache
16 1
68 4
-1 0
28 1
insert 432, set 0 432 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 16
Invalidate 3 28
In tlb
4 0 
In pte
4 0 
In cache
-1 0
4 0
-1 0
-1 0
insert 436, set 0 436 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
-1 0
60 3
insert 440, set 0 440 4 1
tag tlb hit 0 0
insert 0, set 0 0 4 4
In tlb
3 0 
In pte
3 0 
In cache
0 0
4 0
-1 0
60 3
insert 444, set 0 444 4 1
tag tlb hit 3 60
---------------------CACHE HIT
In tlb
0 3 
In pte
0 3 
In cache
0 0
4 0
-1 0
60 3
insert 448, set 0 448 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
Invalidate 0 0
Invalidate 1 4
In tlb
3 1 
In pte
3 1 
In cache
-1 0
-1 0
24 1
60 3
insert 452, set 0 452 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
24 1
60 3
insert 456, set 0 456 4 1
tag tlb hit 1 20
insert 20, set 1 20 4 4
In tlb
3 1 
In pte
3 1 
In cache
48 3
20 1
24 1
60 3
insert 460, set 0 460 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 48
Invalidate 3 60
In tlb
1 0 
In pte
1 0 
In cache
-1 0
4 0
24 1
-1 0
insert 464, set 0 464 4 1
tag tlb miss 2 32
insert 32, set 0 32 4 4
Invalidate 2 24
In tlb
0 2 
In pte
0 2 
In cache
32 2
4 0
-1 0
-1 0
insert 468, set 0 468 4 1
tag tlb hit 2 36
insert 36, set 1 36 4 4
In tlb
0 2 
In pte
0 2 
In cache
32 2
36 2
-1 0
-1 0
insert 472, set 0 472 4 1
tag tlb hit 0 12
insert 12, set 3 12 4 4
In tlb
2 0 
In pte
2 0 
In cache
32 2
36 2
-1 0
12 0
insert 476, set 0 476 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
Invalidate 1 36
In tlb
0 4 
In pte
0 4 
In cache
64 4
-1 0
-1 0
12 0
insert 480, set 0 480 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
In tlb
4 2 
In pte
4 2 
In cache
64 4
-1 0
-1 0
44 2
insert 484, set 0 484 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
4 2 
In pte
4 2 
In cache
64 4
-1 0
40 2
44 2
insert 488, set 0 488 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
In tlb
2 0 
In pte
2 0 
In cache
0 0
-1 0
40 2
44 2
insert 492, set 0 492 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
Invalidate 2 40
Invalidate 3 44
In tlb
0 3 
In pte
0 3 
In cache
0 0
52 3
-1 0
-1 0
insert 496, set 0 496 4 1
tag tlb hit 0 12
insert 12, set 3 12 4 4
In tlb
3 0 
In pte
3 0 
In cache
0 0
52 3
-1 0
12 0
insert 500, set 0 500 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
Invalidate 1 52
In tlb
0 1 
In pte
0 1 
In cache
0 0
-1 0
24 1
12 0
insert 504, set 0 504 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 0 0
Invalidate 3 12
In tlb
1 2 
In pte
1 2 
In cache
-1 0
36 2
24 1
-1 0
insert 508, set 0 508 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
1 2 
In pte
1 2 
In cache
-1 0
36 2
40 2
-1 0
insert 512, set 0 512 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
36 2
40 2
60 3
insert 516, set 0 516 4 1
tag tlb hit 2 36
---------------------CACHE HIT
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
40 2
60 3
insert 520, set 0 520 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
52 3
40 2
60 3
insert 524, set 0 524 4 1
tag tlb hit 3 56
insert 56, set 2 56 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
52 3
56 3
60 3
insert 528, set 0 528 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
3 4 
In pte
3 4 
In cache
64 4
52 3
56 3
60 3
insert 532, set 0 532 4 1
tag tlb miss 1 16
insert 16, set 0 16 4 4
Invalidate 1 52
Invalidate 2 56
Invalidate 3 60
In tlb
4 1 
In pte
4 1 
In cache
16 1
-1 0
-1 0
-1 0
insert 536, set 0 536 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
1 3 
In pte
1 3 
In cache
16 1
-1 0
-1 0
60 3
insert 540, set 0 540 4 1
tag tlb hit 1 16
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
-1 0
60 3
insert 544, set 0 544 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
1 3 
In pte
1 3 
In cache
16 1
52 3
-1 0
60 3
insert 548, set 0 548 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 0 16
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
-1 0
60 3
insert 552, set 0 552 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
52 3
-1 0
60 3
insert 556, set 0 556 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
In tlb
3 0 
In pte
3 0 
In cache
-1 0
52 3
8 0
60 3
insert 560, set 0 560 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
3 0 
In pte
3 0 
In cache
-1 0
4 0
8 0
60 3
insert 564, set 0 564 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
In tlb
0 2 
In pte
0 2 
In cache
-1 0
4 0
8 0
44 2
insert 568, set 0 568 4 1
tag tlb hit 0 0
insert 0, set 0 0 4 4
In tlb
2 0 
In pte
2 0 
In cache
0 0
4 0
8 0
44 2
insert 572, set 0 572 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
Invalidate 3 44
In tlb
0 3 
In pte
0 3 
In cache
0 0
52 3
8 0
-1 0
insert 576, set 0 576 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 0 0
Invalidate 2 8
In tlb
3 1 
In pte
3 1 
In cache
-1 0
52 3
-1 0
28 1
insert 580, set 0 580 4 1
tag tlb hit 3 52
---------------------CACHE HIT
In tlb
1 3 
In pte
1 3 
In cache
-1 0
52 3
-1 0
28 1
insert 584, set 0 584 4 1
tag tlb hit 1 28
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
-1 0
52 3
-1 0
28 1
insert 588, set 0 588 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
Invalidate 1 52
In tlb
1 0 
In pte
1 0 
In cache
0 0
-1 0
-1 0
28 1
insert 592, set 0 592 4 1
tag tlb miss 2 32
insert 32, set 0 32 4 4
Invalidate 3 28
In tlb
0 2 
In pte
0 2 
In cache
32 2
-1 0
-1 0
-1 0
insert 596, set 0 596 4 1
tag tlb hit 2 32
---------------------CACHE HIT
In tlb
0 2 
In pte
0 2 
In cache
32 2
-1 0
-1 0
-1 0
insert 600, set 0 600 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
In tlb
2 3 
In pte
2 3 
In cache
32 2
52 3
-1 0
-1 0
insert 604, set 0 604 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
3 4 
In pte
3 4 
In cache
64 4
52 3
-1 0
-1 0
insert 608, set 0 608 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
Invalidate 1 52
In tlb
4 0 
In pte
4 0 
In cache
64 4
-1 0
8 0
-1 0
insert 612, set 0 612 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
Invalidate 0 64
In tlb
0 2 
In pte
0 2 
In cache
-1 0
-1 0
8 0
44 2
insert 616, set 0 616 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
In tlb
2 1 
In pte
2 1 
In cache
-1 0
-1 0
24 1
44 2
insert 620, set 0 620 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
Invalidate 3 44
In tlb
1 0 
In pte
1 0 
In cache
-1 0
-1 0
8 0
-1 0
insert 624, set 0 624 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
1 0 
In pte
1 0 
In cache
-1 0
4 0
8 0
-1 0
insert 628, set 0 628 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
0 4 
In pte
0 4 
In cache
64 4
4 0
8 0
-1 0
insert 632, set 0 632 4 1
tag tlb hit 0 4
---------------------CACHE HIT
In tlb
4 0 
In pte
4 0 
In cache
64 4
4 0
8 0
-1 0
insert 636, set 0 636 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 0 64
In tlb
0 2 
In pte
0 2 
In cache
-1 0
36 2
8 0
-1 0
insert 640, set 0 640 4 1
tag tlb miss 1 16
insert 16, set 0 16 4 4
Invalidate 2 8
In tlb
2 1 
In pte
2 1 
In cache
16 1
36 2
-1 0
-1 0
insert 644, set 0 644 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 1 36
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
-1 0
-1 0
insert 648, set 0 648 4 1
tag tlb hit 3 60
insert 60, set 3 60 4 4
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
-1 0
60 3
insert 652, set 0 652 4 1
tag tlb hit 1 24
insert 24, set 2 24 4 4
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
24 1
60 3
insert 656, set 0 656 4 1
tag tlb hit 1 24
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
24 1
60 3
insert 660, set 0 660 4 1
tag tlb hit 3 60
---------------------CACHE HIT
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
24 1
60 3
insert 664, set 0 664 4 1
tag tlb hit 1 28
insert 28, set 3 28 4 4
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
24 1
28 1
insert 668, set 0 668 4 1
tag tlb hit 1 16
insert 16, set 0 16 4 4
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
24 1
28 1
insert 672, set 0 672 4 1
tag tlb hit 1 24
---------------------CACHE HIT
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
24 1
28 1
insert 676, set 0 676 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
In tlb
1 0 
In pte
1 0 
In cache
0 0
-1 0
24 1
28 1
insert 680, set 0 680 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 2 24
Invalidate 3 28
In tlb
0 3 
In pte
0 3 
In cache
48 3
-1 0
-1 0
-1 0
insert 684, set 0 684 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
-1 0
-1 0
44 2
insert 688, set 0 688 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
2 4 
In pte
2 4 
In cache
64 4
-1 0
-1 0
44 2
insert 692, set 0 692 4 1
tag tlb miss 1 16
insert 16, set 0 16 4 4
Invalidate 3 44
In tlb
4 1 
In pte
4 1 
In cache
16 1
-1 0
-1 0
-1 0
insert 696, set 0 696 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
In tlb
1 0 
In pte
1 0 
In cache
16 1
-1 0
8 0
-1 0
insert 700, set 0 700 4 1
tag tlb miss 2 32
insert 32, set 0 32 4 4
In tlb
0 2 
In pte
0 2 
In cache
32 2
-1 0
8 0
-1 0
insert 704, set 0 704 4 1
tag tlb hit 0 8
---------------------CACHE HIT
In tlb
2 0 
In pte
2 0 
In cache
32 2
-1 0
8 0
-1 0
insert 708, set 0 708 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
0 2 
In pte
0 2 
In cache
32 2
-1 0
40 2
-1 0
insert 712, set 0 712 4 1
tag tlb hit 0 0
insert 0, set 0 0 4 4
In tlb
2 0 
In pte
2 0 
In cache
0 0
-1 0
40 2
-1 0
insert 716, set 0 716 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 2 40
In tlb
0 1 
In pte
0 1 
In cache
0 0
-1 0
-1 0
28 1
insert 720, set 0 720 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
Invalidate 0 0
In tlb
1 3 
In pte
1 3 
In cache
-1 0
-1 0
-1 0
60 3
insert 724, set 0 724 4 1
tag tlb hit 3 56
insert 56, set 2 56 4 4
In tlb
1 3 
In pte
1 3 
In cache
-1 0
-1 0
56 3
60 3
insert 728, set 0 728 4 1
tag tlb hit 1 20
insert 20, set 1 20 4 4
In tlb
3 1 
In pte
3 1 
In cache
-1 0
20 1
56 3
60 3
insert 732, set 0 732 4 1
tag tlb miss 2 32
insert 32, set 0 32 4 4
Invalidate 2 56
Invalidate 3 60
In tlb
1 2 
In pte
1 2 
In cache
32 2
20 1
-1 0
-1 0
insert 736, set 0 736 4 1
tag tlb hit 1 20
---------------------CACHE HIT
In tlb
2 1 
In pte
2 1 
In cache
32 2
20 1
-1 0
-1 0
insert 740, set 0 740 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 32
In tlb
1 0 
In pte
1 0 
In cache
-1 0
4 0
-1 0
-1 0
insert 744, set 0 744 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
-1 0
60 3
insert 748, set 0 748 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
-1 0
60 3
insert 752, set 0 752 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
3 2 
In pte
3 2 
In cache
32 2
36 2
-1 0
60 3
insert 756, set 0 756 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
In tlb
2 1 
In pte
2 1 
In cache
32 2
36 2
-1 0
28 1
insert 760, set 0 760 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
Invalidate 0 32
In tlb
1 3 
In pte
1 3 
In cache
-1 0
52 3
-1 0
28 1
insert 764, set 0 764 4 1
tag tlb hit 1 16
insert 16, set 0 16 4 4
In tlb
3 1 
In pte
3 1 
In cache
16 1
52 3
-1 0
28 1
insert 768, set 0 768 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
Invalidate 1 52
In tlb
1 2 
In pte
1 2 
In cache
16 1
-1 0
40 2
28 1
insert 772, set 0 772 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
Invalidate 0 16
Invalidate 3 28
In tlb
2 4 
In pte
2 4 
In cache
-1 0
68 4
40 2
-1 0
insert 776, set 0 776 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
In tlb
4 0 
In pte
4 0 
In cache
-1 0
68 4
8 0
-1 0
insert 780, set 0 780 4 1
tag tlb hit 4 68
---------------------CACHE HIT
In tlb
0 4 
In pte
0 4 
In cache
-1 0
68 4
8 0
-1 0
insert 784, set 0 784 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 2 8
In tlb
4 2 
In pte
4 2 
In cache
-1 0
36 2
-1 0
-1 0
insert 788, set 0 788 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
4 2 
In pte
4 2 
In cache
32 2
36 2
-1 0
-1 0
insert 792, set 0 792 4 1
tag tlb hit 2 44
insert 44, set 3 44 4 4
In tlb
4 2 
In pte
4 2 
In cache
32 2
36 2
-1 0
44 2
insert 796, set 0 796 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
In tlb
2 3 
In pte
2 3 
In cache
32 2
52 3
-1 0
44 2
insert 800, set 0 800 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
Invalidate 0 32
Invalidate 3 44
In tlb
3 0 
In pte
3 0 
In cache
-1 0
52 3
8 0
-1 0
insert 804, set 0 804 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
Invalidate 1 52
In tlb
0 2 
In pte
0 2 
In cache
-1 0
-1 0
40 2
-1 0
insert 808, set 0 808 4 1
tag tlb hit 2 36
insert 36, set 1 36 4 4
In tlb
0 2 
In pte
0 2 
In cache
-1 0
36 2
40 2
-1 0
insert 812, set 0 812 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
In tlb
2 3 
In pte
2 3 
In cache
-1 0
36 2
56 3
-1 0
insert 816, set 0 816 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
3 2 
In pte
3 2 
In cache
-1 0
36 2
40 2
-1 0
insert 820, set 0 820 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
2 3 
In pte
2 3 
In cache
48 3
36 2
40 2
-1 0
insert 824, set 0 824 4 1
tag tlb hit 2 44
insert 44, set 3 44 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
36 2
40 2
44 2
insert 828, set 0 828 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
2 3 
In pte
2 3 
In cache
48 3
52 3
40 2
44 2
insert 832, set 0 832 4 1
tag tlb hit 3 56
insert 56, set 2 56 4 4
In tlb
2 3 
In pte
2 3 
In cache
48 3
52 3
56 3
44 2
insert 836, set 0 836 4 1
tag tlb hit 2 36
insert 36, set 1 36 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
36 2
56 3
44 2
insert 840, set 0 840 4 1
tag tlb miss 0 4
insert 4, set 1 4 4 4
Invalidate 0 48
Invalidate 2 56
In tlb
2 0 
In pte
2 0 
In cache
-1 0
4 0
-1 0
44 2
insert 844, set 0 844 4 1
tag tlb miss 3 60
insert 60, set 3 60 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
-1 0
60 3
insert 848, set 0 848 4 1
tag tlb hit 3 60
---------------------CACHE HIT
In tlb
0 3 
In pte
0 3 
In cache
-1 0
4 0
-1 0
60 3
insert 852, set 0 852 4 1
tag tlb hit 3 52
insert 52, set 1 52 4 4
In tlb
0 3 
In pte
0 3 
In cache
-1 0
52 3
-1 0
60 3
insert 856, set 0 856 4 1
tag tlb hit 0 12
insert 12, set 3 12 4 4
In tlb
3 0 
In pte
3 0 
In cache
-1 0
52 3
-1 0
12 0
insert 860, set 0 860 4 1
tag tlb miss 2 40
insert 40, set 2 40 4 4
Invalidate 1 52
In tlb
0 2 
In pte
0 2 
In cache
-1 0
-1 0
40 2
12 0
insert 864, set 0 864 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
Invalidate 3 12
In tlb
2 4 
In pte
2 4 
In cache
-1 0
68 4
40 2
-1 0
insert 868, set 0 868 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
In tlb
4 3 
In pte
4 3 
In cache
-1 0
68 4
56 3
-1 0
insert 872, set 0 872 4 1
tag tlb miss 0 0
insert 0, set 0 0 4 4
Invalidate 1 68
In tlb
3 0 
In pte
3 0 
In cache
0 0
-1 0
56 3
-1 0
insert 876, set 0 876 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
0 3 
In pte
0 3 
In cache
48 3
-1 0
56 3
-1 0
insert 880, set 0 880 4 1
tag tlb hit 3 48
---------------------CACHE HIT
In tlb
0 3 
In pte
0 3 
In cache
48 3
-1 0
56 3
-1 0
insert 884, set 0 884 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
In tlb
3 1 
In pte
3 1 
In cache
48 3
-1 0
24 1
-1 0
insert 888, set 0 888 4 1
tag tlb hit 3 56
insert 56, set 2 56 4 4
In tlb
1 3 
In pte
1 3 
In cache
48 3
-1 0
56 3
-1 0
insert 892, set 0 892 4 1
tag tlb miss 0 8
insert 8, set 2 8 4 4
In tlb
3 0 
In pte
3 0 
In cache
48 3
-1 0
8 0
-1 0
insert 896, set 0 896 4 1
tag tlb hit 0 0
insert 0, set 0 0 4 4
In tlb
3 0 
In pte
3 0 
In cache
0 0
-1 0
8 0
-1 0
insert 900, set 0 900 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
0 3 
In pte
0 3 
In cache
48 3
-1 0
8 0
-1 0
insert 904, set 0 904 4 1
tag tlb hit 0 12
insert 12, set 3 12 4 4
In tlb
3 0 
In pte
3 0 
In cache
48 3
-1 0
8 0
12 0
insert 908, set 0 908 4 1
tag tlb miss 1 24
insert 24, set 2 24 4 4
Invalidate 0 48
In tlb
0 1 
In pte
0 1 
In cache
-1 0
-1 0
24 1
12 0
insert 912, set 0 912 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
Invalidate 3 12
In tlb
1 2 
In pte
1 2 
In cache
-1 0
36 2
24 1
-1 0
insert 916, set 0 916 4 1
tag tlb hit 1 20
insert 20, set 1 20 4 4
In tlb
2 1 
In pte
2 1 
In cache
-1 0
20 1
24 1
-1 0
insert 920, set 0 920 4 1
tag tlb miss 3 52
insert 52, set 1 52 4 4
In tlb
1 3 
In pte
1 3 
In cache
-1 0
52 3
24 1
-1 0
insert 924, set 0 924 4 1
tag tlb miss 4 72
insert 72, set 2 72 4 4
In tlb
3 4 
In pte
3 4 
In cache
-1 0
52 3
72 4
-1 0
insert 928, set 0 928 4 1
tag tlb hit 3 60
insert 60, set 3 60 4 4
In tlb
4 3 
In pte
4 3 
In cache
-1 0
52 3
72 4
60 3
insert 932, set 0 932 4 1
tag tlb miss 2 44
insert 44, set 3 44 4 4
Invalidate 2 72
In tlb
3 2 
In pte
3 2 
In cache
-1 0
52 3
-1 0
44 2
insert 936, set 0 936 4 1
tag tlb miss 1 28
insert 28, set 3 28 4 4
Invalidate 1 52
In tlb
2 1 
In pte
2 1 
In cache
-1 0
-1 0
-1 0
28 1
insert 940, set 0 940 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
In tlb
1 4 
In pte
1 4 
In cache
-1 0
68 4
-1 0
28 1
insert 944, set 0 944 4 1
tag tlb hit 4 64
insert 64, set 0 64 4 4
In tlb
1 4 
In pte
1 4 
In cache
64 4
68 4
-1 0
28 1
insert 948, set 0 948 4 1
tag tlb hit 4 64
---------------------CACHE HIT
In tlb
1 4 
In pte
1 4 
In cache
64 4
68 4
-1 0
28 1
insert 952, set 0 952 4 1
tag tlb hit 4 68
---------------------CACHE HIT
In tlb
1 4 
In pte
1 4 
In cache
64 4
68 4
-1 0
28 1
insert 956, set 0 956 4 1
tag tlb miss 3 48
insert 48, set 0 48 4 4
Invalidate 3 28
In tlb
4 3 
In pte
4 3 
In cache
48 3
68 4
-1 0
-1 0
insert 960, set 0 960 4 1
tag tlb miss 1 16
insert 16, set 0 16 4 4
Invalidate 1 68
In tlb
3 1 
In pte
3 1 
In cache
16 1
-1 0
-1 0
-1 0
insert 964, set 0 964 4 1
tag tlb miss 4 64
insert 64, set 0 64 4 4
In tlb
1 4 
In pte
1 4 
In cache
64 4
-1 0
-1 0
-1 0
insert 968, set 0 968 4 1
tag tlb miss 3 56
insert 56, set 2 56 4 4
In tlb
4 3 
In pte
4 3 
In cache
64 4
-1 0
56 3
-1 0
insert 972, set 0 972 4 1
tag tlb hit 3 48
insert 48, set 0 48 4 4
In tlb
4 3 
In pte
4 3 
In cache
48 3
-1 0
56 3
-1 0
insert 976, set 0 976 4 1
tag tlb miss 2 36
insert 36, set 1 36 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
36 2
56 3
-1 0
insert 980, set 0 980 4 1
tag tlb hit 2 40
insert 40, set 2 40 4 4
In tlb
3 2 
In pte
3 2 
In cache
48 3
36 2
40 2
-1 0
insert 984, set 0 984 4 1
tag tlb miss 4 68
insert 68, set 1 68 4 4
Invalidate 0 48
In tlb
2 4 
In pte
2 4 
In cache
-1 0
68 4
40 2
-1 0
insert 988, set 0 988 4 1
tag tlb hit 4 68
---------------------CACHE HIT
In tlb
2 4 
In pte
2 4 
In cache
-1 0
68 4
40 2
-1 0
insert 992, set 0 992 4 1
tag tlb hit 2 36
insert 36, set 1 36 4 4
In tlb
4 2 
In pte
4 2 
In cache
-1 0
36 2
40 2
-1 0
insert 996, set 0 996 4 1
tag tlb miss 0 12
insert 12, set 3 12 4 4
In tlb
2 0 
In pte
2 0 
In cache
-1 0
36 2
40 2
12 0
insert 1000, set 0 1000 4 1
tag tlb hit 2 32
insert 32, set 0 32 4 4
In tlb
0 2 
In pte
0 2 
In cache
32 2
36 2
40 2
12 0
insert 1004, set 0 1004 4 1
tag tlb hit 2 36
---------------------CACHE HIT
In tlb
0 2 
In pte
0 2 
In cache
32 2
36 2
40 2
12 0
insert 1008, set 0 1008 4 1
tag tlb hit 0 4
insert 4, set 1 4 4 4
In tlb
2 0 
In pte
2 0 
In cache
32 2
4 0
40 2
12 0
insert 1012, set 0 1012 4 1
tag tlb hit 0 8
insert 8, set 2 8 4 4
In tlb
2 0 
In pte
2 0 
In cache
32 2
4 0
8 0
12 0
insert 1016, set 0 1016 4 1
tag tlb miss 4 72
insert 72, set 2 72 4 4
Invalidate 0 32
In tlb
0 4 
In pte
0 4 
In cache
-1 0
4 0
72 4
12 0
insert 1020, set 0 1020 4 1
