-- -------------------------------------------------------------
-- 
-- File Name: C:\ultrazohm_sw\ip_cores\parallel_8_min_cost_function\hdlsrc\parallel_8_min_cost_function\parallel_8_min_cost_function.vhd
-- Created: 2022-10-28 10:42:31
-- 
-- Generated by MATLAB 9.12 and HDL Coder 3.20
-- 
-- 
-- -------------------------------------------------------------
-- Rate and Clocking Details
-- -------------------------------------------------------------
-- Model base rate: -1
-- Target subsystem base rate: -1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: parallel_8_min_cost_function
-- Source Path: parallel_8_min_cost_function
-- Hierarchy Level: 0
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY parallel_8_min_cost_function IS
  PORT( IPCORE_CLK                        :   IN    std_logic;  -- ufix1
        IPCORE_RESETN                     :   IN    std_logic;  -- ufix1
        Index_in                          :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        valid_in                          :   IN    std_logic;  -- ufix1
        J_in                              :   IN    std_logic_vector(159 DOWNTO 0);  -- ufix160
        phase_voltages_per_switching_state_in :   IN    std_logic_vector(767 DOWNTO 0);  -- ufix768
        AXI4_Lite_ACLK                    :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARESETN                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_AWADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_AWVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_WDATA                   :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_WSTRB                   :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
        AXI4_Lite_WVALID                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_BREADY                  :   IN    std_logic;  -- ufix1
        AXI4_Lite_ARADDR                  :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
        AXI4_Lite_ARVALID                 :   IN    std_logic;  -- ufix1
        AXI4_Lite_RREADY                  :   IN    std_logic;  -- ufix1
        done                              :   OUT   std_logic;  -- ufix1
        done_complete                     :   OUT   std_logic;  -- ufix1
        Index                             :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        voltages                          :   OUT   std_logic_vector(95 DOWNTO 0);  -- ufix96
        AXI4_Lite_AWREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_WREADY                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_BRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_BVALID                  :   OUT   std_logic;  -- ufix1
        AXI4_Lite_ARREADY                 :   OUT   std_logic;  -- ufix1
        AXI4_Lite_RDATA                   :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
        AXI4_Lite_RRESP                   :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
        AXI4_Lite_RVALID                  :   OUT   std_logic  -- ufix1
        );
END parallel_8_min_cost_function;


ARCHITECTURE rtl OF parallel_8_min_cost_function IS

  -- Component Declarations
  COMPONENT parallel_8_min_cost_function_reset_sync
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset_in                        :   IN    std_logic;  -- ufix1
          reset_out                       :   OUT   std_logic
          );
  END COMPONENT;

  COMPONENT parallel_8_min_cost_function_axi_lite
    PORT( reset                           :   IN    std_logic;
          AXI4_Lite_ACLK                  :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARESETN               :   IN    std_logic;  -- ufix1
          AXI4_Lite_AWADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_AWVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_WDATA                 :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_WSTRB                 :   IN    std_logic_vector(3 DOWNTO 0);  -- ufix4
          AXI4_Lite_WVALID                :   IN    std_logic;  -- ufix1
          AXI4_Lite_BREADY                :   IN    std_logic;  -- ufix1
          AXI4_Lite_ARADDR                :   IN    std_logic_vector(15 DOWNTO 0);  -- ufix16
          AXI4_Lite_ARVALID               :   IN    std_logic;  -- ufix1
          AXI4_Lite_RREADY                :   IN    std_logic;  -- ufix1
          read_ip_timestamp               :   IN    std_logic_vector(31 DOWNTO 0);  -- ufix32
          read_J_AXI                      :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          read_Index_AXI                  :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          AXI4_Lite_AWREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_WREADY                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_BRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_BVALID                :   OUT   std_logic;  -- ufix1
          AXI4_Lite_ARREADY               :   OUT   std_logic;  -- ufix1
          AXI4_Lite_RDATA                 :   OUT   std_logic_vector(31 DOWNTO 0);  -- ufix32
          AXI4_Lite_RRESP                 :   OUT   std_logic_vector(1 DOWNTO 0);  -- ufix2
          AXI4_Lite_RVALID                :   OUT   std_logic;  -- ufix1
          write_axi_enable                :   OUT   std_logic;  -- ufix1
          reset_internal                  :   OUT   std_logic  -- ufix1
          );
  END COMPONENT;

  COMPONENT parallel_8_min_cost_function_dut
    PORT( clk                             :   IN    std_logic;  -- ufix1
          reset                           :   IN    std_logic;
          dut_enable                      :   IN    std_logic;  -- ufix1
          Index_in                        :   IN    std_logic_vector(31 DOWNTO 0);  -- sfix32
          valid_in                        :   IN    std_logic;  -- ufix1
          J_in_0                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_1                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_2                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_3                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_4                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_5                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_6                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          J_in_7                          :   IN    std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          phase_voltages_per_switching_state_in_0 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_1 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_2 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_3 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_4 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_5 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_6 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_7 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_8 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_9 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_10 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_11 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_12 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_13 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_14 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_15 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_16 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_17 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_18 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_19 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_20 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_21 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_22 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_23 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_24 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_25 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_26 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_27 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_28 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_29 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_30 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          phase_voltages_per_switching_state_in_31 :   IN    std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          ce_out                          :   OUT   std_logic;  -- ufix1
          done                            :   OUT   std_logic;  -- ufix1
          done_complete                   :   OUT   std_logic;  -- ufix1
          J_AXI                           :   OUT   std_logic_vector(19 DOWNTO 0);  -- sfix20_En11
          Index                           :   OUT   std_logic_vector(31 DOWNTO 0);  -- sfix32
          voltages_0                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_1                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_2                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          voltages_3                      :   OUT   std_logic_vector(23 DOWNTO 0);  -- sfix24_En11
          Index_AXI                       :   OUT   std_logic_vector(31 DOWNTO 0)  -- sfix32
          );
  END COMPONENT;

  -- Component Configuration Statements
  FOR ALL : parallel_8_min_cost_function_reset_sync
    USE ENTITY work.parallel_8_min_cost_function_reset_sync(rtl);

  FOR ALL : parallel_8_min_cost_function_axi_lite
    USE ENTITY work.parallel_8_min_cost_function_axi_lite(rtl);

  FOR ALL : parallel_8_min_cost_function_dut
    USE ENTITY work.parallel_8_min_cost_function_dut(rtl);

  -- Signals
  SIGNAL reset                            : std_logic;
  SIGNAL ip_timestamp                     : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL reset_cm                         : std_logic;  -- ufix1
  SIGNAL Index_in_unsigned                : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL Index_in_sig                     : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL J_in_unsigned                    : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice                       : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_0_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_1                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_1                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_1_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_2                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_2                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_2_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_3                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_3                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_3_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_4                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_4                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_4_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_5                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_5                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_5_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_6                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_6                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_6_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL J_in_unsigned_7                  : unsigned(159 DOWNTO 0);  -- ufix160
  SIGNAL J_in_slice_7                     : unsigned(19 DOWNTO 0);  -- ufix20
  SIGNAL J_in_7_sig                       : signed(19 DOWNTO 0);  -- sfix20_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_0_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_1 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_1 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_1_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_2 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_2 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_2_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_3 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_3 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_3_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_4 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_4 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_4_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_5 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_5 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_5_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_6 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_6 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_6_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_7 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_7 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_7_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_8 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_8 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_8_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_9 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_9 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_9_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_10 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_10 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_10_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_11 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_11 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_11_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_12 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_12 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_12_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_13 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_13 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_13_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_14 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_14 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_14_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_15 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_15 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_15_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_16 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_16 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_16_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_17 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_17 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_17_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_18 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_18 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_18_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_19 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_19 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_19_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_20 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_20 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_20_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_21 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_21 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_21_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_22 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_22 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_22_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_23 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_23 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_23_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_24 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_24 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_24_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_25 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_25 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_25_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_26 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_26 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_26_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_27 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_27 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_27_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_28 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_28 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_28_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_29 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_29 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_29_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_30 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_30 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_30_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL phase_voltages_per_switching_state_in_unsigned_31 : unsigned(767 DOWNTO 0);  -- ufix768
  SIGNAL phase_voltages_per_switching_state_in_slice_31 : unsigned(23 DOWNTO 0);  -- ufix24
  SIGNAL phase_voltages_per_switching_state_in_31_sig : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL reset_internal                   : std_logic;  -- ufix1
  SIGNAL reset_before_sync                : std_logic;  -- ufix1
  SIGNAL J_AXI_sig                        : std_logic_vector(19 DOWNTO 0);  -- ufix20
  SIGNAL Index_AXI_sig                    : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_BRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL AXI4_Lite_RDATA_tmp              : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL AXI4_Lite_RRESP_tmp              : std_logic_vector(1 DOWNTO 0);  -- ufix2
  SIGNAL write_axi_enable                 : std_logic;  -- ufix1
  SIGNAL ce_out_sig                       : std_logic;  -- ufix1
  SIGNAL done_sig                         : std_logic;  -- ufix1
  SIGNAL done_complete_sig                : std_logic;  -- ufix1
  SIGNAL Index_sig                        : std_logic_vector(31 DOWNTO 0);  -- ufix32
  SIGNAL voltages_0_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_1_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_2_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL voltages_3_sig                   : std_logic_vector(23 DOWNTO 0);  -- ufix24
  SIGNAL Index_sig_signed                 : signed(31 DOWNTO 0);  -- sfix32
  SIGNAL Index_tmp                        : unsigned(31 DOWNTO 0);  -- ufix32
  SIGNAL voltages_3_sig_signed            : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL voltages_2_sig_signed            : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL voltages_1_sig_signed            : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL voltages_0_sig_signed            : signed(23 DOWNTO 0);  -- sfix24_En11
  SIGNAL voltages_tmp                     : unsigned(95 DOWNTO 0);  -- ufix96

BEGIN
  u_parallel_8_min_cost_function_reset_sync_inst : parallel_8_min_cost_function_reset_sync
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset_in => reset_before_sync,  -- ufix1
              reset_out => reset
              );

  u_parallel_8_min_cost_function_axi_lite_inst : parallel_8_min_cost_function_axi_lite
    PORT MAP( reset => reset,
              AXI4_Lite_ACLK => AXI4_Lite_ACLK,  -- ufix1
              AXI4_Lite_ARESETN => AXI4_Lite_ARESETN,  -- ufix1
              AXI4_Lite_AWADDR => AXI4_Lite_AWADDR,  -- ufix16
              AXI4_Lite_AWVALID => AXI4_Lite_AWVALID,  -- ufix1
              AXI4_Lite_WDATA => AXI4_Lite_WDATA,  -- ufix32
              AXI4_Lite_WSTRB => AXI4_Lite_WSTRB,  -- ufix4
              AXI4_Lite_WVALID => AXI4_Lite_WVALID,  -- ufix1
              AXI4_Lite_BREADY => AXI4_Lite_BREADY,  -- ufix1
              AXI4_Lite_ARADDR => AXI4_Lite_ARADDR,  -- ufix16
              AXI4_Lite_ARVALID => AXI4_Lite_ARVALID,  -- ufix1
              AXI4_Lite_RREADY => AXI4_Lite_RREADY,  -- ufix1
              read_ip_timestamp => std_logic_vector(ip_timestamp),  -- ufix32
              read_J_AXI => J_AXI_sig,  -- sfix20_En11
              read_Index_AXI => Index_AXI_sig,  -- sfix32
              AXI4_Lite_AWREADY => AXI4_Lite_AWREADY,  -- ufix1
              AXI4_Lite_WREADY => AXI4_Lite_WREADY,  -- ufix1
              AXI4_Lite_BRESP => AXI4_Lite_BRESP_tmp,  -- ufix2
              AXI4_Lite_BVALID => AXI4_Lite_BVALID,  -- ufix1
              AXI4_Lite_ARREADY => AXI4_Lite_ARREADY,  -- ufix1
              AXI4_Lite_RDATA => AXI4_Lite_RDATA_tmp,  -- ufix32
              AXI4_Lite_RRESP => AXI4_Lite_RRESP_tmp,  -- ufix2
              AXI4_Lite_RVALID => AXI4_Lite_RVALID,  -- ufix1
              write_axi_enable => write_axi_enable,  -- ufix1
              reset_internal => reset_internal  -- ufix1
              );

  u_parallel_8_min_cost_function_dut_inst : parallel_8_min_cost_function_dut
    PORT MAP( clk => IPCORE_CLK,  -- ufix1
              reset => reset,
              dut_enable => write_axi_enable,  -- ufix1
              Index_in => std_logic_vector(Index_in_sig),  -- sfix32
              valid_in => valid_in,  -- ufix1
              J_in_0 => std_logic_vector(J_in_0_sig),  -- sfix20_En11
              J_in_1 => std_logic_vector(J_in_1_sig),  -- sfix20_En11
              J_in_2 => std_logic_vector(J_in_2_sig),  -- sfix20_En11
              J_in_3 => std_logic_vector(J_in_3_sig),  -- sfix20_En11
              J_in_4 => std_logic_vector(J_in_4_sig),  -- sfix20_En11
              J_in_5 => std_logic_vector(J_in_5_sig),  -- sfix20_En11
              J_in_6 => std_logic_vector(J_in_6_sig),  -- sfix20_En11
              J_in_7 => std_logic_vector(J_in_7_sig),  -- sfix20_En11
              phase_voltages_per_switching_state_in_0 => std_logic_vector(phase_voltages_per_switching_state_in_0_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_1 => std_logic_vector(phase_voltages_per_switching_state_in_1_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_2 => std_logic_vector(phase_voltages_per_switching_state_in_2_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_3 => std_logic_vector(phase_voltages_per_switching_state_in_3_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_4 => std_logic_vector(phase_voltages_per_switching_state_in_4_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_5 => std_logic_vector(phase_voltages_per_switching_state_in_5_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_6 => std_logic_vector(phase_voltages_per_switching_state_in_6_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_7 => std_logic_vector(phase_voltages_per_switching_state_in_7_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_8 => std_logic_vector(phase_voltages_per_switching_state_in_8_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_9 => std_logic_vector(phase_voltages_per_switching_state_in_9_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_10 => std_logic_vector(phase_voltages_per_switching_state_in_10_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_11 => std_logic_vector(phase_voltages_per_switching_state_in_11_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_12 => std_logic_vector(phase_voltages_per_switching_state_in_12_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_13 => std_logic_vector(phase_voltages_per_switching_state_in_13_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_14 => std_logic_vector(phase_voltages_per_switching_state_in_14_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_15 => std_logic_vector(phase_voltages_per_switching_state_in_15_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_16 => std_logic_vector(phase_voltages_per_switching_state_in_16_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_17 => std_logic_vector(phase_voltages_per_switching_state_in_17_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_18 => std_logic_vector(phase_voltages_per_switching_state_in_18_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_19 => std_logic_vector(phase_voltages_per_switching_state_in_19_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_20 => std_logic_vector(phase_voltages_per_switching_state_in_20_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_21 => std_logic_vector(phase_voltages_per_switching_state_in_21_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_22 => std_logic_vector(phase_voltages_per_switching_state_in_22_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_23 => std_logic_vector(phase_voltages_per_switching_state_in_23_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_24 => std_logic_vector(phase_voltages_per_switching_state_in_24_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_25 => std_logic_vector(phase_voltages_per_switching_state_in_25_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_26 => std_logic_vector(phase_voltages_per_switching_state_in_26_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_27 => std_logic_vector(phase_voltages_per_switching_state_in_27_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_28 => std_logic_vector(phase_voltages_per_switching_state_in_28_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_29 => std_logic_vector(phase_voltages_per_switching_state_in_29_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_30 => std_logic_vector(phase_voltages_per_switching_state_in_30_sig),  -- sfix24_En11
              phase_voltages_per_switching_state_in_31 => std_logic_vector(phase_voltages_per_switching_state_in_31_sig),  -- sfix24_En11
              ce_out => ce_out_sig,  -- ufix1
              done => done_sig,  -- ufix1
              done_complete => done_complete_sig,  -- ufix1
              J_AXI => J_AXI_sig,  -- sfix20_En11
              Index => Index_sig,  -- sfix32
              voltages_0 => voltages_0_sig,  -- sfix24_En11
              voltages_1 => voltages_1_sig,  -- sfix24_En11
              voltages_2 => voltages_2_sig,  -- sfix24_En11
              voltages_3 => voltages_3_sig,  -- sfix24_En11
              Index_AXI => Index_AXI_sig  -- sfix32
              );

  ip_timestamp <= unsigned'(X"83BE3652");

  reset_cm <=  NOT IPCORE_RESETN;

  Index_in_unsigned <= unsigned(Index_in);

  Index_in_sig <= signed(Index_in_unsigned);

  J_in_unsigned <= unsigned(J_in);

  J_in_slice <= J_in_unsigned(19 DOWNTO 0);

  J_in_0_sig <= signed(J_in_slice);

  J_in_unsigned_1 <= unsigned(J_in);

  J_in_slice_1 <= J_in_unsigned_1(39 DOWNTO 20);

  J_in_1_sig <= signed(J_in_slice_1);

  J_in_unsigned_2 <= unsigned(J_in);

  J_in_slice_2 <= J_in_unsigned_2(59 DOWNTO 40);

  J_in_2_sig <= signed(J_in_slice_2);

  J_in_unsigned_3 <= unsigned(J_in);

  J_in_slice_3 <= J_in_unsigned_3(79 DOWNTO 60);

  J_in_3_sig <= signed(J_in_slice_3);

  J_in_unsigned_4 <= unsigned(J_in);

  J_in_slice_4 <= J_in_unsigned_4(99 DOWNTO 80);

  J_in_4_sig <= signed(J_in_slice_4);

  J_in_unsigned_5 <= unsigned(J_in);

  J_in_slice_5 <= J_in_unsigned_5(119 DOWNTO 100);

  J_in_5_sig <= signed(J_in_slice_5);

  J_in_unsigned_6 <= unsigned(J_in);

  J_in_slice_6 <= J_in_unsigned_6(139 DOWNTO 120);

  J_in_6_sig <= signed(J_in_slice_6);

  J_in_unsigned_7 <= unsigned(J_in);

  J_in_slice_7 <= J_in_unsigned_7(159 DOWNTO 140);

  J_in_7_sig <= signed(J_in_slice_7);

  phase_voltages_per_switching_state_in_unsigned <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice <= phase_voltages_per_switching_state_in_unsigned(23 DOWNTO 0);

  phase_voltages_per_switching_state_in_0_sig <= signed(phase_voltages_per_switching_state_in_slice);

  phase_voltages_per_switching_state_in_unsigned_1 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_1 <= phase_voltages_per_switching_state_in_unsigned_1(47 DOWNTO 24);

  phase_voltages_per_switching_state_in_1_sig <= signed(phase_voltages_per_switching_state_in_slice_1);

  phase_voltages_per_switching_state_in_unsigned_2 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_2 <= phase_voltages_per_switching_state_in_unsigned_2(71 DOWNTO 48);

  phase_voltages_per_switching_state_in_2_sig <= signed(phase_voltages_per_switching_state_in_slice_2);

  phase_voltages_per_switching_state_in_unsigned_3 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_3 <= phase_voltages_per_switching_state_in_unsigned_3(95 DOWNTO 72);

  phase_voltages_per_switching_state_in_3_sig <= signed(phase_voltages_per_switching_state_in_slice_3);

  phase_voltages_per_switching_state_in_unsigned_4 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_4 <= phase_voltages_per_switching_state_in_unsigned_4(119 DOWNTO 96);

  phase_voltages_per_switching_state_in_4_sig <= signed(phase_voltages_per_switching_state_in_slice_4);

  phase_voltages_per_switching_state_in_unsigned_5 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_5 <= phase_voltages_per_switching_state_in_unsigned_5(143 DOWNTO 120);

  phase_voltages_per_switching_state_in_5_sig <= signed(phase_voltages_per_switching_state_in_slice_5);

  phase_voltages_per_switching_state_in_unsigned_6 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_6 <= phase_voltages_per_switching_state_in_unsigned_6(167 DOWNTO 144);

  phase_voltages_per_switching_state_in_6_sig <= signed(phase_voltages_per_switching_state_in_slice_6);

  phase_voltages_per_switching_state_in_unsigned_7 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_7 <= phase_voltages_per_switching_state_in_unsigned_7(191 DOWNTO 168);

  phase_voltages_per_switching_state_in_7_sig <= signed(phase_voltages_per_switching_state_in_slice_7);

  phase_voltages_per_switching_state_in_unsigned_8 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_8 <= phase_voltages_per_switching_state_in_unsigned_8(215 DOWNTO 192);

  phase_voltages_per_switching_state_in_8_sig <= signed(phase_voltages_per_switching_state_in_slice_8);

  phase_voltages_per_switching_state_in_unsigned_9 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_9 <= phase_voltages_per_switching_state_in_unsigned_9(239 DOWNTO 216);

  phase_voltages_per_switching_state_in_9_sig <= signed(phase_voltages_per_switching_state_in_slice_9);

  phase_voltages_per_switching_state_in_unsigned_10 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_10 <= phase_voltages_per_switching_state_in_unsigned_10(263 DOWNTO 240);

  phase_voltages_per_switching_state_in_10_sig <= signed(phase_voltages_per_switching_state_in_slice_10);

  phase_voltages_per_switching_state_in_unsigned_11 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_11 <= phase_voltages_per_switching_state_in_unsigned_11(287 DOWNTO 264);

  phase_voltages_per_switching_state_in_11_sig <= signed(phase_voltages_per_switching_state_in_slice_11);

  phase_voltages_per_switching_state_in_unsigned_12 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_12 <= phase_voltages_per_switching_state_in_unsigned_12(311 DOWNTO 288);

  phase_voltages_per_switching_state_in_12_sig <= signed(phase_voltages_per_switching_state_in_slice_12);

  phase_voltages_per_switching_state_in_unsigned_13 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_13 <= phase_voltages_per_switching_state_in_unsigned_13(335 DOWNTO 312);

  phase_voltages_per_switching_state_in_13_sig <= signed(phase_voltages_per_switching_state_in_slice_13);

  phase_voltages_per_switching_state_in_unsigned_14 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_14 <= phase_voltages_per_switching_state_in_unsigned_14(359 DOWNTO 336);

  phase_voltages_per_switching_state_in_14_sig <= signed(phase_voltages_per_switching_state_in_slice_14);

  phase_voltages_per_switching_state_in_unsigned_15 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_15 <= phase_voltages_per_switching_state_in_unsigned_15(383 DOWNTO 360);

  phase_voltages_per_switching_state_in_15_sig <= signed(phase_voltages_per_switching_state_in_slice_15);

  phase_voltages_per_switching_state_in_unsigned_16 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_16 <= phase_voltages_per_switching_state_in_unsigned_16(407 DOWNTO 384);

  phase_voltages_per_switching_state_in_16_sig <= signed(phase_voltages_per_switching_state_in_slice_16);

  phase_voltages_per_switching_state_in_unsigned_17 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_17 <= phase_voltages_per_switching_state_in_unsigned_17(431 DOWNTO 408);

  phase_voltages_per_switching_state_in_17_sig <= signed(phase_voltages_per_switching_state_in_slice_17);

  phase_voltages_per_switching_state_in_unsigned_18 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_18 <= phase_voltages_per_switching_state_in_unsigned_18(455 DOWNTO 432);

  phase_voltages_per_switching_state_in_18_sig <= signed(phase_voltages_per_switching_state_in_slice_18);

  phase_voltages_per_switching_state_in_unsigned_19 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_19 <= phase_voltages_per_switching_state_in_unsigned_19(479 DOWNTO 456);

  phase_voltages_per_switching_state_in_19_sig <= signed(phase_voltages_per_switching_state_in_slice_19);

  phase_voltages_per_switching_state_in_unsigned_20 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_20 <= phase_voltages_per_switching_state_in_unsigned_20(503 DOWNTO 480);

  phase_voltages_per_switching_state_in_20_sig <= signed(phase_voltages_per_switching_state_in_slice_20);

  phase_voltages_per_switching_state_in_unsigned_21 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_21 <= phase_voltages_per_switching_state_in_unsigned_21(527 DOWNTO 504);

  phase_voltages_per_switching_state_in_21_sig <= signed(phase_voltages_per_switching_state_in_slice_21);

  phase_voltages_per_switching_state_in_unsigned_22 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_22 <= phase_voltages_per_switching_state_in_unsigned_22(551 DOWNTO 528);

  phase_voltages_per_switching_state_in_22_sig <= signed(phase_voltages_per_switching_state_in_slice_22);

  phase_voltages_per_switching_state_in_unsigned_23 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_23 <= phase_voltages_per_switching_state_in_unsigned_23(575 DOWNTO 552);

  phase_voltages_per_switching_state_in_23_sig <= signed(phase_voltages_per_switching_state_in_slice_23);

  phase_voltages_per_switching_state_in_unsigned_24 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_24 <= phase_voltages_per_switching_state_in_unsigned_24(599 DOWNTO 576);

  phase_voltages_per_switching_state_in_24_sig <= signed(phase_voltages_per_switching_state_in_slice_24);

  phase_voltages_per_switching_state_in_unsigned_25 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_25 <= phase_voltages_per_switching_state_in_unsigned_25(623 DOWNTO 600);

  phase_voltages_per_switching_state_in_25_sig <= signed(phase_voltages_per_switching_state_in_slice_25);

  phase_voltages_per_switching_state_in_unsigned_26 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_26 <= phase_voltages_per_switching_state_in_unsigned_26(647 DOWNTO 624);

  phase_voltages_per_switching_state_in_26_sig <= signed(phase_voltages_per_switching_state_in_slice_26);

  phase_voltages_per_switching_state_in_unsigned_27 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_27 <= phase_voltages_per_switching_state_in_unsigned_27(671 DOWNTO 648);

  phase_voltages_per_switching_state_in_27_sig <= signed(phase_voltages_per_switching_state_in_slice_27);

  phase_voltages_per_switching_state_in_unsigned_28 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_28 <= phase_voltages_per_switching_state_in_unsigned_28(695 DOWNTO 672);

  phase_voltages_per_switching_state_in_28_sig <= signed(phase_voltages_per_switching_state_in_slice_28);

  phase_voltages_per_switching_state_in_unsigned_29 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_29 <= phase_voltages_per_switching_state_in_unsigned_29(719 DOWNTO 696);

  phase_voltages_per_switching_state_in_29_sig <= signed(phase_voltages_per_switching_state_in_slice_29);

  phase_voltages_per_switching_state_in_unsigned_30 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_30 <= phase_voltages_per_switching_state_in_unsigned_30(743 DOWNTO 720);

  phase_voltages_per_switching_state_in_30_sig <= signed(phase_voltages_per_switching_state_in_slice_30);

  phase_voltages_per_switching_state_in_unsigned_31 <= unsigned(phase_voltages_per_switching_state_in);

  phase_voltages_per_switching_state_in_slice_31 <= phase_voltages_per_switching_state_in_unsigned_31(767 DOWNTO 744);

  phase_voltages_per_switching_state_in_31_sig <= signed(phase_voltages_per_switching_state_in_slice_31);

  reset_before_sync <= reset_cm OR reset_internal;

  Index_sig_signed <= signed(Index_sig);

  Index_tmp <= unsigned(Index_sig_signed);

  Index <= std_logic_vector(Index_tmp);

  voltages_3_sig_signed <= signed(voltages_3_sig);

  voltages_2_sig_signed <= signed(voltages_2_sig);

  voltages_1_sig_signed <= signed(voltages_1_sig);

  voltages_0_sig_signed <= signed(voltages_0_sig);

  voltages_tmp <= unsigned(voltages_3_sig_signed) & unsigned(voltages_2_sig_signed) & unsigned(voltages_1_sig_signed) & unsigned(voltages_0_sig_signed);

  voltages <= std_logic_vector(voltages_tmp);

  done <= done_sig;

  done_complete <= done_complete_sig;

  AXI4_Lite_BRESP <= AXI4_Lite_BRESP_tmp;

  AXI4_Lite_RDATA <= AXI4_Lite_RDATA_tmp;

  AXI4_Lite_RRESP <= AXI4_Lite_RRESP_tmp;

END rtl;

