ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"stm32f4xx_hal_msp.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
  20              		.section	.text.HAL_MspInit,"ax",%progbits
  21              		.align	1
  22              		.global	HAL_MspInit
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	HAL_MspInit:
  28              	.LFB134:
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_spi1_tx;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_rx;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_uart5_tx;
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_rx;
  34:Core/Src/stm32f4xx_hal_msp.c **** 
  35:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_usart6_tx;
  36:Core/Src/stm32f4xx_hal_msp.c **** 
  37:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  38:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  39:Core/Src/stm32f4xx_hal_msp.c **** 
  40:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  41:Core/Src/stm32f4xx_hal_msp.c **** 
  42:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  43:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  44:Core/Src/stm32f4xx_hal_msp.c **** 
  45:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  46:Core/Src/stm32f4xx_hal_msp.c **** 
  47:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  48:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  49:Core/Src/stm32f4xx_hal_msp.c **** 
  50:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  51:Core/Src/stm32f4xx_hal_msp.c **** 
  52:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  53:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  54:Core/Src/stm32f4xx_hal_msp.c **** 
  55:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  56:Core/Src/stm32f4xx_hal_msp.c **** 
  57:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  61:Core/Src/stm32f4xx_hal_msp.c **** 
  62:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** /**
  71:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  72:Core/Src/stm32f4xx_hal_msp.c ****   */
  73:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  74:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 74 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              		.cfi_def_cfa_offset 8
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 3


  36              		.loc 1 80 3 view .LVU1
  37              	.LBB2:
  38              		.loc 1 80 3 view .LVU2
  39 0002 0021     		movs	r1, #0
  40 0004 0091     		str	r1, [sp]
  41              		.loc 1 80 3 view .LVU3
  42 0006 0B4B     		ldr	r3, .L3
  43 0008 5A6C     		ldr	r2, [r3, #68]
  44 000a 42F48042 		orr	r2, r2, #16384
  45 000e 5A64     		str	r2, [r3, #68]
  46              		.loc 1 80 3 view .LVU4
  47 0010 5A6C     		ldr	r2, [r3, #68]
  48 0012 02F48042 		and	r2, r2, #16384
  49 0016 0092     		str	r2, [sp]
  50              		.loc 1 80 3 view .LVU5
  51 0018 009A     		ldr	r2, [sp]
  52              	.LBE2:
  53              		.loc 1 80 3 view .LVU6
  81:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  54              		.loc 1 81 3 view .LVU7
  55              	.LBB3:
  56              		.loc 1 81 3 view .LVU8
  57 001a 0191     		str	r1, [sp, #4]
  58              		.loc 1 81 3 view .LVU9
  59 001c 1A6C     		ldr	r2, [r3, #64]
  60 001e 42F08052 		orr	r2, r2, #268435456
  61 0022 1A64     		str	r2, [r3, #64]
  62              		.loc 1 81 3 view .LVU10
  63 0024 1B6C     		ldr	r3, [r3, #64]
  64 0026 03F08053 		and	r3, r3, #268435456
  65 002a 0193     		str	r3, [sp, #4]
  66              		.loc 1 81 3 view .LVU11
  67 002c 019B     		ldr	r3, [sp, #4]
  68              	.LBE3:
  69              		.loc 1 81 3 view .LVU12
  82:Core/Src/stm32f4xx_hal_msp.c **** 
  83:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  84:Core/Src/stm32f4xx_hal_msp.c **** 
  85:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  86:Core/Src/stm32f4xx_hal_msp.c **** 
  87:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  88:Core/Src/stm32f4xx_hal_msp.c **** }
  70              		.loc 1 88 1 is_stmt 0 view .LVU13
  71 002e 02B0     		add	sp, sp, #8
  72              		.cfi_def_cfa_offset 0
  73              		@ sp needed
  74 0030 7047     		bx	lr
  75              	.L4:
  76 0032 00BF     		.align	2
  77              	.L3:
  78 0034 00380240 		.word	1073887232
  79              		.cfi_endproc
  80              	.LFE134:
  82              		.section	.text.HAL_RTC_MspInit,"ax",%progbits
  83              		.align	1
  84              		.global	HAL_RTC_MspInit
  85              		.syntax unified
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 4


  86              		.thumb
  87              		.thumb_func
  89              	HAL_RTC_MspInit:
  90              	.LVL0:
  91              	.LFB135:
  89:Core/Src/stm32f4xx_hal_msp.c **** 
  90:Core/Src/stm32f4xx_hal_msp.c **** /**
  91:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP Initialization
  92:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  93:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
  94:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  95:Core/Src/stm32f4xx_hal_msp.c **** */
  96:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
  97:Core/Src/stm32f4xx_hal_msp.c **** {
  92              		.loc 1 97 1 is_stmt 1 view -0
  93              		.cfi_startproc
  94              		@ args = 0, pretend = 0, frame = 88
  95              		@ frame_needed = 0, uses_anonymous_args = 0
  96              		.loc 1 97 1 is_stmt 0 view .LVU15
  97 0000 10B5     		push	{r4, lr}
  98              		.cfi_def_cfa_offset 8
  99              		.cfi_offset 4, -8
 100              		.cfi_offset 14, -4
 101 0002 96B0     		sub	sp, sp, #88
 102              		.cfi_def_cfa_offset 96
 103 0004 0446     		mov	r4, r0
  98:Core/Src/stm32f4xx_hal_msp.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 104              		.loc 1 98 3 is_stmt 1 view .LVU16
 105              		.loc 1 98 28 is_stmt 0 view .LVU17
 106 0006 5822     		movs	r2, #88
 107 0008 0021     		movs	r1, #0
 108 000a 6846     		mov	r0, sp
 109              	.LVL1:
 110              		.loc 1 98 28 view .LVU18
 111 000c FFF7FEFF 		bl	memset
 112              	.LVL2:
  99:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 113              		.loc 1 99 3 is_stmt 1 view .LVU19
 114              		.loc 1 99 10 is_stmt 0 view .LVU20
 115 0010 2268     		ldr	r2, [r4]
 116              		.loc 1 99 5 view .LVU21
 117 0012 0B4B     		ldr	r3, .L11
 118 0014 9A42     		cmp	r2, r3
 119 0016 01D0     		beq	.L9
 120              	.L5:
 100:Core/Src/stm32f4xx_hal_msp.c ****   {
 101:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 0 */
 102:Core/Src/stm32f4xx_hal_msp.c **** 
 103:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 0 */
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 105:Core/Src/stm32f4xx_hal_msp.c ****   /** Initializes the peripherals clock
 106:Core/Src/stm32f4xx_hal_msp.c ****   */
 107:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 108:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 109:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 110:Core/Src/stm32f4xx_hal_msp.c ****     {
 111:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 5


 112:Core/Src/stm32f4xx_hal_msp.c ****     }
 113:Core/Src/stm32f4xx_hal_msp.c **** 
 114:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 115:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_ENABLE();
 116:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****   }
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 122 1 view .LVU22
 122 0018 16B0     		add	sp, sp, #88
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 001a 10BD     		pop	{r4, pc}
 127              	.LVL3:
 128              	.L9:
 129              		.cfi_restore_state
 107:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 130              		.loc 1 107 5 is_stmt 1 view .LVU23
 107:Core/Src/stm32f4xx_hal_msp.c ****     PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 131              		.loc 1 107 46 is_stmt 0 view .LVU24
 132 001c 0823     		movs	r3, #8
 133 001e 0093     		str	r3, [sp]
 108:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 134              		.loc 1 108 5 is_stmt 1 view .LVU25
 108:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 135              		.loc 1 108 43 is_stmt 0 view .LVU26
 136 0020 4FF48073 		mov	r3, #256
 137 0024 0993     		str	r3, [sp, #36]
 109:Core/Src/stm32f4xx_hal_msp.c ****     {
 138              		.loc 1 109 5 is_stmt 1 view .LVU27
 109:Core/Src/stm32f4xx_hal_msp.c ****     {
 139              		.loc 1 109 9 is_stmt 0 view .LVU28
 140 0026 6846     		mov	r0, sp
 141 0028 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 142              	.LVL4:
 109:Core/Src/stm32f4xx_hal_msp.c ****     {
 143              		.loc 1 109 8 discriminator 1 view .LVU29
 144 002c 20B9     		cbnz	r0, .L10
 145              	.L7:
 115:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspInit 1 */
 146              		.loc 1 115 5 is_stmt 1 view .LVU30
 147 002e 054B     		ldr	r3, .L11+4
 148 0030 0122     		movs	r2, #1
 149 0032 C3F83C2E 		str	r2, [r3, #3644]
 150              		.loc 1 122 1 is_stmt 0 view .LVU31
 151 0036 EFE7     		b	.L5
 152              	.L10:
 111:Core/Src/stm32f4xx_hal_msp.c ****     }
 153              		.loc 1 111 7 is_stmt 1 view .LVU32
 154 0038 FFF7FEFF 		bl	Error_Handler
 155              	.LVL5:
 156 003c F7E7     		b	.L7
 157              	.L12:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 6


 158 003e 00BF     		.align	2
 159              	.L11:
 160 0040 00280040 		.word	1073752064
 161 0044 00004742 		.word	1111949312
 162              		.cfi_endproc
 163              	.LFE135:
 165              		.section	.text.HAL_RTC_MspDeInit,"ax",%progbits
 166              		.align	1
 167              		.global	HAL_RTC_MspDeInit
 168              		.syntax unified
 169              		.thumb
 170              		.thumb_func
 172              	HAL_RTC_MspDeInit:
 173              	.LVL6:
 174              	.LFB136:
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** /**
 125:Core/Src/stm32f4xx_hal_msp.c **** * @brief RTC MSP De-Initialization
 126:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 127:Core/Src/stm32f4xx_hal_msp.c **** * @param hrtc: RTC handle pointer
 128:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 129:Core/Src/stm32f4xx_hal_msp.c **** */
 130:Core/Src/stm32f4xx_hal_msp.c **** void HAL_RTC_MspDeInit(RTC_HandleTypeDef* hrtc)
 131:Core/Src/stm32f4xx_hal_msp.c **** {
 175              		.loc 1 131 1 view -0
 176              		.cfi_startproc
 177              		@ args = 0, pretend = 0, frame = 0
 178              		@ frame_needed = 0, uses_anonymous_args = 0
 179              		@ link register save eliminated.
 132:Core/Src/stm32f4xx_hal_msp.c ****   if(hrtc->Instance==RTC)
 180              		.loc 1 132 3 view .LVU34
 181              		.loc 1 132 10 is_stmt 0 view .LVU35
 182 0000 0268     		ldr	r2, [r0]
 183              		.loc 1 132 5 view .LVU36
 184 0002 044B     		ldr	r3, .L16
 185 0004 9A42     		cmp	r2, r3
 186 0006 00D0     		beq	.L15
 187              	.L13:
 133:Core/Src/stm32f4xx_hal_msp.c ****   {
 134:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 0 */
 135:Core/Src/stm32f4xx_hal_msp.c **** 
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 0 */
 137:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 138:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_RTC_DISABLE();
 139:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 141:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END RTC_MspDeInit 1 */
 142:Core/Src/stm32f4xx_hal_msp.c ****   }
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 144:Core/Src/stm32f4xx_hal_msp.c **** }
 188              		.loc 1 144 1 view .LVU37
 189 0008 7047     		bx	lr
 190              	.L15:
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN RTC_MspDeInit 1 */
 191              		.loc 1 138 5 is_stmt 1 view .LVU38
 192 000a 034B     		ldr	r3, .L16+4
 193 000c 0022     		movs	r2, #0
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 7


 194 000e C3F83C2E 		str	r2, [r3, #3644]
 195              		.loc 1 144 1 is_stmt 0 view .LVU39
 196 0012 F9E7     		b	.L13
 197              	.L17:
 198              		.align	2
 199              	.L16:
 200 0014 00280040 		.word	1073752064
 201 0018 00004742 		.word	1111949312
 202              		.cfi_endproc
 203              	.LFE136:
 205              		.section	.text.HAL_SPI_MspInit,"ax",%progbits
 206              		.align	1
 207              		.global	HAL_SPI_MspInit
 208              		.syntax unified
 209              		.thumb
 210              		.thumb_func
 212              	HAL_SPI_MspInit:
 213              	.LVL7:
 214              	.LFB137:
 145:Core/Src/stm32f4xx_hal_msp.c **** 
 146:Core/Src/stm32f4xx_hal_msp.c **** /**
 147:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP Initialization
 148:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 149:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 150:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 151:Core/Src/stm32f4xx_hal_msp.c **** */
 152:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
 153:Core/Src/stm32f4xx_hal_msp.c **** {
 215              		.loc 1 153 1 is_stmt 1 view -0
 216              		.cfi_startproc
 217              		@ args = 0, pretend = 0, frame = 40
 218              		@ frame_needed = 0, uses_anonymous_args = 0
 219              		.loc 1 153 1 is_stmt 0 view .LVU41
 220 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 221              		.cfi_def_cfa_offset 20
 222              		.cfi_offset 4, -20
 223              		.cfi_offset 5, -16
 224              		.cfi_offset 6, -12
 225              		.cfi_offset 7, -8
 226              		.cfi_offset 14, -4
 227 0002 8BB0     		sub	sp, sp, #44
 228              		.cfi_def_cfa_offset 64
 154:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 229              		.loc 1 154 3 is_stmt 1 view .LVU42
 230              		.loc 1 154 20 is_stmt 0 view .LVU43
 231 0004 0023     		movs	r3, #0
 232 0006 0593     		str	r3, [sp, #20]
 233 0008 0693     		str	r3, [sp, #24]
 234 000a 0793     		str	r3, [sp, #28]
 235 000c 0893     		str	r3, [sp, #32]
 236 000e 0993     		str	r3, [sp, #36]
 155:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 237              		.loc 1 155 3 is_stmt 1 view .LVU44
 238              		.loc 1 155 10 is_stmt 0 view .LVU45
 239 0010 0368     		ldr	r3, [r0]
 240              		.loc 1 155 5 view .LVU46
 241 0012 3F4A     		ldr	r2, .L26
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 8


 242 0014 9342     		cmp	r3, r2
 243 0016 04D0     		beq	.L23
 156:Core/Src/stm32f4xx_hal_msp.c ****   {
 157:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 0 */
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 159:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 0 */
 160:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 161:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_ENABLE();
 162:Core/Src/stm32f4xx_hal_msp.c **** 
 163:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 164:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 165:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 166:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 167:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 168:Core/Src/stm32f4xx_hal_msp.c ****     */
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 173:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 175:Core/Src/stm32f4xx_hal_msp.c **** 
 176:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA Init */
 177:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1_TX Init */
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Instance = DMA2_Stream2;
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 187:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 188:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 189:Core/Src/stm32f4xx_hal_msp.c ****     {
 190:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 191:Core/Src/stm32f4xx_hal_msp.c ****     }
 192:Core/Src/stm32f4xx_hal_msp.c **** 
 193:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(hspi,hdmatx,hdma_spi1_tx);
 194:Core/Src/stm32f4xx_hal_msp.c **** 
 195:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspInit 1 */
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 197:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspInit 1 */
 198:Core/Src/stm32f4xx_hal_msp.c ****   }
 199:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 244              		.loc 1 199 8 is_stmt 1 view .LVU47
 245              		.loc 1 199 10 is_stmt 0 view .LVU48
 246 0018 3E4A     		ldr	r2, .L26+4
 247 001a 9342     		cmp	r3, r2
 248 001c 3FD0     		beq	.L24
 249              	.LVL8:
 250              	.L18:
 200:Core/Src/stm32f4xx_hal_msp.c ****   {
 201:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 0 */
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 203:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 0 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 9


 204:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 205:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_ENABLE();
 206:Core/Src/stm32f4xx_hal_msp.c **** 
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 209:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 210:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 211:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 212:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 213:Core/Src/stm32f4xx_hal_msp.c ****     */
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 218:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 219:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 225:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 226:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspInit 1 */
 229:Core/Src/stm32f4xx_hal_msp.c **** 
 230:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspInit 1 */
 231:Core/Src/stm32f4xx_hal_msp.c ****   }
 232:Core/Src/stm32f4xx_hal_msp.c **** 
 233:Core/Src/stm32f4xx_hal_msp.c **** }
 251              		.loc 1 233 1 view .LVU49
 252 001e 0BB0     		add	sp, sp, #44
 253              		.cfi_remember_state
 254              		.cfi_def_cfa_offset 20
 255              		@ sp needed
 256 0020 F0BD     		pop	{r4, r5, r6, r7, pc}
 257              	.LVL9:
 258              	.L23:
 259              		.cfi_restore_state
 260              		.loc 1 233 1 view .LVU50
 261 0022 0446     		mov	r4, r0
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 262              		.loc 1 161 5 is_stmt 1 view .LVU51
 263              	.LBB4:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 264              		.loc 1 161 5 view .LVU52
 265 0024 0025     		movs	r5, #0
 266 0026 0095     		str	r5, [sp]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 267              		.loc 1 161 5 view .LVU53
 268 0028 3B4B     		ldr	r3, .L26+8
 269 002a 5A6C     		ldr	r2, [r3, #68]
 270 002c 42F48052 		orr	r2, r2, #4096
 271 0030 5A64     		str	r2, [r3, #68]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 161 5 view .LVU54
 273 0032 5A6C     		ldr	r2, [r3, #68]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 10


 274 0034 02F48052 		and	r2, r2, #4096
 275 0038 0092     		str	r2, [sp]
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 161 5 view .LVU55
 277 003a 009A     		ldr	r2, [sp]
 278              	.LBE4:
 161:Core/Src/stm32f4xx_hal_msp.c **** 
 279              		.loc 1 161 5 view .LVU56
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 280              		.loc 1 163 5 view .LVU57
 281              	.LBB5:
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 282              		.loc 1 163 5 view .LVU58
 283 003c 0195     		str	r5, [sp, #4]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 284              		.loc 1 163 5 view .LVU59
 285 003e 1A6B     		ldr	r2, [r3, #48]
 286 0040 42F00102 		orr	r2, r2, #1
 287 0044 1A63     		str	r2, [r3, #48]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 288              		.loc 1 163 5 view .LVU60
 289 0046 1B6B     		ldr	r3, [r3, #48]
 290 0048 03F00103 		and	r3, r3, #1
 291 004c 0193     		str	r3, [sp, #4]
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 292              		.loc 1 163 5 view .LVU61
 293 004e 019B     		ldr	r3, [sp, #4]
 294              	.LBE5:
 163:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 295              		.loc 1 163 5 view .LVU62
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 296              		.loc 1 169 5 view .LVU63
 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 169 25 is_stmt 0 view .LVU64
 298 0050 B023     		movs	r3, #176
 299 0052 0593     		str	r3, [sp, #20]
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 170 5 is_stmt 1 view .LVU65
 170:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 301              		.loc 1 170 26 is_stmt 0 view .LVU66
 302 0054 0223     		movs	r3, #2
 303 0056 0693     		str	r3, [sp, #24]
 171:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 304              		.loc 1 171 5 is_stmt 1 view .LVU67
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 305              		.loc 1 172 5 view .LVU68
 172:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 306              		.loc 1 172 27 is_stmt 0 view .LVU69
 307 0058 0323     		movs	r3, #3
 308 005a 0893     		str	r3, [sp, #32]
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 309              		.loc 1 173 5 is_stmt 1 view .LVU70
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 310              		.loc 1 173 31 is_stmt 0 view .LVU71
 311 005c 0523     		movs	r3, #5
 312 005e 0993     		str	r3, [sp, #36]
 174:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 11


 313              		.loc 1 174 5 is_stmt 1 view .LVU72
 314 0060 05A9     		add	r1, sp, #20
 315 0062 2E48     		ldr	r0, .L26+12
 316              	.LVL10:
 174:Core/Src/stm32f4xx_hal_msp.c **** 
 317              		.loc 1 174 5 is_stmt 0 view .LVU73
 318 0064 FFF7FEFF 		bl	HAL_GPIO_Init
 319              	.LVL11:
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 320              		.loc 1 178 5 is_stmt 1 view .LVU74
 178:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Channel = DMA_CHANNEL_2;
 321              		.loc 1 178 27 is_stmt 0 view .LVU75
 322 0068 2D48     		ldr	r0, .L26+16
 323 006a 2E4B     		ldr	r3, .L26+20
 324 006c 0360     		str	r3, [r0]
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 325              		.loc 1 179 5 is_stmt 1 view .LVU76
 179:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 326              		.loc 1 179 31 is_stmt 0 view .LVU77
 327 006e 4FF08063 		mov	r3, #67108864
 328 0072 4360     		str	r3, [r0, #4]
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 329              		.loc 1 180 5 is_stmt 1 view .LVU78
 180:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 330              		.loc 1 180 33 is_stmt 0 view .LVU79
 331 0074 4023     		movs	r3, #64
 332 0076 8360     		str	r3, [r0, #8]
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 333              		.loc 1 181 5 is_stmt 1 view .LVU80
 181:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 334              		.loc 1 181 33 is_stmt 0 view .LVU81
 335 0078 C560     		str	r5, [r0, #12]
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 336              		.loc 1 182 5 is_stmt 1 view .LVU82
 182:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 337              		.loc 1 182 30 is_stmt 0 view .LVU83
 338 007a 4FF48063 		mov	r3, #1024
 339 007e 0361     		str	r3, [r0, #16]
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 340              		.loc 1 183 5 is_stmt 1 view .LVU84
 183:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 341              		.loc 1 183 43 is_stmt 0 view .LVU85
 342 0080 4561     		str	r5, [r0, #20]
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 343              		.loc 1 184 5 is_stmt 1 view .LVU86
 184:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 344              		.loc 1 184 40 is_stmt 0 view .LVU87
 345 0082 8561     		str	r5, [r0, #24]
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 346              		.loc 1 185 5 is_stmt 1 view .LVU88
 185:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 347              		.loc 1 185 28 is_stmt 0 view .LVU89
 348 0084 C561     		str	r5, [r0, #28]
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 349              		.loc 1 186 5 is_stmt 1 view .LVU90
 186:Core/Src/stm32f4xx_hal_msp.c ****     hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 350              		.loc 1 186 32 is_stmt 0 view .LVU91
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 12


 351 0086 0562     		str	r5, [r0, #32]
 187:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 352              		.loc 1 187 5 is_stmt 1 view .LVU92
 187:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 353              		.loc 1 187 32 is_stmt 0 view .LVU93
 354 0088 4562     		str	r5, [r0, #36]
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 355              		.loc 1 188 5 is_stmt 1 view .LVU94
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 356              		.loc 1 188 9 is_stmt 0 view .LVU95
 357 008a FFF7FEFF 		bl	HAL_DMA_Init
 358              	.LVL12:
 188:Core/Src/stm32f4xx_hal_msp.c ****     {
 359              		.loc 1 188 8 discriminator 1 view .LVU96
 360 008e 18B9     		cbnz	r0, .L25
 361              	.L20:
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 362              		.loc 1 193 5 is_stmt 1 view .LVU97
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 363              		.loc 1 193 5 view .LVU98
 364 0090 234B     		ldr	r3, .L26+16
 365 0092 A364     		str	r3, [r4, #72]
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 366              		.loc 1 193 5 view .LVU99
 367 0094 9C63     		str	r4, [r3, #56]
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 368              		.loc 1 193 5 view .LVU100
 369 0096 C2E7     		b	.L18
 370              	.L25:
 190:Core/Src/stm32f4xx_hal_msp.c ****     }
 371              		.loc 1 190 7 view .LVU101
 372 0098 FFF7FEFF 		bl	Error_Handler
 373              	.LVL13:
 374 009c F8E7     		b	.L20
 375              	.LVL14:
 376              	.L24:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 377              		.loc 1 205 5 view .LVU102
 378              	.LBB6:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 379              		.loc 1 205 5 view .LVU103
 380 009e 0024     		movs	r4, #0
 381 00a0 0294     		str	r4, [sp, #8]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 382              		.loc 1 205 5 view .LVU104
 383 00a2 1D4B     		ldr	r3, .L26+8
 384 00a4 1A6C     		ldr	r2, [r3, #64]
 385 00a6 42F48042 		orr	r2, r2, #16384
 386 00aa 1A64     		str	r2, [r3, #64]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 387              		.loc 1 205 5 view .LVU105
 388 00ac 1A6C     		ldr	r2, [r3, #64]
 389 00ae 02F48042 		and	r2, r2, #16384
 390 00b2 0292     		str	r2, [sp, #8]
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 391              		.loc 1 205 5 view .LVU106
 392 00b4 029A     		ldr	r2, [sp, #8]
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 13


 393              	.LBE6:
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 394              		.loc 1 205 5 view .LVU107
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 395              		.loc 1 207 5 view .LVU108
 396              	.LBB7:
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 397              		.loc 1 207 5 view .LVU109
 398 00b6 0394     		str	r4, [sp, #12]
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 399              		.loc 1 207 5 view .LVU110
 400 00b8 1A6B     		ldr	r2, [r3, #48]
 401 00ba 42F00402 		orr	r2, r2, #4
 402 00be 1A63     		str	r2, [r3, #48]
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 403              		.loc 1 207 5 view .LVU111
 404 00c0 1A6B     		ldr	r2, [r3, #48]
 405 00c2 02F00402 		and	r2, r2, #4
 406 00c6 0392     		str	r2, [sp, #12]
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 407              		.loc 1 207 5 view .LVU112
 408 00c8 039A     		ldr	r2, [sp, #12]
 409              	.LBE7:
 207:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 410              		.loc 1 207 5 view .LVU113
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 411              		.loc 1 208 5 view .LVU114
 412              	.LBB8:
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 413              		.loc 1 208 5 view .LVU115
 414 00ca 0494     		str	r4, [sp, #16]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 415              		.loc 1 208 5 view .LVU116
 416 00cc 1A6B     		ldr	r2, [r3, #48]
 417 00ce 42F00202 		orr	r2, r2, #2
 418 00d2 1A63     		str	r2, [r3, #48]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 419              		.loc 1 208 5 view .LVU117
 420 00d4 1B6B     		ldr	r3, [r3, #48]
 421 00d6 03F00203 		and	r3, r3, #2
 422 00da 0493     		str	r3, [sp, #16]
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 423              		.loc 1 208 5 view .LVU118
 424 00dc 049B     		ldr	r3, [sp, #16]
 425              	.LBE8:
 208:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 426              		.loc 1 208 5 view .LVU119
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 427              		.loc 1 214 5 view .LVU120
 214:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 428              		.loc 1 214 25 is_stmt 0 view .LVU121
 429 00de 0C23     		movs	r3, #12
 430 00e0 0593     		str	r3, [sp, #20]
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 431              		.loc 1 215 5 is_stmt 1 view .LVU122
 215:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 432              		.loc 1 215 26 is_stmt 0 view .LVU123
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 14


 433 00e2 0227     		movs	r7, #2
 434 00e4 0697     		str	r7, [sp, #24]
 216:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 435              		.loc 1 216 5 is_stmt 1 view .LVU124
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 436              		.loc 1 217 5 view .LVU125
 217:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 437              		.loc 1 217 27 is_stmt 0 view .LVU126
 438 00e6 0326     		movs	r6, #3
 439 00e8 0896     		str	r6, [sp, #32]
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 440              		.loc 1 218 5 is_stmt 1 view .LVU127
 218:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 441              		.loc 1 218 31 is_stmt 0 view .LVU128
 442 00ea 0525     		movs	r5, #5
 443 00ec 0995     		str	r5, [sp, #36]
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 444              		.loc 1 219 5 is_stmt 1 view .LVU129
 445 00ee 05A9     		add	r1, sp, #20
 446 00f0 0D48     		ldr	r0, .L26+24
 447              	.LVL15:
 219:Core/Src/stm32f4xx_hal_msp.c **** 
 448              		.loc 1 219 5 is_stmt 0 view .LVU130
 449 00f2 FFF7FEFF 		bl	HAL_GPIO_Init
 450              	.LVL16:
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 451              		.loc 1 221 5 is_stmt 1 view .LVU131
 221:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 452              		.loc 1 221 25 is_stmt 0 view .LVU132
 453 00f6 4FF48063 		mov	r3, #1024
 454 00fa 0593     		str	r3, [sp, #20]
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 455              		.loc 1 222 5 is_stmt 1 view .LVU133
 222:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 456              		.loc 1 222 26 is_stmt 0 view .LVU134
 457 00fc 0697     		str	r7, [sp, #24]
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 458              		.loc 1 223 5 is_stmt 1 view .LVU135
 223:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 459              		.loc 1 223 26 is_stmt 0 view .LVU136
 460 00fe 0794     		str	r4, [sp, #28]
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 461              		.loc 1 224 5 is_stmt 1 view .LVU137
 224:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 462              		.loc 1 224 27 is_stmt 0 view .LVU138
 463 0100 0896     		str	r6, [sp, #32]
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 464              		.loc 1 225 5 is_stmt 1 view .LVU139
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 465              		.loc 1 225 31 is_stmt 0 view .LVU140
 466 0102 0995     		str	r5, [sp, #36]
 226:Core/Src/stm32f4xx_hal_msp.c **** 
 467              		.loc 1 226 5 is_stmt 1 view .LVU141
 468 0104 05A9     		add	r1, sp, #20
 469 0106 0948     		ldr	r0, .L26+28
 470 0108 FFF7FEFF 		bl	HAL_GPIO_Init
 471              	.LVL17:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 15


 472              		.loc 1 233 1 is_stmt 0 view .LVU142
 473 010c 87E7     		b	.L18
 474              	.L27:
 475 010e 00BF     		.align	2
 476              	.L26:
 477 0110 00300140 		.word	1073819648
 478 0114 00380040 		.word	1073756160
 479 0118 00380240 		.word	1073887232
 480 011c 00000240 		.word	1073872896
 481 0120 00000000 		.word	hdma_spi1_tx
 482 0124 40640240 		.word	1073898560
 483 0128 00080240 		.word	1073874944
 484 012c 00040240 		.word	1073873920
 485              		.cfi_endproc
 486              	.LFE137:
 488              		.section	.text.HAL_SPI_MspDeInit,"ax",%progbits
 489              		.align	1
 490              		.global	HAL_SPI_MspDeInit
 491              		.syntax unified
 492              		.thumb
 493              		.thumb_func
 495              	HAL_SPI_MspDeInit:
 496              	.LVL18:
 497              	.LFB138:
 234:Core/Src/stm32f4xx_hal_msp.c **** 
 235:Core/Src/stm32f4xx_hal_msp.c **** /**
 236:Core/Src/stm32f4xx_hal_msp.c **** * @brief SPI MSP De-Initialization
 237:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 238:Core/Src/stm32f4xx_hal_msp.c **** * @param hspi: SPI handle pointer
 239:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 240:Core/Src/stm32f4xx_hal_msp.c **** */
 241:Core/Src/stm32f4xx_hal_msp.c **** void HAL_SPI_MspDeInit(SPI_HandleTypeDef* hspi)
 242:Core/Src/stm32f4xx_hal_msp.c **** {
 498              		.loc 1 242 1 is_stmt 1 view -0
 499              		.cfi_startproc
 500              		@ args = 0, pretend = 0, frame = 0
 501              		@ frame_needed = 0, uses_anonymous_args = 0
 502              		.loc 1 242 1 is_stmt 0 view .LVU144
 503 0000 10B5     		push	{r4, lr}
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 4, -8
 506              		.cfi_offset 14, -4
 243:Core/Src/stm32f4xx_hal_msp.c ****   if(hspi->Instance==SPI1)
 507              		.loc 1 243 3 is_stmt 1 view .LVU145
 508              		.loc 1 243 10 is_stmt 0 view .LVU146
 509 0002 0368     		ldr	r3, [r0]
 510              		.loc 1 243 5 view .LVU147
 511 0004 124A     		ldr	r2, .L34
 512 0006 9342     		cmp	r3, r2
 513 0008 03D0     		beq	.L32
 244:Core/Src/stm32f4xx_hal_msp.c ****   {
 245:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 0 */
 246:Core/Src/stm32f4xx_hal_msp.c **** 
 247:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 0 */
 248:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 249:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI1_CLK_DISABLE();
 250:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 16


 251:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI1 GPIO Configuration
 252:Core/Src/stm32f4xx_hal_msp.c ****     PA4     ------> SPI1_NSS
 253:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> SPI1_SCK
 254:Core/Src/stm32f4xx_hal_msp.c ****     PA7     ------> SPI1_MOSI
 255:Core/Src/stm32f4xx_hal_msp.c ****     */
 256:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7);
 257:Core/Src/stm32f4xx_hal_msp.c **** 
 258:Core/Src/stm32f4xx_hal_msp.c ****     /* SPI1 DMA DeInit */
 259:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(hspi->hdmatx);
 260:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 261:Core/Src/stm32f4xx_hal_msp.c **** 
 262:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI1_MspDeInit 1 */
 263:Core/Src/stm32f4xx_hal_msp.c ****   }
 264:Core/Src/stm32f4xx_hal_msp.c ****   else if(hspi->Instance==SPI2)
 514              		.loc 1 264 8 is_stmt 1 view .LVU148
 515              		.loc 1 264 10 is_stmt 0 view .LVU149
 516 000a 124A     		ldr	r2, .L34+4
 517 000c 9342     		cmp	r3, r2
 518 000e 0FD0     		beq	.L33
 519              	.LVL19:
 520              	.L28:
 265:Core/Src/stm32f4xx_hal_msp.c ****   {
 266:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 0 */
 267:Core/Src/stm32f4xx_hal_msp.c **** 
 268:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 0 */
 269:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 270:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_SPI2_CLK_DISABLE();
 271:Core/Src/stm32f4xx_hal_msp.c **** 
 272:Core/Src/stm32f4xx_hal_msp.c ****     /**SPI2 GPIO Configuration
 273:Core/Src/stm32f4xx_hal_msp.c ****     PC2     ------> SPI2_MISO
 274:Core/Src/stm32f4xx_hal_msp.c ****     PC3     ------> SPI2_MOSI
 275:Core/Src/stm32f4xx_hal_msp.c ****     PB10     ------> SPI2_SCK
 276:Core/Src/stm32f4xx_hal_msp.c ****     */
 277:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_2|GPIO_PIN_3);
 278:Core/Src/stm32f4xx_hal_msp.c **** 
 279:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 280:Core/Src/stm32f4xx_hal_msp.c **** 
 281:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI2_MspDeInit 1 */
 282:Core/Src/stm32f4xx_hal_msp.c **** 
 283:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END SPI2_MspDeInit 1 */
 284:Core/Src/stm32f4xx_hal_msp.c ****   }
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c **** }
 521              		.loc 1 286 1 view .LVU150
 522 0010 10BD     		pop	{r4, pc}
 523              	.LVL20:
 524              	.L32:
 525              		.loc 1 286 1 view .LVU151
 526 0012 0446     		mov	r4, r0
 249:Core/Src/stm32f4xx_hal_msp.c **** 
 527              		.loc 1 249 5 is_stmt 1 view .LVU152
 528 0014 02F58432 		add	r2, r2, #67584
 529 0018 536C     		ldr	r3, [r2, #68]
 530 001a 23F48053 		bic	r3, r3, #4096
 531 001e 5364     		str	r3, [r2, #68]
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 532              		.loc 1 256 5 view .LVU153
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 17


 533 0020 B021     		movs	r1, #176
 534 0022 0D48     		ldr	r0, .L34+8
 535              	.LVL21:
 256:Core/Src/stm32f4xx_hal_msp.c **** 
 536              		.loc 1 256 5 is_stmt 0 view .LVU154
 537 0024 FFF7FEFF 		bl	HAL_GPIO_DeInit
 538              	.LVL22:
 259:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN SPI1_MspDeInit 1 */
 539              		.loc 1 259 5 is_stmt 1 view .LVU155
 540 0028 A06C     		ldr	r0, [r4, #72]
 541 002a FFF7FEFF 		bl	HAL_DMA_DeInit
 542              	.LVL23:
 543 002e EFE7     		b	.L28
 544              	.LVL24:
 545              	.L33:
 270:Core/Src/stm32f4xx_hal_msp.c **** 
 546              		.loc 1 270 5 view .LVU156
 547 0030 02F50032 		add	r2, r2, #131072
 548 0034 136C     		ldr	r3, [r2, #64]
 549 0036 23F48043 		bic	r3, r3, #16384
 550 003a 1364     		str	r3, [r2, #64]
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 551              		.loc 1 277 5 view .LVU157
 552 003c 0C21     		movs	r1, #12
 553 003e 0748     		ldr	r0, .L34+12
 554              	.LVL25:
 277:Core/Src/stm32f4xx_hal_msp.c **** 
 555              		.loc 1 277 5 is_stmt 0 view .LVU158
 556 0040 FFF7FEFF 		bl	HAL_GPIO_DeInit
 557              	.LVL26:
 279:Core/Src/stm32f4xx_hal_msp.c **** 
 558              		.loc 1 279 5 is_stmt 1 view .LVU159
 559 0044 4FF48061 		mov	r1, #1024
 560 0048 0548     		ldr	r0, .L34+16
 561 004a FFF7FEFF 		bl	HAL_GPIO_DeInit
 562              	.LVL27:
 563              		.loc 1 286 1 is_stmt 0 view .LVU160
 564 004e DFE7     		b	.L28
 565              	.L35:
 566              		.align	2
 567              	.L34:
 568 0050 00300140 		.word	1073819648
 569 0054 00380040 		.word	1073756160
 570 0058 00000240 		.word	1073872896
 571 005c 00080240 		.word	1073874944
 572 0060 00040240 		.word	1073873920
 573              		.cfi_endproc
 574              	.LFE138:
 576              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 577              		.align	1
 578              		.global	HAL_UART_MspInit
 579              		.syntax unified
 580              		.thumb
 581              		.thumb_func
 583              	HAL_UART_MspInit:
 584              	.LVL28:
 585              	.LFB139:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 18


 287:Core/Src/stm32f4xx_hal_msp.c **** 
 288:Core/Src/stm32f4xx_hal_msp.c **** /**
 289:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 290:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 291:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 292:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 293:Core/Src/stm32f4xx_hal_msp.c **** */
 294:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 295:Core/Src/stm32f4xx_hal_msp.c **** {
 586              		.loc 1 295 1 is_stmt 1 view -0
 587              		.cfi_startproc
 588              		@ args = 0, pretend = 0, frame = 40
 589              		@ frame_needed = 0, uses_anonymous_args = 0
 590              		.loc 1 295 1 is_stmt 0 view .LVU162
 591 0000 30B5     		push	{r4, r5, lr}
 592              		.cfi_def_cfa_offset 12
 593              		.cfi_offset 4, -12
 594              		.cfi_offset 5, -8
 595              		.cfi_offset 14, -4
 596 0002 8BB0     		sub	sp, sp, #44
 597              		.cfi_def_cfa_offset 56
 598 0004 0446     		mov	r4, r0
 296:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 599              		.loc 1 296 3 is_stmt 1 view .LVU163
 600              		.loc 1 296 20 is_stmt 0 view .LVU164
 601 0006 0023     		movs	r3, #0
 602 0008 0593     		str	r3, [sp, #20]
 603 000a 0693     		str	r3, [sp, #24]
 604 000c 0793     		str	r3, [sp, #28]
 605 000e 0893     		str	r3, [sp, #32]
 606 0010 0993     		str	r3, [sp, #36]
 297:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 607              		.loc 1 297 3 is_stmt 1 view .LVU165
 608              		.loc 1 297 11 is_stmt 0 view .LVU166
 609 0012 0368     		ldr	r3, [r0]
 610              		.loc 1 297 5 view .LVU167
 611 0014 634A     		ldr	r2, .L50
 612 0016 9342     		cmp	r3, r2
 613 0018 04D0     		beq	.L44
 298:Core/Src/stm32f4xx_hal_msp.c ****   {
 299:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 0 */
 300:Core/Src/stm32f4xx_hal_msp.c **** 
 301:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 0 */
 302:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 303:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_ENABLE();
 304:Core/Src/stm32f4xx_hal_msp.c **** 
 305:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 306:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 307:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 308:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 309:Core/Src/stm32f4xx_hal_msp.c ****     */
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 314:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 315:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 19


 316:Core/Src/stm32f4xx_hal_msp.c **** 
 317:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA Init */
 318:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_RX Init */
 319:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Instance = DMA1_Stream0;
 320:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 321:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 322:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 328:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 329:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 330:Core/Src/stm32f4xx_hal_msp.c ****     {
 331:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 332:Core/Src/stm32f4xx_hal_msp.c ****     }
 333:Core/Src/stm32f4xx_hal_msp.c **** 
 334:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_uart5_rx);
 335:Core/Src/stm32f4xx_hal_msp.c **** 
 336:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5_TX Init */
 337:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Instance = DMA1_Stream7;
 338:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 346:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 347:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 348:Core/Src/stm32f4xx_hal_msp.c ****     {
 349:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 350:Core/Src/stm32f4xx_hal_msp.c ****     }
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_uart5_tx);
 353:Core/Src/stm32f4xx_hal_msp.c **** 
 354:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt Init */
 355:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 356:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 358:Core/Src/stm32f4xx_hal_msp.c **** 
 359:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspInit 1 */
 360:Core/Src/stm32f4xx_hal_msp.c ****   }
 361:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 614              		.loc 1 361 8 is_stmt 1 view .LVU168
 615              		.loc 1 361 10 is_stmt 0 view .LVU169
 616 001a 634A     		ldr	r2, .L50+4
 617 001c 9342     		cmp	r3, r2
 618 001e 61D0     		beq	.L45
 619              	.LVL29:
 620              	.L36:
 362:Core/Src/stm32f4xx_hal_msp.c ****   {
 363:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 0 */
 364:Core/Src/stm32f4xx_hal_msp.c **** 
 365:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 0 */
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 20


 366:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 367:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_ENABLE();
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 370:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 371:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 372:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
 373:Core/Src/stm32f4xx_hal_msp.c ****     */
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 375:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 379:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 380:Core/Src/stm32f4xx_hal_msp.c **** 
 381:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA Init */
 382:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_RX Init */
 383:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Instance = DMA2_Stream1;
 384:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 385:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 386:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 392:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 393:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 394:Core/Src/stm32f4xx_hal_msp.c ****     {
 395:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 396:Core/Src/stm32f4xx_hal_msp.c ****     }
 397:Core/Src/stm32f4xx_hal_msp.c **** 
 398:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmarx,hdma_usart6_rx);
 399:Core/Src/stm32f4xx_hal_msp.c **** 
 400:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6_TX Init */
 401:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Instance = DMA2_Stream6;
 402:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 403:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 404:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 410:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 411:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 412:Core/Src/stm32f4xx_hal_msp.c ****     {
 413:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 414:Core/Src/stm32f4xx_hal_msp.c ****     }
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(huart,hdmatx,hdma_usart6_tx);
 417:Core/Src/stm32f4xx_hal_msp.c **** 
 418:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt Init */
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 420:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 421:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 422:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 21


 423:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspInit 1 */
 424:Core/Src/stm32f4xx_hal_msp.c ****   }
 425:Core/Src/stm32f4xx_hal_msp.c **** 
 426:Core/Src/stm32f4xx_hal_msp.c **** }
 621              		.loc 1 426 1 view .LVU170
 622 0020 0BB0     		add	sp, sp, #44
 623              		.cfi_remember_state
 624              		.cfi_def_cfa_offset 12
 625              		@ sp needed
 626 0022 30BD     		pop	{r4, r5, pc}
 627              	.LVL30:
 628              	.L44:
 629              		.cfi_restore_state
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 630              		.loc 1 303 5 is_stmt 1 view .LVU171
 631              	.LBB9:
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 632              		.loc 1 303 5 view .LVU172
 633 0024 0025     		movs	r5, #0
 634 0026 0195     		str	r5, [sp, #4]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 635              		.loc 1 303 5 view .LVU173
 636 0028 604B     		ldr	r3, .L50+8
 637 002a 1A6C     		ldr	r2, [r3, #64]
 638 002c 42F48012 		orr	r2, r2, #1048576
 639 0030 1A64     		str	r2, [r3, #64]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 640              		.loc 1 303 5 view .LVU174
 641 0032 1A6C     		ldr	r2, [r3, #64]
 642 0034 02F48012 		and	r2, r2, #1048576
 643 0038 0192     		str	r2, [sp, #4]
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 644              		.loc 1 303 5 view .LVU175
 645 003a 019A     		ldr	r2, [sp, #4]
 646              	.LBE9:
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 647              		.loc 1 303 5 view .LVU176
 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 648              		.loc 1 305 5 view .LVU177
 649              	.LBB10:
 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 650              		.loc 1 305 5 view .LVU178
 651 003c 0295     		str	r5, [sp, #8]
 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 652              		.loc 1 305 5 view .LVU179
 653 003e 1A6B     		ldr	r2, [r3, #48]
 654 0040 42F00202 		orr	r2, r2, #2
 655 0044 1A63     		str	r2, [r3, #48]
 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 656              		.loc 1 305 5 view .LVU180
 657 0046 1B6B     		ldr	r3, [r3, #48]
 658 0048 03F00203 		and	r3, r3, #2
 659 004c 0293     		str	r3, [sp, #8]
 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 660              		.loc 1 305 5 view .LVU181
 661 004e 029B     		ldr	r3, [sp, #8]
 662              	.LBE10:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 22


 305:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 663              		.loc 1 305 5 view .LVU182
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 664              		.loc 1 310 5 view .LVU183
 310:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 665              		.loc 1 310 25 is_stmt 0 view .LVU184
 666 0050 4FF44053 		mov	r3, #12288
 667 0054 0593     		str	r3, [sp, #20]
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 668              		.loc 1 311 5 is_stmt 1 view .LVU185
 311:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 669              		.loc 1 311 26 is_stmt 0 view .LVU186
 670 0056 0223     		movs	r3, #2
 671 0058 0693     		str	r3, [sp, #24]
 312:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 672              		.loc 1 312 5 is_stmt 1 view .LVU187
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 673              		.loc 1 313 5 view .LVU188
 313:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_UART5;
 674              		.loc 1 313 27 is_stmt 0 view .LVU189
 675 005a 0323     		movs	r3, #3
 676 005c 0893     		str	r3, [sp, #32]
 314:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 677              		.loc 1 314 5 is_stmt 1 view .LVU190
 314:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 678              		.loc 1 314 31 is_stmt 0 view .LVU191
 679 005e 0B23     		movs	r3, #11
 680 0060 0993     		str	r3, [sp, #36]
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 681              		.loc 1 315 5 is_stmt 1 view .LVU192
 682 0062 05A9     		add	r1, sp, #20
 683 0064 5248     		ldr	r0, .L50+12
 684              	.LVL31:
 315:Core/Src/stm32f4xx_hal_msp.c **** 
 685              		.loc 1 315 5 is_stmt 0 view .LVU193
 686 0066 FFF7FEFF 		bl	HAL_GPIO_Init
 687              	.LVL32:
 319:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 688              		.loc 1 319 5 is_stmt 1 view .LVU194
 319:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Channel = DMA_CHANNEL_4;
 689              		.loc 1 319 28 is_stmt 0 view .LVU195
 690 006a 5248     		ldr	r0, .L50+16
 691 006c 524B     		ldr	r3, .L50+20
 692 006e 0360     		str	r3, [r0]
 320:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 693              		.loc 1 320 5 is_stmt 1 view .LVU196
 320:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 694              		.loc 1 320 32 is_stmt 0 view .LVU197
 695 0070 4FF00063 		mov	r3, #134217728
 696 0074 4360     		str	r3, [r0, #4]
 321:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 697              		.loc 1 321 5 is_stmt 1 view .LVU198
 321:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 698              		.loc 1 321 34 is_stmt 0 view .LVU199
 699 0076 8560     		str	r5, [r0, #8]
 322:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 700              		.loc 1 322 5 is_stmt 1 view .LVU200
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 23


 322:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemInc = DMA_MINC_ENABLE;
 701              		.loc 1 322 34 is_stmt 0 view .LVU201
 702 0078 C560     		str	r5, [r0, #12]
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 703              		.loc 1 323 5 is_stmt 1 view .LVU202
 323:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 704              		.loc 1 323 31 is_stmt 0 view .LVU203
 705 007a 4FF48063 		mov	r3, #1024
 706 007e 0361     		str	r3, [r0, #16]
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 707              		.loc 1 324 5 is_stmt 1 view .LVU204
 324:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 708              		.loc 1 324 44 is_stmt 0 view .LVU205
 709 0080 4561     		str	r5, [r0, #20]
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 710              		.loc 1 325 5 is_stmt 1 view .LVU206
 325:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Mode = DMA_NORMAL;
 711              		.loc 1 325 41 is_stmt 0 view .LVU207
 712 0082 8561     		str	r5, [r0, #24]
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 713              		.loc 1 326 5 is_stmt 1 view .LVU208
 326:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.Priority = DMA_PRIORITY_LOW;
 714              		.loc 1 326 29 is_stmt 0 view .LVU209
 715 0084 C561     		str	r5, [r0, #28]
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 716              		.loc 1 327 5 is_stmt 1 view .LVU210
 327:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 717              		.loc 1 327 33 is_stmt 0 view .LVU211
 718 0086 0562     		str	r5, [r0, #32]
 328:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 719              		.loc 1 328 5 is_stmt 1 view .LVU212
 328:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_rx) != HAL_OK)
 720              		.loc 1 328 33 is_stmt 0 view .LVU213
 721 0088 4562     		str	r5, [r0, #36]
 329:Core/Src/stm32f4xx_hal_msp.c ****     {
 722              		.loc 1 329 5 is_stmt 1 view .LVU214
 329:Core/Src/stm32f4xx_hal_msp.c ****     {
 723              		.loc 1 329 9 is_stmt 0 view .LVU215
 724 008a FFF7FEFF 		bl	HAL_DMA_Init
 725              	.LVL33:
 329:Core/Src/stm32f4xx_hal_msp.c ****     {
 726              		.loc 1 329 8 discriminator 1 view .LVU216
 727 008e 18BB     		cbnz	r0, .L46
 728              	.L38:
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 729              		.loc 1 334 5 is_stmt 1 view .LVU217
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 730              		.loc 1 334 5 view .LVU218
 731 0090 484B     		ldr	r3, .L50+16
 732 0092 E363     		str	r3, [r4, #60]
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 733              		.loc 1 334 5 view .LVU219
 734 0094 9C63     		str	r4, [r3, #56]
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 735              		.loc 1 334 5 view .LVU220
 337:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 736              		.loc 1 337 5 view .LVU221
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 24


 337:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Channel = DMA_CHANNEL_8;
 737              		.loc 1 337 28 is_stmt 0 view .LVU222
 738 0096 4948     		ldr	r0, .L50+24
 739 0098 494B     		ldr	r3, .L50+28
 740 009a 0360     		str	r3, [r0]
 338:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 741              		.loc 1 338 5 is_stmt 1 view .LVU223
 338:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 742              		.loc 1 338 32 is_stmt 0 view .LVU224
 743 009c 4FF08053 		mov	r3, #268435456
 744 00a0 4360     		str	r3, [r0, #4]
 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 745              		.loc 1 339 5 is_stmt 1 view .LVU225
 339:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 746              		.loc 1 339 34 is_stmt 0 view .LVU226
 747 00a2 4023     		movs	r3, #64
 748 00a4 8360     		str	r3, [r0, #8]
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 749              		.loc 1 340 5 is_stmt 1 view .LVU227
 340:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemInc = DMA_MINC_ENABLE;
 750              		.loc 1 340 34 is_stmt 0 view .LVU228
 751 00a6 0023     		movs	r3, #0
 752 00a8 C360     		str	r3, [r0, #12]
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 753              		.loc 1 341 5 is_stmt 1 view .LVU229
 341:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 754              		.loc 1 341 31 is_stmt 0 view .LVU230
 755 00aa 4FF48062 		mov	r2, #1024
 756 00ae 0261     		str	r2, [r0, #16]
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 757              		.loc 1 342 5 is_stmt 1 view .LVU231
 342:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 758              		.loc 1 342 44 is_stmt 0 view .LVU232
 759 00b0 4361     		str	r3, [r0, #20]
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 760              		.loc 1 343 5 is_stmt 1 view .LVU233
 343:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Mode = DMA_NORMAL;
 761              		.loc 1 343 41 is_stmt 0 view .LVU234
 762 00b2 8361     		str	r3, [r0, #24]
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 763              		.loc 1 344 5 is_stmt 1 view .LVU235
 344:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.Priority = DMA_PRIORITY_LOW;
 764              		.loc 1 344 29 is_stmt 0 view .LVU236
 765 00b4 C361     		str	r3, [r0, #28]
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 766              		.loc 1 345 5 is_stmt 1 view .LVU237
 345:Core/Src/stm32f4xx_hal_msp.c ****     hdma_uart5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 767              		.loc 1 345 33 is_stmt 0 view .LVU238
 768 00b6 0362     		str	r3, [r0, #32]
 346:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 769              		.loc 1 346 5 is_stmt 1 view .LVU239
 346:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_uart5_tx) != HAL_OK)
 770              		.loc 1 346 33 is_stmt 0 view .LVU240
 771 00b8 4362     		str	r3, [r0, #36]
 347:Core/Src/stm32f4xx_hal_msp.c ****     {
 772              		.loc 1 347 5 is_stmt 1 view .LVU241
 347:Core/Src/stm32f4xx_hal_msp.c ****     {
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 25


 773              		.loc 1 347 9 is_stmt 0 view .LVU242
 774 00ba FFF7FEFF 		bl	HAL_DMA_Init
 775              	.LVL34:
 347:Core/Src/stm32f4xx_hal_msp.c ****     {
 776              		.loc 1 347 8 discriminator 1 view .LVU243
 777 00be 70B9     		cbnz	r0, .L47
 778              	.L39:
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 779              		.loc 1 352 5 is_stmt 1 view .LVU244
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 780              		.loc 1 352 5 view .LVU245
 781 00c0 3E4B     		ldr	r3, .L50+24
 782 00c2 A363     		str	r3, [r4, #56]
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 783              		.loc 1 352 5 view .LVU246
 784 00c4 9C63     		str	r4, [r3, #56]
 352:Core/Src/stm32f4xx_hal_msp.c **** 
 785              		.loc 1 352 5 view .LVU247
 355:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(UART5_IRQn);
 786              		.loc 1 355 5 view .LVU248
 787 00c6 0022     		movs	r2, #0
 788 00c8 1146     		mov	r1, r2
 789 00ca 3520     		movs	r0, #53
 790 00cc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 791              	.LVL35:
 356:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspInit 1 */
 792              		.loc 1 356 5 view .LVU249
 793 00d0 3520     		movs	r0, #53
 794 00d2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 795              	.LVL36:
 796 00d6 A3E7     		b	.L36
 797              	.L46:
 331:Core/Src/stm32f4xx_hal_msp.c ****     }
 798              		.loc 1 331 7 view .LVU250
 799 00d8 FFF7FEFF 		bl	Error_Handler
 800              	.LVL37:
 801 00dc D8E7     		b	.L38
 802              	.L47:
 349:Core/Src/stm32f4xx_hal_msp.c ****     }
 803              		.loc 1 349 7 view .LVU251
 804 00de FFF7FEFF 		bl	Error_Handler
 805              	.LVL38:
 806 00e2 EDE7     		b	.L39
 807              	.LVL39:
 808              	.L45:
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 809              		.loc 1 367 5 view .LVU252
 810              	.LBB11:
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 811              		.loc 1 367 5 view .LVU253
 812 00e4 0025     		movs	r5, #0
 813 00e6 0395     		str	r5, [sp, #12]
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 814              		.loc 1 367 5 view .LVU254
 815 00e8 304B     		ldr	r3, .L50+8
 816 00ea 5A6C     		ldr	r2, [r3, #68]
 817 00ec 42F02002 		orr	r2, r2, #32
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 26


 818 00f0 5A64     		str	r2, [r3, #68]
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 819              		.loc 1 367 5 view .LVU255
 820 00f2 5A6C     		ldr	r2, [r3, #68]
 821 00f4 02F02002 		and	r2, r2, #32
 822 00f8 0392     		str	r2, [sp, #12]
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 823              		.loc 1 367 5 view .LVU256
 824 00fa 039A     		ldr	r2, [sp, #12]
 825              	.LBE11:
 367:Core/Src/stm32f4xx_hal_msp.c **** 
 826              		.loc 1 367 5 view .LVU257
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 827              		.loc 1 369 5 view .LVU258
 828              	.LBB12:
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 829              		.loc 1 369 5 view .LVU259
 830 00fc 0495     		str	r5, [sp, #16]
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 831              		.loc 1 369 5 view .LVU260
 832 00fe 1A6B     		ldr	r2, [r3, #48]
 833 0100 42F00402 		orr	r2, r2, #4
 834 0104 1A63     		str	r2, [r3, #48]
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 835              		.loc 1 369 5 view .LVU261
 836 0106 1B6B     		ldr	r3, [r3, #48]
 837 0108 03F00403 		and	r3, r3, #4
 838 010c 0493     		str	r3, [sp, #16]
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 839              		.loc 1 369 5 view .LVU262
 840 010e 049B     		ldr	r3, [sp, #16]
 841              	.LBE12:
 369:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 842              		.loc 1 369 5 view .LVU263
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 843              		.loc 1 374 5 view .LVU264
 374:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 844              		.loc 1 374 25 is_stmt 0 view .LVU265
 845 0110 C023     		movs	r3, #192
 846 0112 0593     		str	r3, [sp, #20]
 375:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 847              		.loc 1 375 5 is_stmt 1 view .LVU266
 375:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 848              		.loc 1 375 26 is_stmt 0 view .LVU267
 849 0114 0223     		movs	r3, #2
 850 0116 0693     		str	r3, [sp, #24]
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 851              		.loc 1 376 5 is_stmt 1 view .LVU268
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 852              		.loc 1 377 5 view .LVU269
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 853              		.loc 1 377 27 is_stmt 0 view .LVU270
 854 0118 0323     		movs	r3, #3
 855 011a 0893     		str	r3, [sp, #32]
 378:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 856              		.loc 1 378 5 is_stmt 1 view .LVU271
 378:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 27


 857              		.loc 1 378 31 is_stmt 0 view .LVU272
 858 011c 0823     		movs	r3, #8
 859 011e 0993     		str	r3, [sp, #36]
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 860              		.loc 1 379 5 is_stmt 1 view .LVU273
 861 0120 05A9     		add	r1, sp, #20
 862 0122 2848     		ldr	r0, .L50+32
 863              	.LVL40:
 379:Core/Src/stm32f4xx_hal_msp.c **** 
 864              		.loc 1 379 5 is_stmt 0 view .LVU274
 865 0124 FFF7FEFF 		bl	HAL_GPIO_Init
 866              	.LVL41:
 383:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 867              		.loc 1 383 5 is_stmt 1 view .LVU275
 383:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Channel = DMA_CHANNEL_5;
 868              		.loc 1 383 29 is_stmt 0 view .LVU276
 869 0128 2748     		ldr	r0, .L50+36
 870 012a 284B     		ldr	r3, .L50+40
 871 012c 0360     		str	r3, [r0]
 384:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 872              		.loc 1 384 5 is_stmt 1 view .LVU277
 384:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 873              		.loc 1 384 33 is_stmt 0 view .LVU278
 874 012e 4FF02063 		mov	r3, #167772160
 875 0132 4360     		str	r3, [r0, #4]
 385:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 876              		.loc 1 385 5 is_stmt 1 view .LVU279
 385:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 877              		.loc 1 385 35 is_stmt 0 view .LVU280
 878 0134 8560     		str	r5, [r0, #8]
 386:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 879              		.loc 1 386 5 is_stmt 1 view .LVU281
 386:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemInc = DMA_MINC_ENABLE;
 880              		.loc 1 386 35 is_stmt 0 view .LVU282
 881 0136 C560     		str	r5, [r0, #12]
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 882              		.loc 1 387 5 is_stmt 1 view .LVU283
 387:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 883              		.loc 1 387 32 is_stmt 0 view .LVU284
 884 0138 4FF48063 		mov	r3, #1024
 885 013c 0361     		str	r3, [r0, #16]
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 886              		.loc 1 388 5 is_stmt 1 view .LVU285
 388:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 887              		.loc 1 388 45 is_stmt 0 view .LVU286
 888 013e 4561     		str	r5, [r0, #20]
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 889              		.loc 1 389 5 is_stmt 1 view .LVU287
 389:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Mode = DMA_NORMAL;
 890              		.loc 1 389 42 is_stmt 0 view .LVU288
 891 0140 8561     		str	r5, [r0, #24]
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 892              		.loc 1 390 5 is_stmt 1 view .LVU289
 390:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.Priority = DMA_PRIORITY_LOW;
 893              		.loc 1 390 30 is_stmt 0 view .LVU290
 894 0142 C561     		str	r5, [r0, #28]
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 28


 895              		.loc 1 391 5 is_stmt 1 view .LVU291
 391:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 896              		.loc 1 391 34 is_stmt 0 view .LVU292
 897 0144 0562     		str	r5, [r0, #32]
 392:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 898              		.loc 1 392 5 is_stmt 1 view .LVU293
 392:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_rx) != HAL_OK)
 899              		.loc 1 392 34 is_stmt 0 view .LVU294
 900 0146 4562     		str	r5, [r0, #36]
 393:Core/Src/stm32f4xx_hal_msp.c ****     {
 901              		.loc 1 393 5 is_stmt 1 view .LVU295
 393:Core/Src/stm32f4xx_hal_msp.c ****     {
 902              		.loc 1 393 9 is_stmt 0 view .LVU296
 903 0148 FFF7FEFF 		bl	HAL_DMA_Init
 904              	.LVL42:
 393:Core/Src/stm32f4xx_hal_msp.c ****     {
 905              		.loc 1 393 8 discriminator 1 view .LVU297
 906 014c 18BB     		cbnz	r0, .L48
 907              	.L41:
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 908              		.loc 1 398 5 is_stmt 1 view .LVU298
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 909              		.loc 1 398 5 view .LVU299
 910 014e 1E4B     		ldr	r3, .L50+36
 911 0150 E363     		str	r3, [r4, #60]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 912              		.loc 1 398 5 view .LVU300
 913 0152 9C63     		str	r4, [r3, #56]
 398:Core/Src/stm32f4xx_hal_msp.c **** 
 914              		.loc 1 398 5 view .LVU301
 401:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 915              		.loc 1 401 5 view .LVU302
 401:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Channel = DMA_CHANNEL_5;
 916              		.loc 1 401 29 is_stmt 0 view .LVU303
 917 0154 1E48     		ldr	r0, .L50+44
 918 0156 1F4B     		ldr	r3, .L50+48
 919 0158 0360     		str	r3, [r0]
 402:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 920              		.loc 1 402 5 is_stmt 1 view .LVU304
 402:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 921              		.loc 1 402 33 is_stmt 0 view .LVU305
 922 015a 4FF02063 		mov	r3, #167772160
 923 015e 4360     		str	r3, [r0, #4]
 403:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 924              		.loc 1 403 5 is_stmt 1 view .LVU306
 403:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 925              		.loc 1 403 35 is_stmt 0 view .LVU307
 926 0160 4023     		movs	r3, #64
 927 0162 8360     		str	r3, [r0, #8]
 404:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 928              		.loc 1 404 5 is_stmt 1 view .LVU308
 404:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemInc = DMA_MINC_ENABLE;
 929              		.loc 1 404 35 is_stmt 0 view .LVU309
 930 0164 0023     		movs	r3, #0
 931 0166 C360     		str	r3, [r0, #12]
 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 932              		.loc 1 405 5 is_stmt 1 view .LVU310
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 29


 405:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 933              		.loc 1 405 32 is_stmt 0 view .LVU311
 934 0168 4FF48062 		mov	r2, #1024
 935 016c 0261     		str	r2, [r0, #16]
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 936              		.loc 1 406 5 is_stmt 1 view .LVU312
 406:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 937              		.loc 1 406 45 is_stmt 0 view .LVU313
 938 016e 4361     		str	r3, [r0, #20]
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 939              		.loc 1 407 5 is_stmt 1 view .LVU314
 407:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Mode = DMA_NORMAL;
 940              		.loc 1 407 42 is_stmt 0 view .LVU315
 941 0170 8361     		str	r3, [r0, #24]
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 942              		.loc 1 408 5 is_stmt 1 view .LVU316
 408:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.Priority = DMA_PRIORITY_LOW;
 943              		.loc 1 408 30 is_stmt 0 view .LVU317
 944 0172 C361     		str	r3, [r0, #28]
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 945              		.loc 1 409 5 is_stmt 1 view .LVU318
 409:Core/Src/stm32f4xx_hal_msp.c ****     hdma_usart6_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 946              		.loc 1 409 34 is_stmt 0 view .LVU319
 947 0174 0362     		str	r3, [r0, #32]
 410:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 948              		.loc 1 410 5 is_stmt 1 view .LVU320
 410:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_usart6_tx) != HAL_OK)
 949              		.loc 1 410 34 is_stmt 0 view .LVU321
 950 0176 4362     		str	r3, [r0, #36]
 411:Core/Src/stm32f4xx_hal_msp.c ****     {
 951              		.loc 1 411 5 is_stmt 1 view .LVU322
 411:Core/Src/stm32f4xx_hal_msp.c ****     {
 952              		.loc 1 411 9 is_stmt 0 view .LVU323
 953 0178 FFF7FEFF 		bl	HAL_DMA_Init
 954              	.LVL43:
 411:Core/Src/stm32f4xx_hal_msp.c ****     {
 955              		.loc 1 411 8 discriminator 1 view .LVU324
 956 017c 70B9     		cbnz	r0, .L49
 957              	.L42:
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 958              		.loc 1 416 5 is_stmt 1 view .LVU325
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 959              		.loc 1 416 5 view .LVU326
 960 017e 144B     		ldr	r3, .L50+44
 961 0180 A363     		str	r3, [r4, #56]
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 962              		.loc 1 416 5 view .LVU327
 963 0182 9C63     		str	r4, [r3, #56]
 416:Core/Src/stm32f4xx_hal_msp.c **** 
 964              		.loc 1 416 5 view .LVU328
 419:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(USART6_IRQn);
 965              		.loc 1 419 5 view .LVU329
 966 0184 0022     		movs	r2, #0
 967 0186 1146     		mov	r1, r2
 968 0188 4720     		movs	r0, #71
 969 018a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 970              	.LVL44:
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 30


 420:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspInit 1 */
 971              		.loc 1 420 5 view .LVU330
 972 018e 4720     		movs	r0, #71
 973 0190 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 974              	.LVL45:
 975              		.loc 1 426 1 is_stmt 0 view .LVU331
 976 0194 44E7     		b	.L36
 977              	.L48:
 395:Core/Src/stm32f4xx_hal_msp.c ****     }
 978              		.loc 1 395 7 is_stmt 1 view .LVU332
 979 0196 FFF7FEFF 		bl	Error_Handler
 980              	.LVL46:
 981 019a D8E7     		b	.L41
 982              	.L49:
 413:Core/Src/stm32f4xx_hal_msp.c ****     }
 983              		.loc 1 413 7 view .LVU333
 984 019c FFF7FEFF 		bl	Error_Handler
 985              	.LVL47:
 986 01a0 EDE7     		b	.L42
 987              	.L51:
 988 01a2 00BF     		.align	2
 989              	.L50:
 990 01a4 00500040 		.word	1073762304
 991 01a8 00140140 		.word	1073812480
 992 01ac 00380240 		.word	1073887232
 993 01b0 00040240 		.word	1073873920
 994 01b4 00000000 		.word	hdma_uart5_rx
 995 01b8 10600240 		.word	1073897488
 996 01bc 00000000 		.word	hdma_uart5_tx
 997 01c0 B8600240 		.word	1073897656
 998 01c4 00080240 		.word	1073874944
 999 01c8 00000000 		.word	hdma_usart6_rx
 1000 01cc 28640240 		.word	1073898536
 1001 01d0 00000000 		.word	hdma_usart6_tx
 1002 01d4 A0640240 		.word	1073898656
 1003              		.cfi_endproc
 1004              	.LFE139:
 1006              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 1007              		.align	1
 1008              		.global	HAL_UART_MspDeInit
 1009              		.syntax unified
 1010              		.thumb
 1011              		.thumb_func
 1013              	HAL_UART_MspDeInit:
 1014              	.LVL48:
 1015              	.LFB140:
 427:Core/Src/stm32f4xx_hal_msp.c **** 
 428:Core/Src/stm32f4xx_hal_msp.c **** /**
 429:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 430:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 431:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 432:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 433:Core/Src/stm32f4xx_hal_msp.c **** */
 434:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 435:Core/Src/stm32f4xx_hal_msp.c **** {
 1016              		.loc 1 435 1 view -0
 1017              		.cfi_startproc
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 31


 1018              		@ args = 0, pretend = 0, frame = 0
 1019              		@ frame_needed = 0, uses_anonymous_args = 0
 1020              		.loc 1 435 1 is_stmt 0 view .LVU335
 1021 0000 10B5     		push	{r4, lr}
 1022              		.cfi_def_cfa_offset 8
 1023              		.cfi_offset 4, -8
 1024              		.cfi_offset 14, -4
 1025 0002 0446     		mov	r4, r0
 436:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==UART5)
 1026              		.loc 1 436 3 is_stmt 1 view .LVU336
 1027              		.loc 1 436 11 is_stmt 0 view .LVU337
 1028 0004 0368     		ldr	r3, [r0]
 1029              		.loc 1 436 5 view .LVU338
 1030 0006 184A     		ldr	r2, .L58
 1031 0008 9342     		cmp	r3, r2
 1032 000a 03D0     		beq	.L56
 437:Core/Src/stm32f4xx_hal_msp.c ****   {
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 0 */
 439:Core/Src/stm32f4xx_hal_msp.c **** 
 440:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 0 */
 441:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 442:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_UART5_CLK_DISABLE();
 443:Core/Src/stm32f4xx_hal_msp.c **** 
 444:Core/Src/stm32f4xx_hal_msp.c ****     /**UART5 GPIO Configuration
 445:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> UART5_RX
 446:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> UART5_TX
 447:Core/Src/stm32f4xx_hal_msp.c ****     */
 448:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 449:Core/Src/stm32f4xx_hal_msp.c **** 
 450:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 DMA DeInit */
 451:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 452:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 453:Core/Src/stm32f4xx_hal_msp.c **** 
 454:Core/Src/stm32f4xx_hal_msp.c ****     /* UART5 interrupt DeInit */
 455:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(UART5_IRQn);
 456:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 457:Core/Src/stm32f4xx_hal_msp.c **** 
 458:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END UART5_MspDeInit 1 */
 459:Core/Src/stm32f4xx_hal_msp.c ****   }
 460:Core/Src/stm32f4xx_hal_msp.c ****   else if(huart->Instance==USART6)
 1033              		.loc 1 460 8 is_stmt 1 view .LVU339
 1034              		.loc 1 460 10 is_stmt 0 view .LVU340
 1035 000c 174A     		ldr	r2, .L58+4
 1036 000e 9342     		cmp	r3, r2
 1037 0010 15D0     		beq	.L57
 1038              	.LVL49:
 1039              	.L52:
 461:Core/Src/stm32f4xx_hal_msp.c ****   {
 462:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 0 */
 463:Core/Src/stm32f4xx_hal_msp.c **** 
 464:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 0 */
 465:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 466:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART6_CLK_DISABLE();
 467:Core/Src/stm32f4xx_hal_msp.c **** 
 468:Core/Src/stm32f4xx_hal_msp.c ****     /**USART6 GPIO Configuration
 469:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> USART6_TX
 470:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> USART6_RX
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 32


 471:Core/Src/stm32f4xx_hal_msp.c ****     */
 472:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOC, GPIO_PIN_6|GPIO_PIN_7);
 473:Core/Src/stm32f4xx_hal_msp.c **** 
 474:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 DMA DeInit */
 475:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmarx);
 476:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 477:Core/Src/stm32f4xx_hal_msp.c **** 
 478:Core/Src/stm32f4xx_hal_msp.c ****     /* USART6 interrupt DeInit */
 479:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(USART6_IRQn);
 480:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 481:Core/Src/stm32f4xx_hal_msp.c **** 
 482:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART6_MspDeInit 1 */
 483:Core/Src/stm32f4xx_hal_msp.c ****   }
 484:Core/Src/stm32f4xx_hal_msp.c **** 
 485:Core/Src/stm32f4xx_hal_msp.c **** }
 1040              		.loc 1 485 1 view .LVU341
 1041 0012 10BD     		pop	{r4, pc}
 1042              	.LVL50:
 1043              	.L56:
 442:Core/Src/stm32f4xx_hal_msp.c **** 
 1044              		.loc 1 442 5 is_stmt 1 view .LVU342
 1045 0014 02F5F432 		add	r2, r2, #124928
 1046 0018 136C     		ldr	r3, [r2, #64]
 1047 001a 23F48013 		bic	r3, r3, #1048576
 1048 001e 1364     		str	r3, [r2, #64]
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 1049              		.loc 1 448 5 view .LVU343
 1050 0020 4FF44051 		mov	r1, #12288
 1051 0024 1248     		ldr	r0, .L58+8
 1052              	.LVL51:
 448:Core/Src/stm32f4xx_hal_msp.c **** 
 1053              		.loc 1 448 5 is_stmt 0 view .LVU344
 1054 0026 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1055              	.LVL52:
 451:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1056              		.loc 1 451 5 is_stmt 1 view .LVU345
 1057 002a E06B     		ldr	r0, [r4, #60]
 1058 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 1059              	.LVL53:
 452:Core/Src/stm32f4xx_hal_msp.c **** 
 1060              		.loc 1 452 5 view .LVU346
 1061 0030 A06B     		ldr	r0, [r4, #56]
 1062 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 1063              	.LVL54:
 455:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN UART5_MspDeInit 1 */
 1064              		.loc 1 455 5 view .LVU347
 1065 0036 3520     		movs	r0, #53
 1066 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1067              	.LVL55:
 1068 003c E9E7     		b	.L52
 1069              	.LVL56:
 1070              	.L57:
 466:Core/Src/stm32f4xx_hal_msp.c **** 
 1071              		.loc 1 466 5 view .LVU348
 1072 003e 02F59232 		add	r2, r2, #74752
 1073 0042 536C     		ldr	r3, [r2, #68]
 1074 0044 23F02003 		bic	r3, r3, #32
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 33


 1075 0048 5364     		str	r3, [r2, #68]
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 1076              		.loc 1 472 5 view .LVU349
 1077 004a C021     		movs	r1, #192
 1078 004c 0948     		ldr	r0, .L58+12
 1079              	.LVL57:
 472:Core/Src/stm32f4xx_hal_msp.c **** 
 1080              		.loc 1 472 5 is_stmt 0 view .LVU350
 1081 004e FFF7FEFF 		bl	HAL_GPIO_DeInit
 1082              	.LVL58:
 475:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(huart->hdmatx);
 1083              		.loc 1 475 5 is_stmt 1 view .LVU351
 1084 0052 E06B     		ldr	r0, [r4, #60]
 1085 0054 FFF7FEFF 		bl	HAL_DMA_DeInit
 1086              	.LVL59:
 476:Core/Src/stm32f4xx_hal_msp.c **** 
 1087              		.loc 1 476 5 view .LVU352
 1088 0058 A06B     		ldr	r0, [r4, #56]
 1089 005a FFF7FEFF 		bl	HAL_DMA_DeInit
 1090              	.LVL60:
 479:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART6_MspDeInit 1 */
 1091              		.loc 1 479 5 view .LVU353
 1092 005e 4720     		movs	r0, #71
 1093 0060 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 1094              	.LVL61:
 1095              		.loc 1 485 1 is_stmt 0 view .LVU354
 1096 0064 D5E7     		b	.L52
 1097              	.L59:
 1098 0066 00BF     		.align	2
 1099              	.L58:
 1100 0068 00500040 		.word	1073762304
 1101 006c 00140140 		.word	1073812480
 1102 0070 00040240 		.word	1073873920
 1103 0074 00080240 		.word	1073874944
 1104              		.cfi_endproc
 1105              	.LFE140:
 1107              		.text
 1108              	.Letext0:
 1109              		.file 2 "Core/Inc/stm32f4xx_hal_conf.h"
 1110              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 1111              		.file 4 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1112              		.file 5 "C:/Users/kroko/AppData/Roaming/Code/User/globalStorage/bmd.stm32-for-vscode/@xpack-dev-to
 1113              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1114              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1115              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1116              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1117              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rtc.h"
 1118              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1119              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
 1120              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1121              		.file 14 "Core/Inc/main.h"
 1122              		.file 15 "<built-in>"
ARM GAS  C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s 			page 34


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f4xx_hal_msp.c
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:21     .text.HAL_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:27     .text.HAL_MspInit:00000000 HAL_MspInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:78     .text.HAL_MspInit:00000034 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:83     .text.HAL_RTC_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:89     .text.HAL_RTC_MspInit:00000000 HAL_RTC_MspInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:160    .text.HAL_RTC_MspInit:00000040 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:166    .text.HAL_RTC_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:172    .text.HAL_RTC_MspDeInit:00000000 HAL_RTC_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:200    .text.HAL_RTC_MspDeInit:00000014 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:206    .text.HAL_SPI_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:212    .text.HAL_SPI_MspInit:00000000 HAL_SPI_MspInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:477    .text.HAL_SPI_MspInit:00000110 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:489    .text.HAL_SPI_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:495    .text.HAL_SPI_MspDeInit:00000000 HAL_SPI_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:568    .text.HAL_SPI_MspDeInit:00000050 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:577    .text.HAL_UART_MspInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:583    .text.HAL_UART_MspInit:00000000 HAL_UART_MspInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:990    .text.HAL_UART_MspInit:000001a4 $d
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:1007   .text.HAL_UART_MspDeInit:00000000 $t
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:1013   .text.HAL_UART_MspDeInit:00000000 HAL_UART_MspDeInit
C:\Users\kroko\AppData\Local\Temp\ccMbet4v.s:1100   .text.HAL_UART_MspDeInit:00000068 $d

UNDEFINED SYMBOLS
memset
HAL_RCCEx_PeriphCLKConfig
Error_Handler
HAL_GPIO_Init
HAL_DMA_Init
hdma_spi1_tx
HAL_GPIO_DeInit
HAL_DMA_DeInit
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
hdma_uart5_rx
hdma_uart5_tx
hdma_usart6_rx
hdma_usart6_tx
HAL_NVIC_DisableIRQ
