ROCKET_FREQ_MHZ: 80
ROCKET_CLOCK_FREQ: 80000000
ROCKET_TIMEBASE_FREQ: 800000
[1;34m[Make state] rocket-dts [0m
rm -rf workspace/rocket64b1_partition_test/tmp
mkdir -p workspace/rocket64b1_partition_test/tmp
cp rocket-chip/bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition_test/tmp` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/tmp --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <256>;
			cache-size = <32768>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <12>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 15 s, completed 2025年7月23日 下午2:01:47
mv workspace/rocket64b1_partition_test/tmp/Vivado.Rocket64b1_partition_test.dts workspace/rocket64b1_partition_test/system.dts
rm -rf workspace/rocket64b1_partition_test/tmp
[1;34m[Make state] rocket-assembly [0m
rm -rf workspace/rocket64b1_partition_test/system-vc707
mkdir -p workspace/rocket64b1_partition_test/system-vc707
# 合成 Rocket SoC + fpga 的设备树
cat workspace/rocket64b1_partition_test/system.dts board/vc707/bootrom.dts >bootrom/system.dts
sed -i "s#reg = <0x80000000 *0x.*>#reg = <0x80000000 0x40000000>#g" bootrom/system.dts
sed -i "s#reg = <0x0 0x80000000 *0x.*>#reg = <0x0 0x80000000 0x0 0x40000000>#g" bootrom/system.dts
sed -i "s#clock-frequency = <[0-9]*>#clock-frequency = <80000000>#g" bootrom/system.dts
sed -i "s#timebase-frequency = <[0-9]*>#timebase-frequency = <800000>#g" bootrom/system.dts
if [ ! -z "" ] ; then sed -i "s#local-mac-address = \[.*\]#local-mac-address = []#g" bootrom/system.dts ; fi
if [ ! -z "" ] ; then sed -i "s#phy-mode = \".*\"#phy-mode = \"\"#g" bootrom/system.dts ; fi
sed -i "/interrupts-extended = <&.* 65535>;/d" bootrom/system.dts
make -C bootrom CROSS_COMPILE="/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-" CFLAGS="-march=rv64imac -mabi=lp64" BOARD=vc707 clean bootrom.img
make[1]: Entering directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
rm -f *.elf *.img *.dtb
dtc -I dts -O dtb -o system.dtb system.dts
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #address-cells (1) differs from / (2)
system.dts:127.9-16: Warning (ranges_format): /io-bus:ranges: empty "ranges" property but its #size-cells (1) differs from / (2)
system.dts:80.28-83.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
system.dts:105.28-110.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
system.dts:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
system.dts:84.36-93.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-gcc -march=rv64imac -mabi=lp64 -mcmodel=medany -Os -ffunction-sections -Wall -fno-pic -fno-common -g -I. -DDEVICE_TREE='"system.dtb"' -static -nostartfiles -T bootrom.lds -Wl,--gc-sections -o bootrom.elf head.S kprintf.c bootrom.c ff.c ffunicode.c
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objdump -h -p bootrom.elf

bootrom.elf:     file format elf64-littleriscv

Program Header:
    LOAD off    0x0000000000001000 vaddr 0x0000000000010000 paddr 0x0000000000010000 align 2**12
         filesz 0x0000000000003b10 memsz 0x0000000000003b10 flags r-x

Sections:
Idx Name          Size      VMA               LMA               File off  Algn
  0 .text         00003b10  0000000000010000  0000000000010000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .bss          00000748  0000000080000000  0000000080000000  00000000  2**3
                  ALLOC
  2 .debug_line   000027d7  0000000000000000  0000000000000000  00004b10  2**0
                  CONTENTS, READONLY, DEBUGGING
  3 .debug_info   00004ae3  0000000000000000  0000000000000000  000072e7  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_abbrev 0000097e  0000000000000000  0000000000000000  0000bdca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 000002d0  0000000000000000  0000000000000000  0000c750  2**4
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_str    00000cbb  0000000000000000  0000000000000000  0000ca20  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_ranges 00000bd0  0000000000000000  0000000000000000  0000d6e0  2**4
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_loc    0000602a  0000000000000000  0000000000000000  0000e2b0  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .comment      00000011  0000000000000000  0000000000000000  000142da  2**0
                  CONTENTS, READONLY
 10 .debug_frame  00000628  0000000000000000  0000000000000000  000142f0  2**3
                  CONTENTS, READONLY, DEBUGGING
/home/name/vivado_prj/vivado-risc-v/workspace/gcc/riscv/bin/riscv64-unknown-elf-objcopy -O binary bootrom.elf bootrom.img
ls -l bootrom.img
-rwxrwxr-x 1 name name 15120  7月 23 14:01 bootrom.img
make[1]: Leaving directory '/home/name/vivado_prj/vivado-risc-v/bootrom'
mv bootrom/system.dts workspace/rocket64b1_partition_test/system-vc707.dts
mv bootrom/bootrom.img workspace/bootrom.img
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar "runMain freechips.rocketchip.diplomacy.Main --dir `realpath workspace/rocket64b1_partition_test/system-vc707` --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test"
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] running freechips.rocketchip.diplomacy.Main --dir /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/system-vc707 --top Vivado.RocketSystem --config Vivado.Rocket64b1_partition_test
L2 InclusiveCache Client Map:
	0 <= debug
	1 <= slave-port-axi4 ID#0
	2 <= slave-port-axi4 ID#1
	3 <= Core 0 DCache
	4 <= [cache_line_reader]
	5 <= [cache_line_writer]
	6 <= [tuple_length_reader]
	7 <= [key_info_reader]
	8 <= Core 0 ICache

Interrupt map (2 harts 8 interrupts):
  [1, 8] => gen

<stdin>:81.28-84.5: Warning (simple_bus_reg): /soc/external-interrupts: missing or empty reg/ranges property
<stdin>:106.28-111.5: Warning (simple_bus_reg): /soc/subsystem_pbus_clock: missing or empty reg/ranges property
<stdin>:36.29-40.6: Warning (interrupt_provider): /cpus/cpu@0/interrupt-controller: Missing #address-cells in interrupt provider
<stdin>:85.36-94.5: Warning (interrupt_provider): /soc/interrupt-controller@c000000: Missing #address-cells in interrupt provider
/dts-v1/;

/ {
	#address-cells = <2>;
	#size-cells = <2>;
	compatible = "freechips,rocketchip-vivado-dev";
	model = "freechips,rocketchip-vivado";
	L16: cpus {
		#address-cells = <1>;
		#size-cells = <0>;
		timebase-frequency = <1000000>;
		L5: cpu@0 {
			clock-frequency = <0>;
			compatible = "sifive,rocket0", "riscv";
			d-cache-block-size = <64>;
			d-cache-sets = <64>;
			d-cache-size = <16384>;
			d-tlb-sets = <1>;
			d-tlb-size = <32>;
			device_type = "cpu";
			hardware-exec-breakpoint-count = <8>;
			i-cache-block-size = <64>;
			i-cache-sets = <64>;
			i-cache-size = <16384>;
			i-tlb-sets = <1>;
			i-tlb-size = <32>;
			mmu-type = "riscv,sv39";
			next-level-cache = <&L2>;
			reg = <0x0>;
			riscv,isa = "rv64imafdczicsr_zifencei_zihpm_xrocket";
			riscv,pmpgranularity = <4>;
			riscv,pmpregions = <8>;
			status = "okay";
			timebase-frequency = <1000000>;
			tlb-split;
			L3: interrupt-controller {
				#interrupt-cells = <1>;
				compatible = "riscv,cpu-intc";
				interrupt-controller;
			};
		};
	};
	L11: memory@80000000 {
		device_type = "memory";
		reg = <0x0 0x80000000 0x3 0x80000000>;
	};
	L15: soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "freechips,rocketchip-vivado-soc", "simple-bus";
		ranges;
		L2: cache-controller@2010000 {
			cache-block-size = <64>;
			cache-level = <2>;
			cache-sets = <256>;
			cache-size = <32768>;
			cache-unified;
			compatible = "sifive,inclusivecache0", "cache";
			next-level-cache = <&L11>;
			reg = <0x0 0x2010000 0x0 0x1000>;
			reg-names = "control";
			sifive,mshr-count = <12>;
		};
		L7: clint@2000000 {
			compatible = "riscv,clint0";
			interrupts-extended = <&L3 3 &L3 7>;
			reg = <0x0 0x2000000 0x0 0x10000>;
			reg-names = "control";
		};
		L8: debug-controller@0 {
			compatible = "sifive,debug-013", "riscv,debug-013";
			debug-attach = "dmi";
			interrupts-extended = <&L3 65535>;
			reg = <0x0 0x0 0x0 0x1000>;
			reg-names = "control";
		};
		L1: error-device@3000 {
			compatible = "sifive,error0";
			reg = <0x0 0x3000 0x0 0x1000>;
		};
		L10: external-interrupts {
			interrupt-parent = <&L6>;
			interrupts = <1 2 3 4 5 6 7 8>;
		};
		L6: interrupt-controller@c000000 {
			#interrupt-cells = <1>;
			compatible = "riscv,plic0";
			interrupt-controller;
			interrupts-extended = <&L3 11 &L3 9>;
			reg = <0x0 0xc000000 0x0 0x4000000>;
			reg-names = "control";
			riscv,max-priority = <7>;
			riscv,ndev = <8>;
		};
		L12: mmio-port-axi4@60000000 {
			#address-cells = <1>;
			#size-cells = <1>;
			compatible = "simple-bus";
			ranges = <0x60000000 0x0 0x60000000 0x20000000>;
		};
		L13: rom@10000 {
			compatible = "sifive,rom0";
			reg = <0x0 0x10000 0x0 0x10000>;
			reg-names = "mem";
		};
		L0: subsystem_pbus_clock {
			#clock-cells = <0>;
			clock-frequency = <100000000>;
			clock-output-names = "subsystem_pbus_clock";
			compatible = "fixed-clock";
		};
	};
};

Generated Address Map
	        0 -      1000 ARWX  debug-controller@0
	     3000 -      4000 ARWX  error-device@3000
	    10000 -     20000  R X  rom@10000
	  2000000 -   2010000 ARW   clint@2000000
	  2010000 -   2011000 ARW   cache-controller@2010000
	  c000000 -  10000000 ARW   interrupt-controller@c000000
	 60000000 -  80000000  RWX  mmio-port-axi4@60000000
	 80000000 - 400000000 ARWXC memory@80000000

[warn] generators/sifive-cache/design/craft/inclusivecache/src/SinkC.scala:160:43: Dynamic index with width 6 is too large for extractee of width 2
[warn]     io.rel_pop.ready := putbuffer.io.valid(io.rel_pop.bits.index)
[warn]                                           ^
[warn] rocket-chip/src/main/scala/rocket/ICache.scala:500:25: Dynamic index with width 7 is too small for extractee of width 256
[warn]     val s1_vb = vb_array(Cat(i.U, s1_idx)) && !s1_slaveValid
[warn]                         ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:100: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                    ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:959:126: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegate = usingSupervisor.B && reg_mstatus.prv <= PRV.S.U && Mux(cause(xLen-1), read_mideleg(cause_lsbs), read_medeleg(cause_lsbs))
[warn]                                                                                                                              ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:80: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                ^
[warn] rocket-chip/src/main/scala/rocket/CSR.scala:960:106: Dynamic index with width 8 is too large for extractee of width 64
[warn]   val delegateVS = reg_mstatus.v && delegate && Mux(cause(xLen-1), read_hideleg(cause_lsbs), read_hedeleg(cause_lsbs))
[warn]                                                                                                          ^
[warn] rocket-chip/src/main/scala/devices/debug/Debug.scala:1727:37: Dynamic index with width 1 is too large for extractee of width 1
[warn]     val hartHalted   = haltedBitRegs(selectedHartReg)
[warn]                                     ^
[warn] There were 7 warning(s) during hardware elaboration.
[success] Total time: 14 s, completed 2025年7月23日 下午2:02:09
java -Xmx25G -Xss8M  -Dsbt.io.virtual=false -Dsbt.server.autostart=false -jar /home/name/vivado_prj/vivado-risc-v/sbt-launch.jar assembly
WARNING: A terminally deprecated method in java.lang.System has been called
WARNING: System::setSecurityManager has been called by sbt.TrapExit$ (file:/home/name/.sbt/boot/scala-2.12.10/org.scala-sbt/sbt/1.3.13/run_2.12-1.3.13.jar)
WARNING: Please consider reporting this to the maintainers of sbt.TrapExit$
WARNING: System::setSecurityManager will be removed in a future release
[info] welcome to sbt 1.3.13 (Ubuntu Java 17.0.15)
[info] loading settings for project vivado-risc-v-build from plugins.sbt ...
[info] loading project definition from /home/name/vivado_prj/vivado-risc-v/project
[info] loading settings for project vivado from build.sbt ...
[info] loading settings for project targetutils2 from build.sbt ...
[info] loading settings for project targetutils from build.sbt ...
[info] loading settings for project gemmini from build.sbt ...
[info] loading settings for project testchipip from build.sbt ...
[info] loading settings for project hardfloat from build.sbt ...
[info] resolving key references (11552 settings) ...
[info] set current project to vivado (in build file:/home/name/vivado_prj/vivado-risc-v/)
[info] 348 file(s) merged using strategy 'Discard' (Run the task at debug level to see the details)
[info] 28 file(s) merged using strategy 'First' (Run the task at debug level to see the details)
[info] Built: /home/name/vivado_prj/vivado-risc-v/target/scala-2.13/system.jar
[info] Jar hash: ba6bb29ce5174bd1189dc1a0a8fd76a812475b2d
[success] Total time: 12 s, completed 2025年7月23日 下午2:02:27
rm workspace/bootrom.img
[1;34m[Make state] rocket-firrtl [0m
java -Xmx25G -Xss8M  -cp `realpath target/scala-*/system.jar` firrtl.stage.FirrtlMain -i workspace/rocket64b1_partition_test/system-vc707/RocketSystem.fir -o RocketSystem.v --compiler verilog \
  --annotation-file workspace/rocket64b1_partition_test/system-vc707/RocketSystem.anno.json \
  --custom-transforms firrtl.passes.InlineInstances \
  --target:fpga
cp workspace/rocket64b1_partition_test/system-vc707/RocketSystem.v workspace/rocket64b1_partition_test/system-vc707.sv
# Copy any additional Verilog files generated by FIRRTL (e.g., for RoCC accelerators)
for vfile in workspace/rocket64b1_partition_test/system-vc707/*.v; do \
	if [ "$vfile" != "workspace/rocket64b1_partition_test/system-vc707/RocketSystem.v" ] && [ -f "$vfile" ]; then \
		cp "$vfile" workspace/rocket64b1_partition_test/$(basename $vfile .v).sv; \
	fi \
done
[1;34m[Make state] rocket-vhdl [0m
mkdir -p vhdl-wrapper/bin
javac -g -nowarn \
  -sourcepath vhdl-wrapper/src -d vhdl-wrapper/bin \
  -classpath vhdl-wrapper/antlr-4.8-complete.jar \
  vhdl-wrapper/src/net/largest/riscv/vhdl/Main.java
java -Xmx25G -Xss8M  -cp \
  vhdl-wrapper/src:vhdl-wrapper/bin:vhdl-wrapper/antlr-4.8-complete.jar \
  net.largest.riscv.vhdl.Main -m Rocket64b1_partition_test \
  workspace/rocket64b1_partition_test/system-vc707.sv >workspace/rocket64b1_partition_test/rocket.vhdl
[1;34m[Make state] vivado-tcl [0m
echo "set vivado_board_name vc707" >workspace/rocket64b1_partition_test/system-vc707.tcl
if [ "xilinx.com:vc707:part0:1.4" != "" -a "xilinx.com:vc707:part0:1.4" != "NONE" ] ; then echo "set vivado_board_part xilinx.com:vc707:part0:1.4" >>workspace/rocket64b1_partition_test/system-vc707.tcl ; fi
if [ "" != "" ] ; then echo "set board_config " >>workspace/rocket64b1_partition_test/system-vc707.tcl ; fi
echo "set xilinx_part xc7vx485tffg1761-2" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set rocket_module_name Rocket64b1_partition_test" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set riscv_clock_frequency 80" >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo "set memory_size 0x40000000" >>workspace/rocket64b1_partition_test/system-vc707.tcl
# Generate list of additional Verilog files
echo "set additional_verilog_files {}" >>workspace/rocket64b1_partition_test/system-vc707.tcl
for vfile in workspace/rocket64b1_partition_test/*.sv; do \
	if [ "$vfile" != "workspace/rocket64b1_partition_test/system-vc707.sv" ] && [ -f "$vfile" ]; then \
		echo "lappend additional_verilog_files [file normalize \"$(realpath $vfile)\"]" >>workspace/rocket64b1_partition_test/system-vc707.tcl; \
	fi \
done
echo 'cd [file dirname [file normalize [info script]]]' >>workspace/rocket64b1_partition_test/system-vc707.tcl
echo 'source ../../vivado.tcl' >>workspace/rocket64b1_partition_test/system-vc707.tcl
[1;34m[Make state] vivado-project [0m
if [ ! -e workspace/rocket64b1_partition_test/vivado-vc707-riscv ] ; then env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/system-vc707.tcl || ( rm -rf workspace/rocket64b1_partition_test/vivado-vc707-riscv ; exit 1 ) ; fi
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 1256.191 ; gain = 60.023 ; free physical = 16674 ; free virtual = 40794
INFO: [BD::TCL 103-2003] Currently there is no design <riscv> in project, so creating one...
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
create_bd_design: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1368.895 ; gain = 45.867 ; free physical = 16601 ; free virtual = 40771
INFO: [BD::TCL 103-2004] Making design <riscv> as current_bd_design.
INFO: [BD::TCL 103-2005] Currently the variable <design_name> is equal to "riscv".
INFO: [BD::TCL 103-2011] Checking if the following IPs exist in the project's IP catalog:  xilinx.com:ip:clk_wiz:6.0 xilinx.com:ip:util_ds_buf:2.2 xilinx.com:ip:smartconnect:1.0 xilinx.com:ip:mig_7series:4.2 xilinx.com:ip:xadc_wiz:3.3 xilinx.com:ip:xlconcat:2.1 xilinx.com:ip:gig_ethernet_pcs_pma:16.2  .
INFO: [BD::TCL 103-2020] Checking if the following modules exist in the project's sources:  Rocket64b1_partition_test synchronizer mem_reset_control ethernet sdc_controller ethernet_vc707 uart  .
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk_sync_rst' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mem_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'ui_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'ui_clk_sync_rst'.
INFO: [IP_Flow 19-4728] Bus Interface 'ui_clk_sync_rst': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'mem_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'ui_clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'mdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'ASSOCIATED_RESET' with value 'mdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'TX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'RX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'mdio_clock': Added interface parameter 'FREQ_HZ' with value '2500000'.
INFO: [IP_Flow 19-7067] Note that bus interface 'mdio_clock' has a fixed FREQ_HZ of '2500000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'mdio_clock' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'TX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RX_AXIS' of definition 'xilinx.com:interface:axis:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'GMII' of definition 'xilinx.com:interface:gmii:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'GMII' of definition 'xilinx.com:interface:gmii:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'an_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'an_interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'TX_AXIS'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '125000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'TX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'RX_AXIS': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'GMII': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'an_interrupt': Added interface parameter 'SENSITIVITY' with value 'EDGE_RISING'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '125000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: Standard : 1000BASEX
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: ARCHITECTURE : virtex7
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: PART : xc7vx485tffg1761-2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: SPEEDGRADE : -2
INFO: [xilinx.com:ip:gig_ethernet_pcs_pma:16.2-98989] riscv_gig_ethernet_pcs_pma_0_0: Standard : SGMII
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'M_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_clk' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sdio_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'ASSOCIATED_RESET' with value 'sdio_reset'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'M_AXI': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_clk': Added interface parameter 'FREQ_HZ' with value '50000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'sdio_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-7067] Note that bus interface 'sdio_clk' has a fixed FREQ_HZ of '50000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
WARNING: [IP_Flow 19-5661] Bus Interface 'sdio_clk' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_LITE' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
WARNING: [IP_Flow 19-5462] Defaulting to slave bus interface due to conflicts in bus interface inference.
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'RS232' of definition 'xilinx.com:interface:uart:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'async_resetn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'interrupt' of definition 'xilinx.com:signal:interrupt:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'async_resetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'interrupt': Added interface parameter 'SENSITIVITY' with value 'LEVEL_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI_LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'FREQ_HZ' with value '100000000'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'ID_WIDTH' with value '0'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'PROTOCOL' with value 'AXI4LITE'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_LITE': Added interface parameter 'DATA_WIDTH' with value '32'.
INFO: [IP_Flow 19-7067] Note that bus interface 'clock' has a fixed FREQ_HZ of '100000000'. This value will be respected whenever this IP is instantiated in IP Integrator.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock' of definition 'xilinx.com:signal:clock:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'sys_reset' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'aresetn' of definition 'xilinx.com:signal:reset:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'MEM_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'IO_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from X_INTERFACE_INFO parameter from HDL file).
INFO: [IP_Flow 19-5107] Inferred bus interface 'DMA_AXI4' of definition 'xilinx.com:interface:aximm:1.0' (from 'X_INTERFACE_INFO' attribute).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clock_ok' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_BUSIF' with value 'MEM_AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'clock': Added interface parameter 'ASSOCIATED_RESET' with value 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'sys_reset': Added interface parameter 'POLARITY' with value 'ACTIVE_HIGH'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'MEM_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'ADDR_WIDTH' with value '31'.
INFO: [IP_Flow 19-4728] Bus Interface 'IO_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'CLK_DOMAIN' with value 'clock'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'PROTOCOL' with value 'AXI4'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'ADDR_WIDTH' with value '34'.
INFO: [IP_Flow 19-4728] Bus Interface 'DMA_AXI4': Added interface parameter 'DATA_WIDTH' with value '64'.
WARNING: [IP_Flow 19-5661] Bus Interface 'clock_ok' does not have any bus interfaces associated with it.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN1_PERIOD' from '10.000' to '5.000' has been ignored for IP 'clk_wiz_0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'MMCM_CLKIN2_PERIOD' from '10.000' to '10.0' has been ignored for IP 'clk_wiz_0'
Slave segment '/IO/SD/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6000_0000 [ 64K ]>.
Slave segment '/IO/UART/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6001_0000 [ 64K ]>.
Slave segment '/IO/Ethernet/S_AXI_LITE/reg0' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6002_0000 [ 64K ]>.
Slave segment '/IO/XADC/s_axi_lite/Reg' is being assigned into address space '/RocketChip/IO_AXI4' at <0x6003_0000 [ 64K ]>.
Slave segment '/DDR/mig_7series_0/memmap/memaddr' is being assigned into address space '/RocketChip/MEM_AXI4' at <0x0_0000_0000 [ 16G ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/Ethernet/M_AXI' at <0x0_0000_0000 [ 16G ]>.
Slave segment '/RocketChip/DMA_AXI4/reg0' is being assigned into address space '/IO/SD/M_AXI' at <0x0_0000_0000 [ 16G ]>.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
validate_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2139.836 ; gain = 145.688 ; free physical = 15666 ; free virtual = 39995
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_m_0: SmartConnect riscv_io_axi_m_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_axi_smc_1_0: SmartConnect riscv_axi_smc_1_0 is in High-performance Mode.
INFO: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: SmartConnect riscv_io_axi_s_0 is in Low-Area Mode.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: IP riscv_io_axi_s_0 is configured in Low-area mode as all propagated traffic is low-bandwidth (AXI4LITE). SI S00_AXI has property HAS_BURST == 1. WRAP bursts are not supported in Low-area mode and will result in DECERR if received.
WARNING: [xilinx.com:ip:smartconnect:1.0-1] riscv_io_axi_s_0: If WRAP transactions are required then turn off Low-area mode using ADVANCED_PROPERTIES. Execute following: set_property CONFIG.ADVANCED_PROPERTIES {__experimental_features__ {disable_low_area_mode 1}} [get_bd_cells /riscv_io_axi_s_0]
INFO: [xilinx.com:ip:clk_wiz:6.0-1] /clk_wiz_0 clk_wiz propagate
WARNING: [BD 41-927] Following properties on pin /IO/XADC/s_axi_aclk have been updated from connected ip, but BD cell '/IO/XADC' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 80000000 
Please resolve any mismatches by directly setting properties on BD cell </IO/XADC> to completely resolve these warnings.
validate_bd_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2172.594 ; gain = 18.812 ; free physical = 15604 ; free virtual = 39944
Wrote  : </home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.srcs/sources_1/bd/riscv/riscv.bd> 
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/sim/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
update_compile_order: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2272.660 ; gain = 80.152 ; free physical = 15297 ; free virtual = 39660
date >workspace/rocket64b1_partition_test/vivado-vc707-riscv/timestamp.txt
[1;34m[Make state] synthesis [0m
echo "set_param general.maxThreads 4" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "open_project workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.xpr" >workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "update_compile_order -fileset sources_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "reset_run synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "launch_runs -jobs 4 synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
echo "wait_on_run synth_1" >>workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
env XILINX_LOCAL_USER_DATA=no vivado -mode batch -nojournal -nolog -notrace -quiet -source workspace/rocket64b1_partition_test/vivado-vc707-riscv/make-synthesis.tcl
INFO: [Common 17-1239] XILINX_LOCAL_USER_DATA is set to 'no'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/name/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1302.152 ; gain = 38.016 ; free physical = 16265 ; free virtual = 40632
INFO: [BD 41-1662] The design 'riscv.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/sim/riscv.v
Verilog Output written to : /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hdl/riscv_wrapper.v
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/hw_handoff/riscv_axi_smc_1_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_axi_smc_1_0/bd_0/synth/riscv_axi_smc_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/axi_smc_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mem_reset_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DDR/mig_7series_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/Ethernet .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/EthernetVC707/ethernet_stream_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/EthernetVC707/gig_ethernet_pcs_pma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/SD .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/UART .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/XADC .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/hw_handoff/riscv_io_axi_m_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_m_0/bd_0/synth/riscv_io_axi_m_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_m .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/hw_handoff/riscv_io_axi_s_0.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/ip/riscv_io_axi_s_0/bd_0/synth/riscv_io_axi_s_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/io_axi_s .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IO/xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block RocketChip .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block sys_diff_clock_buf .
Exporting to file /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/hw_handoff/riscv.hwh
Generated Hardware Definition File /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.gen/sources_1/bd/riscv/synth/riscv.hwdef
WARNING: [BD 41-2265] Clock pin for protocol instance pin RX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
WARNING: [BD 41-2265] Clock pin for protocol instance pin TX_AXIS could not be determined. Make sure that ASSOCIATED_BUSIF and ASSOCIATED_RESET properties are set or propagated on clock pins of block /IO/EthernetVC707
INFO: [IP_Flow 19-6930] IPCACHE: runCacheChecks() number of threads = 8
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_Ethernet_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_RocketChip_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_SD_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_UART_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_XADC_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_axi_smc_1_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_clk_wiz_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_ethernet_stream_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_gig_ethernet_pcs_pma_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_io_axi_m_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_io_axi_s_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_mem_reset_control_0_0
INFO: [IP_Flow 19-6921] IPCACHE: Adding cache check func to thread queue for IP riscv_sys_diff_clock_buf_0
INFO: [IP_Flow 19-8020] IPCACHE: runCacheChecks() calling threadPool finishWork()
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_Ethernet_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_ethernet_stream_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_s_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_RocketChip_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_clk_wiz_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_SD_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_UART_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_XADC_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_mem_reset_control_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_sys_diff_clock_buf_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_axi_smc_1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_gig_ethernet_pcs_pma_0_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: riscv_io_axi_m_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul 23 14:07:00 2025] Launched riscv_axi_smc_1_0_synth_1, riscv_mem_reset_control_0_0_synth_1, riscv_mig_7series_0_0_synth_1, riscv_Ethernet_0_synth_1, riscv_ethernet_stream_0_0_synth_1, riscv_gig_ethernet_pcs_pma_0_0_synth_1, riscv_SD_0_synth_1, riscv_UART_0_synth_1, riscv_XADC_0_synth_1, riscv_io_axi_m_0_synth_1, riscv_io_axi_s_0_synth_1, riscv_RocketChip_0_synth_1, riscv_clk_wiz_0_0_synth_1, riscv_sys_diff_clock_buf_0_synth_1...
Run output will be captured here:
riscv_axi_smc_1_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_axi_smc_1_0_synth_1/runme.log
riscv_mem_reset_control_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_mem_reset_control_0_0_synth_1/runme.log
riscv_mig_7series_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_mig_7series_0_0_synth_1/runme.log
riscv_Ethernet_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_Ethernet_0_synth_1/runme.log
riscv_ethernet_stream_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_ethernet_stream_0_0_synth_1/runme.log
riscv_gig_ethernet_pcs_pma_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_gig_ethernet_pcs_pma_0_0_synth_1/runme.log
riscv_SD_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_SD_0_synth_1/runme.log
riscv_UART_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_UART_0_synth_1/runme.log
riscv_XADC_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_XADC_0_synth_1/runme.log
riscv_io_axi_m_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_io_axi_m_0_synth_1/runme.log
riscv_io_axi_s_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_io_axi_s_0_synth_1/runme.log
riscv_RocketChip_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_RocketChip_0_synth_1/runme.log
riscv_clk_wiz_0_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_clk_wiz_0_0_synth_1/runme.log
riscv_sys_diff_clock_buf_0_synth_1: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/riscv_sys_diff_clock_buf_0_synth_1/runme.log
[Wed Jul 23 14:07:00 2025] Launched synth_1...
Run output will be captured here: /home/name/vivado_prj/vivado-risc-v/workspace/rocket64b1_partition_test/vivado-vc707-riscv/vc707-riscv.runs/synth_1/runme.log
launch_runs: Time (s): cpu = 00:02:01 ; elapsed = 00:01:42 . Memory (MB): peak = 2412.789 ; gain = 998.582 ; free physical = 14146 ; free virtual = 38701
[Wed Jul 23 14:07:00 2025] Waiting for synth_1 to finish...
