
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.116347                       # Number of seconds simulated
sim_ticks                                116346683537                       # Number of ticks simulated
final_tick                               1171177301616                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95032                       # Simulator instruction rate (inst/s)
host_op_rate                                   123130                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3452542                       # Simulator tick rate (ticks/s)
host_mem_usage                               16906980                       # Number of bytes of host memory used
host_seconds                                 33698.85                       # Real time elapsed on the host
sim_insts                                  3202462224                       # Number of instructions simulated
sim_ops                                    4149339701                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       734464                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1537536                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2014848                       # Number of bytes read from this memory
system.physmem.bytes_read::total              4292096                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1197824                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1197824                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         5738                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12012                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        15741                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 33532                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            9358                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 9358                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        15402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data      6312720                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        15402                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     13215125                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        14302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     17317623                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                36890575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        15402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        15402                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        14302                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              45107                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10295300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10295300                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10295300                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        15402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data      6312720                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        15402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     13215125                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        14302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     17317623                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               47185874                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               139671890                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23406121                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18985900                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1995295                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9680575                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         9018557                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2520734                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92500                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102316660                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             127983591                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23406121                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11539291                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28187731                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6494795                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       2647362                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11950220                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1568265                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    137625721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.138432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.542149                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109437990     79.52%     79.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1986913      1.44%     80.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3644724      2.65%     83.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3289675      2.39%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2104176      1.53%     87.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1716454      1.25%     88.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          996142      0.72%     89.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1040912      0.76%     90.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13408735      9.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    137625721                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.167579                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.916316                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       101279342                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4002250                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27823614                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        46762                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4473745                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4049450                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          224                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154912319                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4473745                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       102094801                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1050022                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1796563                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27036411                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1174171                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153214694                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        221129                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       508011                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    216704958                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713495347                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713495347                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45000389                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33812                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4224745                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14532984                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7211454                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        82502                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1612573                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         150349789                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139753529                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       156803                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     26289948                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57691647                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    137625721                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.015461                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.560600                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79084631     57.46%     57.46% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24094485     17.51%     74.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12670009      9.21%     84.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7316865      5.32%     89.49% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8108320      5.89%     95.39% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3009154      2.19%     97.57% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2667579      1.94%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       513517      0.37%     99.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       161161      0.12%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    137625721                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         558888     68.78%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.78% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        115694     14.24%     83.02% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       137946     16.98%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117684741     84.21%     84.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1978110      1.42%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     12899673      9.23%     94.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7174099      5.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139753529                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.000585                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             812528                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005814                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    418102110                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    176673755                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136690070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140566057                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       269246                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3339549                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          206                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       120412                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4473745                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         682234                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       103599                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    150383601                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        60766                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14532984                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7211454                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         89631                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          206                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1114287                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1116767                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2231054                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137449612                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12388856                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2303917                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19562628                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19562463                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7173772                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.984089                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             136815523                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136690070                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79764792                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        223994726                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.978651                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.356101                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     27254622                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2020431                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133151976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.924728                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.694681                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     82503271     61.96%     61.96% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23463715     17.62%     79.58% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     11654572      8.75%     88.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3963911      2.98%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4882845      3.67%     94.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1709590      1.28%     96.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1204598      0.90%     97.17% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       997886      0.75%     97.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2771588      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133151976                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2771588                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           280764426                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          305241991                       # The number of ROB writes
system.switch_cpus0.timesIdled                  41890                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2046169                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.396719                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.396719                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.715964                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.715964                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618897547                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      191327645                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      144329836                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               139671890                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        20715474                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18155696                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1615657                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10269552                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10008309                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1441505                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        50627                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    109308004                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             115159706                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           20715474                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11449814                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23429673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5281625                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       1771759                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12459378                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1019669                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    138165978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.947882                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.316806                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       114736305     83.04%     83.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1177330      0.85%     83.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2158543      1.56%     85.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1809536      1.31%     86.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3319595      2.40%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3591226      2.60%     91.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          783058      0.57%     92.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          613907      0.44%     92.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         9976478      7.22%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    138165978                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.148315                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.824502                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       108460322                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      2797427                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23233270                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23222                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3651729                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2223200                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4815                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129953269                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1316                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3651729                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       108894217                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1301013                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       725356                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22811571                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       782084                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129045174                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            3                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         82020                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       471966                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    171349683                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    585492372                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    585492372                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    138248239                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        33101419                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18395                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9203                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2480489                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     21511243                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4166700                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        75258                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       927600                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         127546439                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18395                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        119824485                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        96609                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21140086                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     45420244                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           11                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    138165978                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.867250                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.478106                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     88292567     63.90%     63.90% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20310694     14.70%     78.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10193572      7.38%     85.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6695529      4.85%     90.83% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6972580      5.05%     95.87% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3610026      2.61%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1614135      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       400200      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        76675      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    138165978                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         299460     59.88%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.88% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        125786     25.15%     85.03% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        74846     14.97%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     94569493     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1002191      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9192      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20107605     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4136004      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     119824485                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.857900                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             500092                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004174                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378411646                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    148705208                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    117116658                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     120324577                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       222269                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      3890369                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          288                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       129693                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3651729                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         849331                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        47250                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    127564834                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        45285                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     21511243                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4166700                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9203                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         31177                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          173                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          288                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       782361                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       959600                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1741961                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    118537965                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     19797506                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1286517                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            23933330                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18262323                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4135824                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.848689                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             117223133                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            117116658                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         67646188                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        160536233                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.838513                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421376                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     92911496                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    105521811                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22043926                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18384                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1620052                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    134514249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.784466                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.660622                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     95329890     70.87%     70.87% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15201570     11.30%     82.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10995791      8.17%     90.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2455501      1.83%     92.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2793068      2.08%     94.25% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       990652      0.74%     94.98% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4155103      3.09%     98.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       835386      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1757288      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    134514249                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     92911496                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     105521811                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              21657875                       # Number of memory references committed
system.switch_cpus1.commit.loads             17620868                       # Number of loads committed
system.switch_cpus1.commit.membars               9192                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16526840                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         92107486                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1424386                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1757288                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           260322698                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          258783301                       # The number of ROB writes
system.switch_cpus1.timesIdled                  37035                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1505912                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           92911496                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            105521811                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     92911496                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.503279                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.503279                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.665213                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.665213                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       548446692                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      153831915                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      136347135                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18384                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               139671890                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23252712                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     18847451                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2014344                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9276982                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         8918976                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2484452                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        89308                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    101339508                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             127975793                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23252712                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11403428                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27962906                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6550960                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       2887314                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         11827654                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1626794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    136681418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.143445                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.557574                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       108718512     79.54%     79.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2632427      1.93%     81.47% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2006209      1.47%     82.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4920071      3.60%     86.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1107834      0.81%     87.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1588529      1.16%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1198546      0.88%     89.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          756919      0.55%     89.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13752371     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    136681418                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.166481                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.916260                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       100156867                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4432055                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27531379                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       110696                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4450416                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4009650                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        41280                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154416378                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        76407                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4450416                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       101005809                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1247085                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1759125                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26783836                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1435142                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     152822393                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        15532                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        266725                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       596396                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       145086                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    214678812                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    711784078                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    711784078                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169330110                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        45348688                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37479                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        21076                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          4933217                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14766106                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7195056                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121997                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1599010                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         150093499                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37468                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139347776                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       188631                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     27514531                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     59673250                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4664                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    136681418                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.019508                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.565892                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     78336729     57.31%     57.31% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     24505115     17.93%     75.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11455060      8.38%     83.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8403714      6.15%     89.77% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7473761      5.47%     95.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2965510      2.17%     97.41% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2939121      2.15%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       455185      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       147223      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    136681418                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         560606     68.53%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.53% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        115906     14.17%     82.70% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       141489     17.30%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    116956981     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2094224      1.50%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16402      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13154147      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7126022      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139347776                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.997679                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             818001                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005870                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    416383602                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    177645918                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    135838962                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140165777                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       341738                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3621854                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1045                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          420                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       225331                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4450416                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         782893                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        90258                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    150130967                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        60291                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14766106                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7195056                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        21066                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         78651                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          420                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1093256                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1153028                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2246284                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    136836318                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12641930                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2511458                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19766179                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19432919                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7124249                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.979698                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136017604                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            135838962                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         81483458                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        225783071                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.972558                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360893                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99200229                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121827518                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28304788                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32804                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2017732                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    132231002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.921323                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.694017                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     82265952     62.21%     62.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23375843     17.68%     79.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10300433      7.79%     87.68% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5399537      4.08%     91.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4303299      3.25%     95.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1546290      1.17%     96.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1314259      0.99%     97.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       981114      0.74%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2744275      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    132231002                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99200229                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121827518                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18113973                       # Number of memory references committed
system.switch_cpus2.commit.loads             11144248                       # Number of loads committed
system.switch_cpus2.commit.membars              16402                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17504313                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109771022                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2480253                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2744275                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           279619033                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          304715274                       # The number of ROB writes
system.switch_cpus2.timesIdled                  68060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2990472                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99200229                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121827518                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99200229                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.407980                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.407980                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.710238                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.710238                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       617008220                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      189201635                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144418558                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32804                       # number of misc regfile writes
system.l2.replacements                          33534                       # number of replacements
system.l2.tagsinuse                             32768                       # Cycle average of tags in use
system.l2.total_refs                           933373                       # Total number of references to valid blocks.
system.l2.sampled_refs                          66302                       # Sample count of references to valid blocks.
system.l2.avg_refs                          14.077599                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           834.355087                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     10.593261                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2502.559249                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     10.033546                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   5302.770251                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst      9.977854                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   5501.183353                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           4971.006293                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7673.967174                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data           5951.553932                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.025462                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000323                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.076372                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000306                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.161828                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000304                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.167883                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.151703                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.234191                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.181627                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        33105                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        33874                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        56794                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  123773                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            38944                       # number of Writeback hits
system.l2.Writeback_hits::total                 38944                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        33105                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        33874                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        56794                       # number of demand (read+write) hits
system.l2.demand_hits::total                   123773                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        33105                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        33874                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        56794                       # number of overall hits
system.l2.overall_hits::total                  123773                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         5738                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data        12012                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data        15742                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 33533                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         5738                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data        12012                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data        15742                       # number of demand (read+write) misses
system.l2.demand_misses::total                  33533                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         5738                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data        12012                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data        15742                       # number of overall misses
system.l2.overall_misses::total                 33533                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2361456                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data   1181197781                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2611167                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data   2379555660                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2185404                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data   3070016521                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total      6637927989                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2361456                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data   1181197781                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2611167                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data   2379555660                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2185404                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data   3070016521                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       6637927989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2361456                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data   1181197781                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2611167                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data   2379555660                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2185404                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data   3070016521                       # number of overall miss cycles
system.l2.overall_miss_latency::total      6637927989                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38843                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        45886                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        72536                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              157306                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        38944                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             38944                       # number of Writeback accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38843                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        45886                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        72536                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               157306                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38843                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        45886                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        72536                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              157306                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.147723                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.261779                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.217023                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.213171                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.147723                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.261779                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.217023                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.213171                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.147723                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.261779                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.217023                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.213171                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 168675.428571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 205855.312130                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 186511.928571                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 198098.206793                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst       168108                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 195020.742028                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 197952.106552                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 168675.428571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 205855.312130                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 186511.928571                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 198098.206793                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst       168108                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 195020.742028                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 197952.106552                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 168675.428571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 205855.312130                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 186511.928571                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 198098.206793                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst       168108                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 195020.742028                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 197952.106552                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9358                       # number of writebacks
system.l2.writebacks::total                      9358                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         5738                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data        12012                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data        15742                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            33533                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         5738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data        12012                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data        15742                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             33533                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         5738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data        12012                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data        15742                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            33533                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      1544775                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    847086815                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1794445                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data   1679591833                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      1429112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data   2152901383                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total   4684348363                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      1544775                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    847086815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1794445                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data   1679591833                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      1429112                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data   2152901383                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4684348363                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      1544775                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    847086815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1794445                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data   1679591833                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      1429112                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data   2152901383                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4684348363                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.147723                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.261779                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.217023                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.213171                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.147723                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.261779                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.217023                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.213171                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.147723                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.261779                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.217023                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.213171                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 110341.071429                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 147627.538341                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 128174.642857                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 139826.159923                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 109931.692308                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 136761.617520                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 139693.685713                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 110341.071429                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 147627.538341                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 128174.642857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 139826.159923                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 109931.692308                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 136761.617520                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 139693.685713                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 110341.071429                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 147627.538341                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 128174.642857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 139826.159923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 109931.692308                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 136761.617520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 139693.685713                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996523                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011957853                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2185654.110151                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996523                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11950204                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11950204                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11950204                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11950204                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11950204                       # number of overall hits
system.cpu0.icache.overall_hits::total       11950204                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2860124                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2860124                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2860124                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2860124                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2860124                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2860124                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11950220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11950220                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11950220                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11950220                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11950220                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11950220                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 178757.750000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 178757.750000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 178757.750000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 178757.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 178757.750000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 178757.750000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2477656                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2477656                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2477656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2477656                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2477656                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2477656                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 176975.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 176975.428571                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 176975.428571                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 176975.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 176975.428571                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 176975.428571                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38843                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               168060730                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39099                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4298.338321                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.607613                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.392387                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904717                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095283                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9318854                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9318854                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16376631                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16376631                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16376631                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16376631                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       117561                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       117561                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       117561                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        117561                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       117561                       # number of overall misses
system.cpu0.dcache.overall_misses::total       117561                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  12948352345                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  12948352345                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  12948352345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  12948352345                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  12948352345                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  12948352345                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9436415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9436415                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16494192                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16494192                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16494192                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16494192                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.012458                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007127                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007127                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 110141.563486                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 110141.563486                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 110141.563486                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 110141.563486                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 110141.563486                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 110141.563486                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8799                       # number of writebacks
system.cpu0.dcache.writebacks::total             8799                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        78718                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        78718                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        78718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        78718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        78718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        78718                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38843                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38843                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38843                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38843                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38843                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   3388775090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   3388775090                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   3388775090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   3388775090                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   3388775090                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   3388775090                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.004116                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002355                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002355                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 87242.877481                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 87242.877481                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 87242.877481                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 87242.877481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 87242.877481                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 87242.877481                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.990466                       # Cycle average of tags in use
system.cpu1.icache.total_refs               920728903                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1701901.853974                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.990466                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022421                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866972                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12459362                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12459362                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12459362                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12459362                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12459362                       # number of overall hits
system.cpu1.icache.overall_hits::total       12459362                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3116695                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3116695                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3116695                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3116695                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3116695                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3116695                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12459378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12459378                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12459378                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12459378                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12459378                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12459378                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 194793.437500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 194793.437500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 194793.437500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 194793.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 194793.437500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 194793.437500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2727367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2727367                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2727367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2727367                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2727367                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2727367                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 194811.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 194811.928571                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 194811.928571                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 194811.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 194811.928571                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 194811.928571                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 45886                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               226318025                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 46142                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4904.816111                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   213.088478                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    42.911522                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.832377                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.167623                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     17920204                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       17920204                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4018608                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4018608                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9205                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9205                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9192                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9192                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     21938812                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        21938812                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     21938812                       # number of overall hits
system.cpu1.dcache.overall_hits::total       21938812                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       168828                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       168828                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       168828                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        168828                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       168828                       # number of overall misses
system.cpu1.dcache.overall_misses::total       168828                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  19743697786                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  19743697786                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  19743697786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  19743697786                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  19743697786                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  19743697786                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18089032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18089032                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4018608                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4018608                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9205                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9192                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9192                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22107640                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22107640                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22107640                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22107640                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009333                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009333                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007637                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007637                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 116945.635712                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 116945.635712                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 116945.635712                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 116945.635712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 116945.635712                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 116945.635712                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9992                       # number of writebacks
system.cpu1.dcache.writebacks::total             9992                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       122942                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       122942                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       122942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       122942                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       122942                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       122942                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        45886                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        45886                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        45886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        45886                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        45886                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        45886                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4693981838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4693981838                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4693981838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4693981838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4693981838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4693981838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002537                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002076                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002076                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 102296.601098                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 102296.601098                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 102296.601098                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 102296.601098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 102296.601098                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 102296.601098                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996162                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013948321                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2044250.647177                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996162                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11827636                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11827636                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11827636                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11827636                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11827636                       # number of overall hits
system.cpu2.icache.overall_hits::total       11827636                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           18                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           18                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           18                       # number of overall misses
system.cpu2.icache.overall_misses::total           18                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2945035                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2945035                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2945035                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2945035                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2945035                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2945035                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11827654                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11827654                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11827654                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11827654                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11827654                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11827654                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 163613.055556                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 163613.055556                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 163613.055556                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 163613.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 163613.055556                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 163613.055556                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            5                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            5                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2293504                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2293504                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2293504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2293504                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2293504                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2293504                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 176423.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 176423.384615                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 176423.384615                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 176423.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 176423.384615                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 176423.384615                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 72534                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               179775699                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 72790                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2469.785671                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.447912                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.552088                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.900187                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.099813                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9519080                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9519080                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6936921                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6936921                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20853                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20853                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16402                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16402                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16456001                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16456001                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16456001                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16456001                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       174054                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       174054                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       174054                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        174054                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       174054                       # number of overall misses
system.cpu2.dcache.overall_misses::total       174054                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  18788754546                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  18788754546                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  18788754546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  18788754546                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  18788754546                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  18788754546                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9693134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9693134                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6936921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6936921                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20853                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16402                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16402                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16630055                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16630055                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16630055                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16630055                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.017956                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.017956                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010466                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010466                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010466                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010466                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 107947.846910                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 107947.846910                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 107947.846910                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 107947.846910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 107947.846910                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 107947.846910                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        20153                       # number of writebacks
system.cpu2.dcache.writebacks::total            20153                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       101518                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       101518                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       101518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       101518                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       101518                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       101518                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        72536                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        72536                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        72536                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        72536                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        72536                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        72536                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   6924308499                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   6924308499                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   6924308499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   6924308499                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   6924308499                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   6924308499                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007483                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004362                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004362                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 95460.302457                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 95460.302457                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 95460.302457                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 95460.302457                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 95460.302457                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 95460.302457                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
