// Seed: 4139521425
module module_0 ();
  bit id_1, id_2, id_3;
  reg \id_4 , id_5;
  initial
    if (-1) begin : LABEL_0
      id_2 = id_2.id_1;
      begin : LABEL_0
        id_1 <= 1;
      end
    end
  assign id_3 = id_5;
  wire id_6, id_7;
  for (id_8 = 1'b0 != id_1; -1'b0; id_7 = id_6) wire id_9;
endmodule
module module_1 (
    output wor   id_0,
    output uwire id_1,
    input  wor   id_2
);
  wand id_4;
  module_0 modCall_1 ();
  assign modCall_1.type_10 = 0;
  assign id_0 = -1;
  assign id_1 = id_4;
  wire id_5;
endmodule
