// Seed: 1127755257
module module_0 (
    output tri1 id_0,
    input  wor  id_1
    , id_4,
    input  tri0 id_2
);
  wire id_5, id_6;
  wire id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input supply1 id_1,
    input wand id_2,
    output wand id_3,
    output uwire id_4,
    input wand id_5,
    input wand id_6
);
  assign id_4 = id_6;
  tri  id_8;
  tri0 id_9 = id_2;
  id_10 :
  assert property (@(posedge id_0 or 1) 1)
  else begin : id_11
    $display(1'b0, id_5);
    if (id_1) id_9 = id_8;
    else begin
      id_12(.id_0(id_9), .id_1(1), .id_2(1), .id_3(1'b0));
    end
  end
  wire id_13;
  module_0(
      id_9, id_6, id_1
  );
  assign id_13 = 1;
endmodule
