blk_mem_gen_v8_4.v,verilog,blk_mem_gen_v8_4_7,../../../ipstatic/simulation/blk_mem_gen_v8_4.v,
char_mem.v,verilog,xil_defaultlib,../../../../Lab5a.gen/sources_1/ip/char_mem/sim/char_mem.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
