Flow report for experiment1
Tue May 28 15:50:11 2019
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Flow Summary                                                                     ;
+-------------------------------+--------------------------------------------------+
; Flow Status                   ; Successful - Tue May 28 15:50:08 2019            ;
; Quartus II 64-Bit Version     ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                 ; experiment1                                      ;
; Top-level Entity Name         ; experiment1                                      ;
; Family                        ; Stratix II                                       ;
; Device                        ; EP2S90F1020I4                                    ;
; Timing Models                 ; Final                                            ;
; Logic utilization             ; 1 %                                              ;
;     Combinational ALUTs       ; 338 / 72,768 ( < 1 % )                           ;
;     Dedicated logic registers ; 896 / 72,768 ( 1 % )                             ;
; Total registers               ; 896                                              ;
; Total pins                    ; 31 / 759 ( 4 % )                                 ;
; Total virtual pins            ; 0                                                ;
; Total block memory bits       ; 192,512 / 4,520,448 ( 4 % )                      ;
; DSP block 9-bit elements      ; 0 / 384 ( 0 % )                                  ;
; Total PLLs                    ; 1 / 12 ( 8 % )                                   ;
; Total DLLs                    ; 0 / 2 ( 0 % )                                    ;
+-------------------------------+--------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 05/28/2019 15:49:11 ;
; Main task         ; Compilation         ;
; Revision Name     ; experiment1         ;
+-------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                                                                                                ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; Assignment Name                     ; Value                                                                                                                                                                    ; Default Value ; Entity Name ; Section Id       ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+
; COMPILER_SIGNATURE_ID               ; 66619474652973.155902975119572                                                                                                                                           ; --            ; --          ; --               ;
; ENABLE_SIGNALTAP                    ; On                                                                                                                                                                       ; --            ; --          ; --               ;
; IP_TOOL_NAME                        ; ROM: 1-PORT                                                                                                                                                              ; --            ; --          ; --               ;
; IP_TOOL_NAME                        ; ALTPLL                                                                                                                                                                   ; --            ; --          ; --               ;
; IP_TOOL_NAME                        ; ROM: 1-PORT                                                                                                                                                              ; --            ; --          ; --               ;
; IP_TOOL_VERSION                     ; 13.0                                                                                                                                                                     ; --            ; --          ; --               ;
; IP_TOOL_VERSION                     ; 13.0                                                                                                                                                                     ; --            ; --          ; --               ;
; IP_TOOL_VERSION                     ; 13.0                                                                                                                                                                     ; --            ; --          ; --               ;
; MAX_CORE_JUNCTION_TEMP              ; 100                                                                                                                                                                      ; --            ; --          ; --               ;
; MIN_CORE_JUNCTION_TEMP              ; -40                                                                                                                                                                      ; --            ; --          ; --               ;
; MISC_FILE                           ; sin256_bb.v                                                                                                                                                              ; --            ; --          ; --               ;
; MISC_FILE                           ; pll_bb.v                                                                                                                                                                 ; --            ; --          ; --               ;
; MISC_FILE                           ; pll.ppf                                                                                                                                                                  ; --            ; --          ; --               ;
; MISC_FILE                           ; pll_syn.v                                                                                                                                                                ; --            ; --          ; --               ;
; MISC_FILE                           ; sin_2048_bb.v                                                                                                                                                            ; --            ; --          ; --               ;
; PARTITION_COLOR                     ; 16764057                                                                                                                                                                 ; --            ; --          ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL ; PLACEMENT_AND_ROUTING                                                                                                                                                    ; --            ; --          ; Top              ;
; PARTITION_NETLIST_TYPE              ; SOURCE                                                                                                                                                                   ; --            ; --          ; Top              ;
; PROJECT_OUTPUT_DIRECTORY            ; output_files                                                                                                                                                             ; --            ; --          ; --               ;
; SLD_FILE                            ; G:/workspace/github/Radar-Signal-Generation-and-Processing-Experiment/FPGA/experiment1/output_files/stp3_auto_stripped.stp                                               ; --            ; --          ; --               ;
; SLD_NODE_CREATOR_ID                 ; 110                                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                ; sld_signaltap                                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_INFO=805334528                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_POWER_UP_TRIGGER=0                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                                                                                                               ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_FLOW_USE_GENERATED=0                                                                                                                                           ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_STATE_BITS=11                                                                                                                                                        ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_BUFFER_FULL_STOP=1                                                                                                                                                   ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_CURRENT_RESOURCE_WIDTH=1                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL=1                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_IN_ENABLED=0                                                                                                                                                 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ADVANCED_TRIGGER_ENTITY=basic,1,                                                                                                                                     ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                                                                                                             ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_ENABLE_ADVANCED_TRIGGER=0                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_RAM_BLOCK_TYPE=AUTO                                                                                                                                                  ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SEGMENT_SIZE=4096                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_SAMPLE_DEPTH=4096                                                                                                                                                    ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_DATA_BITS=41                                                                                                                                                         ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_TRIGGER_BITS=41                                                                                                                                                      ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK=00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_INVERSION_MASK_LENGTH=149                                                                                                                                            ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_LOWORD=25428                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT       ; SLD_NODE_CRC_HIWORD=26429                                                                                                                                                ; --            ; --          ; auto_signaltap_0 ;
; USE_SIGNALTAP_FILE                  ; output_files/stp3.stp                                                                                                                                                    ; --            ; --          ; --               ;
+-------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------+-------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                             ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name               ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis      ; 00:00:09     ; 1.0                     ; 4716 MB             ; 00:00:08                           ;
; Fitter                    ; 00:00:33     ; 1.3                     ; 5456 MB             ; 00:00:34                           ;
; Assembler                 ; 00:00:11     ; 1.0                     ; 4682 MB             ; 00:00:10                           ;
; TimeQuest Timing Analyzer ; 00:00:01     ; 1.0                     ; 4623 MB             ; 00:00:02                           ;
; Total                     ; 00:00:54     ; --                      ; --                  ; 00:00:54                           ;
+---------------------------+--------------+-------------------------+---------------------+------------------------------------+


+----------------------------------------------------------------------------------------+
; Flow OS Summary                                                                        ;
+---------------------------+------------------+-----------+------------+----------------+
; Module Name               ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+---------------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis      ; LCG              ; Windows 7 ; 6.2        ; x86_64         ;
; Fitter                    ; LCG              ; Windows 7 ; 6.2        ; x86_64         ;
; Assembler                 ; LCG              ; Windows 7 ; 6.2        ; x86_64         ;
; TimeQuest Timing Analyzer ; LCG              ; Windows 7 ; 6.2        ; x86_64         ;
+---------------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off experiment1 -c experiment1
quartus_fit --read_settings_files=off --write_settings_files=off experiment1 -c experiment1
quartus_asm --read_settings_files=off --write_settings_files=off experiment1 -c experiment1
quartus_sta experiment1 -c experiment1



