/// Auto-generated code for ATSAMV71Q21
/// Generated by Alloy Code Generator
/// Source: atmel_samv71.json
/// DO NOT EDIT - Changes will be overwritten
///
/// Generated: 2025-11-04
#ifndef ALLOY_GENERATED_ATSAMV71Q21_PERIPHERALS_HPP
#define ALLOY_GENERATED_ATSAMV71Q21_PERIPHERALS_HPP

#include <cstdint>

namespace alloy::generated::atsamv71q21 {

/// Memory map
namespace memory {
    constexpr uint32_t FLASH_BASE = 0x00400000;
    constexpr uint32_t FLASH_SIZE = 2048 * 1024;
    constexpr uint32_t RAM_BASE   = 0x20000000;
    constexpr uint32_t RAM_SIZE   = 384 * 1024;
}

// ============================================================================
// MCU Resource Metadata
// ============================================================================

/// MCU capabilities and resource availability
namespace traits {
    // Flash and RAM
    constexpr uint32_t flash_size_kb = 2048;
    constexpr uint32_t ram_size_kb = 384;

    // Peripheral availability
    constexpr bool has_acc = true;
    constexpr uint32_t num_acc_instances = 1;
    constexpr bool has_crypto = true;
    constexpr uint32_t num_crypto_instances = 1;
    constexpr bool has_afec0 = true;
    constexpr uint32_t num_afec0_instances = 1;
    constexpr bool has_afec1 = true;
    constexpr uint32_t num_afec1_instances = 1;
    constexpr bool has_chipid = true;
    constexpr uint32_t num_chipid_instances = 1;
    constexpr bool has_dac = true;
    constexpr uint32_t num_dac_instances = 1;
    constexpr bool has_efc = true;
    constexpr uint32_t num_efc_instances = 1;
    constexpr bool has_gmac = true;
    constexpr uint32_t num_gmac_instances = 1;
    constexpr bool has_gpbr = true;
    constexpr uint32_t num_gpbr_instances = 1;
    constexpr bool has_hsmci = true;
    constexpr uint32_t num_hsmci_instances = 1;
    constexpr bool has_icm = true;
    constexpr uint32_t num_icm_instances = 1;
    constexpr bool has_isi = true;
    constexpr uint32_t num_isi_instances = 1;
    constexpr bool has_matrix = true;
    constexpr uint32_t num_matrix_instances = 1;
    constexpr bool has_can = true;
    constexpr uint32_t num_can_instances = 2;
    constexpr bool has_pioa = true;
    constexpr uint32_t num_pioa_instances = 1;
    constexpr bool has_piob = true;
    constexpr uint32_t num_piob_instances = 1;
    constexpr bool has_pioc = true;
    constexpr uint32_t num_pioc_instances = 1;
    constexpr bool has_piod = true;
    constexpr uint32_t num_piod_instances = 1;
    constexpr bool has_pioe = true;
    constexpr uint32_t num_pioe_instances = 1;
    constexpr bool has_pmc = true;
    constexpr uint32_t num_pmc_instances = 1;
    constexpr bool has_pwm = true;
    constexpr uint32_t num_pwm_instances = 2;
    constexpr bool has_spi = true;
    constexpr uint32_t num_spi_instances = 3;
    constexpr bool has_rstc = true;
    constexpr uint32_t num_rstc_instances = 1;
    constexpr bool has_wdg = true;
    constexpr uint32_t num_wdg_instances = 2;
    constexpr bool has_rtc = true;
    constexpr uint32_t num_rtc_instances = 1;
    constexpr bool has_rtt = true;
    constexpr uint32_t num_rtt_instances = 1;
    constexpr bool has_sdramc = true;
    constexpr uint32_t num_sdramc_instances = 1;
    constexpr bool has_smc = true;
    constexpr uint32_t num_smc_instances = 1;
    constexpr bool has_ssc = true;
    constexpr uint32_t num_ssc_instances = 1;
    constexpr bool has_supc = true;
    constexpr uint32_t num_supc_instances = 1;
    constexpr bool has_tim = true;
    constexpr uint32_t num_tim_instances = 4;
    constexpr bool has_rng = true;
    constexpr uint32_t num_rng_instances = 1;
    constexpr bool has_i2c = true;
    constexpr uint32_t num_i2c_instances = 3;
    constexpr bool has_usart = true;
    constexpr uint32_t num_usart_instances = 8;
    constexpr bool has_usb = true;
    constexpr uint32_t num_usb_instances = 1;
    constexpr bool has_utmi = true;
    constexpr uint32_t num_utmi_instances = 1;
    constexpr bool has_dma = true;
    constexpr uint32_t num_dma_instances = 1;
    constexpr bool has_scnscb = true;
    constexpr uint32_t num_scnscb_instances = 1;
    constexpr bool has_scb = true;
    constexpr uint32_t num_scb_instances = 1;
    constexpr bool has_systick = true;
    constexpr uint32_t num_systick_instances = 1;
    constexpr bool has_nvic = true;
    constexpr uint32_t num_nvic_instances = 1;
    constexpr bool has_mpu = true;
    constexpr uint32_t num_mpu_instances = 1;
    constexpr bool has_fpu = true;
    constexpr uint32_t num_fpu_instances = 1;

    // Helper templates for compile-time validation
    template<typename T>
    struct peripheral_count;

    template<>
    struct peripheral_count<struct acc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct crypto_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct afec0_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct afec1_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct chipid_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct dac_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct efc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct gmac_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct gpbr_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct hsmci_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct icm_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct isi_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct matrix_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct can_tag> {
        static constexpr uint32_t value = 2;
    };
    template<>
    struct peripheral_count<struct pioa_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct piob_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct pioc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct piod_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct pioe_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct pmc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct pwm_tag> {
        static constexpr uint32_t value = 2;
    };
    template<>
    struct peripheral_count<struct spi_tag> {
        static constexpr uint32_t value = 3;
    };
    template<>
    struct peripheral_count<struct rstc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct wdg_tag> {
        static constexpr uint32_t value = 2;
    };
    template<>
    struct peripheral_count<struct rtc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct rtt_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct sdramc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct smc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct ssc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct supc_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct tim_tag> {
        static constexpr uint32_t value = 4;
    };
    template<>
    struct peripheral_count<struct rng_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct i2c_tag> {
        static constexpr uint32_t value = 3;
    };
    template<>
    struct peripheral_count<struct usart_tag> {
        static constexpr uint32_t value = 8;
    };
    template<>
    struct peripheral_count<struct usb_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct utmi_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct dma_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct scnscb_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct scb_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct systick_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct nvic_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct mpu_tag> {
        static constexpr uint32_t value = 1;
    };
    template<>
    struct peripheral_count<struct fpu_tag> {
        static constexpr uint32_t value = 1;
    };

    // GPIO-specific traits

    // USART-specific traits
    constexpr bool has_uart0 = true;
    constexpr bool has_uart1 = true;
    constexpr bool has_uart2 = true;
    constexpr bool has_uart3 = true;
    constexpr bool has_uart4 = true;
    constexpr bool has_usart0 = true;
    constexpr bool has_usart1 = true;
    constexpr bool has_usart2 = true;
}

// ============================================================================
// ACC Peripheral
// ============================================================================

namespace acc {
    /// Base addresses
    constexpr uint32_t ACC_BASE = 0x40044000;

    /// ACC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t IER;  ///< Offset: 0x24 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x28 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x2C - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x30 - Interrupt Status Register
        volatile uint32_t ACR;  ///< Offset: 0x94 - Analog Control Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* ACC = reinterpret_cast<Registers*>(ACC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t SWRST = (1U << 0);  ///< Software Reset
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t SELMINUS = (3 << 0);  ///< Selection for Minus Comparator Input
        constexpr uint32_t SELPLUS = (3 << 4);  ///< Selection For Plus Comparator Input
        constexpr uint32_t ACEN = (1U << 8);  ///< Analog Comparator Enable
        constexpr uint32_t EDGETYP = (2 << 9);  ///< Edge Type
        constexpr uint32_t INV = (1U << 12);  ///< Invert Comparator Output
        constexpr uint32_t SELFS = (1U << 13);  ///< Selection Of Fault Source
        constexpr uint32_t FE = (1U << 14);  ///< Fault Enable
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t CE = (1U << 0);  ///< Comparison Edge
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t CE = (1U << 0);  ///< Comparison Edge
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t CE = (1U << 0);  ///< Comparison Edge
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t CE = (1U << 0);  ///< Comparison Edge (cleared on read)
        constexpr uint32_t SCO = (1U << 1);  ///< Synchronized Comparator Output
        constexpr uint32_t MASK = (1U << 31);  ///< Flag Mask
    }

    /// ACR Register bits
    namespace acr_bits {
        constexpr uint32_t ISEL = (1U << 0);  ///< Current Selection
        constexpr uint32_t HYST = (2 << 1);  ///< Hysteresis Selection
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
    }

}

// ============================================================================
// CRYPTO Peripheral
// ============================================================================

namespace crypto {
    /// Base addresses
    constexpr uint32_t AES_BASE = 0x4006C000;

    /// CRYPTO Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t IER;  ///< Offset: 0x10 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x14 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x18 - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x1C - Interrupt Status Register
        volatile uint32_t KEYWR__;  ///< Offset: 0x20 - Key Word Register 0 (renamed from KEYWR__)
        volatile uint32_t IDATAR__;  ///< Offset: 0x40 - Input Data Register 0 (renamed from IDATAR__)
        volatile uint32_t ODATAR__;  ///< Offset: 0x50 - Output Data Register 0 (renamed from ODATAR__)
        volatile uint32_t IVR__;  ///< Offset: 0x60 - Initialization Vector Register 0 (renamed from IVR__)
        volatile uint32_t AADLENR;  ///< Offset: 0x70 - Additional Authenticated Data Length Register
        volatile uint32_t CLENR;  ///< Offset: 0x74 - Plaintext/Ciphertext Length Register
        volatile uint32_t GHASHR__;  ///< Offset: 0x78 - GCM Intermediate Hash Word Register 0 (renamed from GHASHR__)
        volatile uint32_t TAGR__;  ///< Offset: 0x88 - GCM Authentication Tag Word Register 0 (renamed from TAGR__)
        volatile uint32_t CTRR;  ///< Offset: 0x98 - GCM Encryption Counter Value Register
        volatile uint32_t GCMHR__;  ///< Offset: 0x9C - GCM H Word Register 0 (renamed from GCMHR__)
    };

    /// Peripheral instances
    inline Registers* AES = reinterpret_cast<Registers*>(AES_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t START = (1U << 0);  ///< Start Processing
        constexpr uint32_t SWRST = (1U << 8);  ///< Software Reset
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t CIPHER = (1U << 0);  ///< Processing Mode
        constexpr uint32_t GTAGEN = (1U << 1);  ///< GCM Automatic Tag Generation Enable
        constexpr uint32_t DUALBUFF = (1U << 3);  ///< Dual Input Buffer
        constexpr uint32_t PROCDLY = (4 << 4);  ///< Processing Delay
        constexpr uint32_t SMOD = (2 << 8);  ///< Start Mode
        constexpr uint32_t KEYSIZE = (2 << 10);  ///< Key Size
        constexpr uint32_t OPMOD = (3 << 12);  ///< Operating Mode
        constexpr uint32_t LOD = (1U << 15);  ///< Last Output Data Mode
        constexpr uint32_t CFBS = (3 << 16);  ///< Cipher Feedback Data Size
        constexpr uint32_t CKEY = (4 << 20);  ///< Countermeasure Key
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Enable
        constexpr uint32_t URAD = (1U << 8);  ///< Unspecified Register Access Detection Interrupt Enable
        constexpr uint32_t TAGRDY = (1U << 16);  ///< GCM Tag Ready Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Disable
        constexpr uint32_t URAD = (1U << 8);  ///< Unspecified Register Access Detection Interrupt Disable
        constexpr uint32_t TAGRDY = (1U << 16);  ///< GCM Tag Ready Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Mask
        constexpr uint32_t URAD = (1U << 8);  ///< Unspecified Register Access Detection Interrupt Mask
        constexpr uint32_t TAGRDY = (1U << 16);  ///< GCM Tag Ready Interrupt Mask
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready (cleared by setting bit START or bit SWRST in AES_CR or by reading AES_ODATARx)
        constexpr uint32_t URAD = (1U << 8);  ///< Unspecified Register Access Detection Status (cleared by writing SWRST in AES_CR)
        constexpr uint32_t URAT = (4 << 12);  ///< Unspecified Register Access (cleared by writing SWRST in AES_CR)
        constexpr uint32_t TAGRDY = (1U << 16);  ///< GCM Tag Ready
    }

    /// KEYWR__ Register bits
    namespace keywr___bits {
        constexpr uint32_t KEYW = (32 << 0);  ///< Key Word
    }

    /// IDATAR__ Register bits
    namespace idatar___bits {
        constexpr uint32_t IDATA = (32 << 0);  ///< Input Data Word
    }

    /// ODATAR__ Register bits
    namespace odatar___bits {
        constexpr uint32_t ODATA = (32 << 0);  ///< Output Data
    }

    /// IVR__ Register bits
    namespace ivr___bits {
        constexpr uint32_t IV = (32 << 0);  ///< Initialization Vector
    }

    /// AADLENR Register bits
    namespace aadlenr_bits {
        constexpr uint32_t AADLEN = (32 << 0);  ///< Additional Authenticated Data Length
    }

    /// CLENR Register bits
    namespace clenr_bits {
        constexpr uint32_t CLEN = (32 << 0);  ///< Plaintext/Ciphertext Length
    }

    /// GHASHR__ Register bits
    namespace ghashr___bits {
        constexpr uint32_t GHASH = (32 << 0);  ///< Intermediate GCM Hash Word x
    }

    /// TAGR__ Register bits
    namespace tagr___bits {
        constexpr uint32_t TAG = (32 << 0);  ///< GCM Authentication Tag x
    }

    /// CTRR Register bits
    namespace ctrr_bits {
        constexpr uint32_t CTR = (32 << 0);  ///< GCM Encryption Counter
    }

    /// GCMHR__ Register bits
    namespace gcmhr___bits {
        constexpr uint32_t H = (32 << 0);  ///< GCM H Word x
    }

}

// ============================================================================
// AFEC0 Peripheral
// ============================================================================

namespace afec0 {
    /// Base addresses
    constexpr uint32_t AFEC0_BASE = 0x4003C000;

    /// AFEC0 Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - AFEC Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - AFEC Mode Register
        volatile uint32_t EMR;  ///< Offset: 0x08 - AFEC Extended Mode Register
        volatile uint32_t SEQ1R;  ///< Offset: 0x0C - AFEC Channel Sequence 1 Register
        volatile uint32_t SEQ2R;  ///< Offset: 0x10 - AFEC Channel Sequence 2 Register
        volatile uint32_t CHER;  ///< Offset: 0x14 - AFEC Channel Enable Register
        volatile uint32_t CHDR;  ///< Offset: 0x18 - AFEC Channel Disable Register
        volatile uint32_t CHSR;  ///< Offset: 0x1C - AFEC Channel Status Register
        volatile uint32_t LCDR;  ///< Offset: 0x20 - AFEC Last Converted Data Register
        volatile uint32_t IER;  ///< Offset: 0x24 - AFEC Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x28 - AFEC Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x2C - AFEC Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x30 - AFEC Interrupt Status Register
        volatile uint32_t OVER;  ///< Offset: 0x4C - AFEC Overrun Status Register
        volatile uint32_t CWR;  ///< Offset: 0x50 - AFEC Compare Window Register
        volatile uint32_t CGR;  ///< Offset: 0x54 - AFEC Channel Gain Register
        volatile uint32_t DIFFR;  ///< Offset: 0x60 - AFEC Channel Differential Register
        volatile uint32_t CSELR;  ///< Offset: 0x64 - AFEC Channel Selection Register
        volatile uint32_t CDR;  ///< Offset: 0x68 - AFEC Channel Data Register
        volatile uint32_t COCR;  ///< Offset: 0x6C - AFEC Channel Offset Compensation Register
        volatile uint32_t TEMPMR;  ///< Offset: 0x70 - AFEC Temperature Sensor Mode Register
        volatile uint32_t TEMPCWR;  ///< Offset: 0x74 - AFEC Temperature Compare Window Register
        volatile uint32_t ACR;  ///< Offset: 0x94 - AFEC Analog Control Register
        volatile uint32_t SHMR;  ///< Offset: 0xA0 - AFEC Sample & Hold Mode Register
        volatile uint32_t COSR;  ///< Offset: 0xD0 - AFEC Correction Select Register
        volatile uint32_t CVR;  ///< Offset: 0xD4 - AFEC Correction Values Register
        volatile uint32_t CECR;  ///< Offset: 0xD8 - AFEC Channel Error Correction Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - AFEC Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - AFEC Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* AFEC0 = reinterpret_cast<Registers*>(AFEC0_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t SWRST = (1U << 0);  ///< Software Reset
        constexpr uint32_t START = (1U << 1);  ///< Start Conversion
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t TRGEN = (1U << 0);  ///< Trigger Enable
        constexpr uint32_t TRGSEL = (3 << 1);  ///< Trigger Selection
        constexpr uint32_t SLEEP = (1U << 5);  ///< Sleep Mode
        constexpr uint32_t FWUP = (1U << 6);  ///< Fast Wake-up
        constexpr uint32_t FREERUN = (1U << 7);  ///< Free Run Mode
        constexpr uint32_t PRESCAL = (8 << 8);  ///< Prescaler Rate Selection
        constexpr uint32_t STARTUP = (4 << 16);  ///< Start-up Time
        constexpr uint32_t ONE = (1U << 23);  ///< One
        constexpr uint32_t TRACKTIM = (4 << 24);  ///< Tracking Time
        constexpr uint32_t TRANSFER = (2 << 28);  ///< Transfer Period
        constexpr uint32_t USEQ = (1U << 31);  ///< User Sequence Enable
    }

    /// EMR Register bits
    namespace emr_bits {
        constexpr uint32_t CMPMODE = (2 << 0);  ///< Comparison Mode
        constexpr uint32_t CMPSEL = (5 << 3);  ///< Comparison Selected Channel
        constexpr uint32_t CMPALL = (1U << 9);  ///< Compare All Channels
        constexpr uint32_t CMPFILTER = (2 << 12);  ///< Compare Event Filtering
        constexpr uint32_t RES = (3 << 16);  ///< Resolution
        constexpr uint32_t TAG = (1U << 24);  ///< TAG of the AFEC_LDCR
        constexpr uint32_t STM = (1U << 25);  ///< Single Trigger Mode
        constexpr uint32_t SIGNMODE = (2 << 28);  ///< Sign Mode
    }

    /// SEQ1R Register bits
    namespace seq1r_bits {
        constexpr uint32_t USCH0 = (4 << 0);  ///< User Sequence Number 0
        constexpr uint32_t USCH1 = (4 << 4);  ///< User Sequence Number 1
        constexpr uint32_t USCH2 = (4 << 8);  ///< User Sequence Number 2
        constexpr uint32_t USCH3 = (4 << 12);  ///< User Sequence Number 3
        constexpr uint32_t USCH4 = (4 << 16);  ///< User Sequence Number 4
        constexpr uint32_t USCH5 = (4 << 20);  ///< User Sequence Number 5
        constexpr uint32_t USCH6 = (4 << 24);  ///< User Sequence Number 6
        constexpr uint32_t USCH7 = (4 << 28);  ///< User Sequence Number 7
    }

    /// SEQ2R Register bits
    namespace seq2r_bits {
        constexpr uint32_t USCH8 = (4 << 0);  ///< User Sequence Number 8
        constexpr uint32_t USCH9 = (4 << 4);  ///< User Sequence Number 9
        constexpr uint32_t USCH10 = (4 << 8);  ///< User Sequence Number 10
        constexpr uint32_t USCH11 = (4 << 12);  ///< User Sequence Number 11
    }

    /// CHER Register bits
    namespace cher_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Enable
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Enable
        constexpr uint32_t CH2 = (1U << 2);  ///< Channel 2 Enable
        constexpr uint32_t CH3 = (1U << 3);  ///< Channel 3 Enable
        constexpr uint32_t CH4 = (1U << 4);  ///< Channel 4 Enable
        constexpr uint32_t CH5 = (1U << 5);  ///< Channel 5 Enable
        constexpr uint32_t CH6 = (1U << 6);  ///< Channel 6 Enable
        constexpr uint32_t CH7 = (1U << 7);  ///< Channel 7 Enable
        constexpr uint32_t CH8 = (1U << 8);  ///< Channel 8 Enable
        constexpr uint32_t CH9 = (1U << 9);  ///< Channel 9 Enable
        constexpr uint32_t CH10 = (1U << 10);  ///< Channel 10 Enable
        constexpr uint32_t CH11 = (1U << 11);  ///< Channel 11 Enable
    }

    /// CHDR Register bits
    namespace chdr_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Disable
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Disable
        constexpr uint32_t CH2 = (1U << 2);  ///< Channel 2 Disable
        constexpr uint32_t CH3 = (1U << 3);  ///< Channel 3 Disable
        constexpr uint32_t CH4 = (1U << 4);  ///< Channel 4 Disable
        constexpr uint32_t CH5 = (1U << 5);  ///< Channel 5 Disable
        constexpr uint32_t CH6 = (1U << 6);  ///< Channel 6 Disable
        constexpr uint32_t CH7 = (1U << 7);  ///< Channel 7 Disable
        constexpr uint32_t CH8 = (1U << 8);  ///< Channel 8 Disable
        constexpr uint32_t CH9 = (1U << 9);  ///< Channel 9 Disable
        constexpr uint32_t CH10 = (1U << 10);  ///< Channel 10 Disable
        constexpr uint32_t CH11 = (1U << 11);  ///< Channel 11 Disable
    }

    /// CHSR Register bits
    namespace chsr_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Status
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Status
        constexpr uint32_t CH2 = (1U << 2);  ///< Channel 2 Status
        constexpr uint32_t CH3 = (1U << 3);  ///< Channel 3 Status
        constexpr uint32_t CH4 = (1U << 4);  ///< Channel 4 Status
        constexpr uint32_t CH5 = (1U << 5);  ///< Channel 5 Status
        constexpr uint32_t CH6 = (1U << 6);  ///< Channel 6 Status
        constexpr uint32_t CH7 = (1U << 7);  ///< Channel 7 Status
        constexpr uint32_t CH8 = (1U << 8);  ///< Channel 8 Status
        constexpr uint32_t CH9 = (1U << 9);  ///< Channel 9 Status
        constexpr uint32_t CH10 = (1U << 10);  ///< Channel 10 Status
        constexpr uint32_t CH11 = (1U << 11);  ///< Channel 11 Status
    }

    /// LCDR Register bits
    namespace lcdr_bits {
        constexpr uint32_t LDATA = (16 << 0);  ///< Last Data Converted
        constexpr uint32_t CHNB = (4 << 24);  ///< Channel Number
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t EOC0 = (1U << 0);  ///< End of Conversion Interrupt Enable 0
        constexpr uint32_t EOC1 = (1U << 1);  ///< End of Conversion Interrupt Enable 1
        constexpr uint32_t EOC2 = (1U << 2);  ///< End of Conversion Interrupt Enable 2
        constexpr uint32_t EOC3 = (1U << 3);  ///< End of Conversion Interrupt Enable 3
        constexpr uint32_t EOC4 = (1U << 4);  ///< End of Conversion Interrupt Enable 4
        constexpr uint32_t EOC5 = (1U << 5);  ///< End of Conversion Interrupt Enable 5
        constexpr uint32_t EOC6 = (1U << 6);  ///< End of Conversion Interrupt Enable 6
        constexpr uint32_t EOC7 = (1U << 7);  ///< End of Conversion Interrupt Enable 7
        constexpr uint32_t EOC8 = (1U << 8);  ///< End of Conversion Interrupt Enable 8
        constexpr uint32_t EOC9 = (1U << 9);  ///< End of Conversion Interrupt Enable 9
        constexpr uint32_t EOC10 = (1U << 10);  ///< End of Conversion Interrupt Enable 10
        constexpr uint32_t EOC11 = (1U << 11);  ///< End of Conversion Interrupt Enable 11
        constexpr uint32_t DRDY = (1U << 24);  ///< Data Ready Interrupt Enable
        constexpr uint32_t GOVRE = (1U << 25);  ///< General Overrun Error Interrupt Enable
        constexpr uint32_t COMPE = (1U << 26);  ///< Comparison Event Interrupt Enable
        constexpr uint32_t TEMPCHG = (1U << 30);  ///< Temperature Change Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t EOC0 = (1U << 0);  ///< End of Conversion Interrupt Disable 0
        constexpr uint32_t EOC1 = (1U << 1);  ///< End of Conversion Interrupt Disable 1
        constexpr uint32_t EOC2 = (1U << 2);  ///< End of Conversion Interrupt Disable 2
        constexpr uint32_t EOC3 = (1U << 3);  ///< End of Conversion Interrupt Disable 3
        constexpr uint32_t EOC4 = (1U << 4);  ///< End of Conversion Interrupt Disable 4
        constexpr uint32_t EOC5 = (1U << 5);  ///< End of Conversion Interrupt Disable 5
        constexpr uint32_t EOC6 = (1U << 6);  ///< End of Conversion Interrupt Disable 6
        constexpr uint32_t EOC7 = (1U << 7);  ///< End of Conversion Interrupt Disable 7
        constexpr uint32_t EOC8 = (1U << 8);  ///< End of Conversion Interrupt Disable 8
        constexpr uint32_t EOC9 = (1U << 9);  ///< End of Conversion Interrupt Disable 9
        constexpr uint32_t EOC10 = (1U << 10);  ///< End of Conversion Interrupt Disable 10
        constexpr uint32_t EOC11 = (1U << 11);  ///< End of Conversion Interrupt Disable 11
        constexpr uint32_t DRDY = (1U << 24);  ///< Data Ready Interrupt Disable
        constexpr uint32_t GOVRE = (1U << 25);  ///< General Overrun Error Interrupt Disable
        constexpr uint32_t COMPE = (1U << 26);  ///< Comparison Event Interrupt Disable
        constexpr uint32_t TEMPCHG = (1U << 30);  ///< Temperature Change Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t EOC0 = (1U << 0);  ///< End of Conversion Interrupt Mask 0
        constexpr uint32_t EOC1 = (1U << 1);  ///< End of Conversion Interrupt Mask 1
        constexpr uint32_t EOC2 = (1U << 2);  ///< End of Conversion Interrupt Mask 2
        constexpr uint32_t EOC3 = (1U << 3);  ///< End of Conversion Interrupt Mask 3
        constexpr uint32_t EOC4 = (1U << 4);  ///< End of Conversion Interrupt Mask 4
        constexpr uint32_t EOC5 = (1U << 5);  ///< End of Conversion Interrupt Mask 5
        constexpr uint32_t EOC6 = (1U << 6);  ///< End of Conversion Interrupt Mask 6
        constexpr uint32_t EOC7 = (1U << 7);  ///< End of Conversion Interrupt Mask 7
        constexpr uint32_t EOC8 = (1U << 8);  ///< End of Conversion Interrupt Mask 8
        constexpr uint32_t EOC9 = (1U << 9);  ///< End of Conversion Interrupt Mask 9
        constexpr uint32_t EOC10 = (1U << 10);  ///< End of Conversion Interrupt Mask 10
        constexpr uint32_t EOC11 = (1U << 11);  ///< End of Conversion Interrupt Mask 11
        constexpr uint32_t DRDY = (1U << 24);  ///< Data Ready Interrupt Mask
        constexpr uint32_t GOVRE = (1U << 25);  ///< General Overrun Error Interrupt Mask
        constexpr uint32_t COMPE = (1U << 26);  ///< Comparison Event Interrupt Mask
        constexpr uint32_t TEMPCHG = (1U << 30);  ///< Temperature Change Interrupt Mask
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t EOC0 = (1U << 0);  ///< End of Conversion 0 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC1 = (1U << 1);  ///< End of Conversion 1 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC2 = (1U << 2);  ///< End of Conversion 2 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC3 = (1U << 3);  ///< End of Conversion 3 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC4 = (1U << 4);  ///< End of Conversion 4 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC5 = (1U << 5);  ///< End of Conversion 5 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC6 = (1U << 6);  ///< End of Conversion 6 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC7 = (1U << 7);  ///< End of Conversion 7 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC8 = (1U << 8);  ///< End of Conversion 8 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC9 = (1U << 9);  ///< End of Conversion 9 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC10 = (1U << 10);  ///< End of Conversion 10 (cleared by reading AFEC_CDRx)
        constexpr uint32_t EOC11 = (1U << 11);  ///< End of Conversion 11 (cleared by reading AFEC_CDRx)
        constexpr uint32_t DRDY = (1U << 24);  ///< Data Ready (cleared by reading AFEC_LCDR)
        constexpr uint32_t GOVRE = (1U << 25);  ///< General Overrun Error (cleared by reading AFEC_ISR)
        constexpr uint32_t COMPE = (1U << 26);  ///< Comparison Error (cleared by reading AFEC_ISR)
        constexpr uint32_t TEMPCHG = (1U << 30);  ///< Temperature Change (cleared on read)
    }

    /// OVER Register bits
    namespace over_bits {
        constexpr uint32_t OVRE0 = (1U << 0);  ///< Overrun Error 0
        constexpr uint32_t OVRE1 = (1U << 1);  ///< Overrun Error 1
        constexpr uint32_t OVRE2 = (1U << 2);  ///< Overrun Error 2
        constexpr uint32_t OVRE3 = (1U << 3);  ///< Overrun Error 3
        constexpr uint32_t OVRE4 = (1U << 4);  ///< Overrun Error 4
        constexpr uint32_t OVRE5 = (1U << 5);  ///< Overrun Error 5
        constexpr uint32_t OVRE6 = (1U << 6);  ///< Overrun Error 6
        constexpr uint32_t OVRE7 = (1U << 7);  ///< Overrun Error 7
        constexpr uint32_t OVRE8 = (1U << 8);  ///< Overrun Error 8
        constexpr uint32_t OVRE9 = (1U << 9);  ///< Overrun Error 9
        constexpr uint32_t OVRE10 = (1U << 10);  ///< Overrun Error 10
        constexpr uint32_t OVRE11 = (1U << 11);  ///< Overrun Error 11
    }

    /// CWR Register bits
    namespace cwr_bits {
        constexpr uint32_t LOWTHRES = (16 << 0);  ///< Low Threshold
        constexpr uint32_t HIGHTHRES = (16 << 16);  ///< High Threshold
    }

    /// CGR Register bits
    namespace cgr_bits {
        constexpr uint32_t GAIN0 = (2 << 0);  ///< Gain for Channel 0
        constexpr uint32_t GAIN1 = (2 << 2);  ///< Gain for Channel 1
        constexpr uint32_t GAIN2 = (2 << 4);  ///< Gain for Channel 2
        constexpr uint32_t GAIN3 = (2 << 6);  ///< Gain for Channel 3
        constexpr uint32_t GAIN4 = (2 << 8);  ///< Gain for Channel 4
        constexpr uint32_t GAIN5 = (2 << 10);  ///< Gain for Channel 5
        constexpr uint32_t GAIN6 = (2 << 12);  ///< Gain for Channel 6
        constexpr uint32_t GAIN7 = (2 << 14);  ///< Gain for Channel 7
        constexpr uint32_t GAIN8 = (2 << 16);  ///< Gain for Channel 8
        constexpr uint32_t GAIN9 = (2 << 18);  ///< Gain for Channel 9
        constexpr uint32_t GAIN10 = (2 << 20);  ///< Gain for Channel 10
        constexpr uint32_t GAIN11 = (2 << 22);  ///< Gain for Channel 11
    }

    /// DIFFR Register bits
    namespace diffr_bits {
        constexpr uint32_t DIFF0 = (1U << 0);  ///< Differential inputs for channel 0
        constexpr uint32_t DIFF1 = (1U << 1);  ///< Differential inputs for channel 1
        constexpr uint32_t DIFF2 = (1U << 2);  ///< Differential inputs for channel 2
        constexpr uint32_t DIFF3 = (1U << 3);  ///< Differential inputs for channel 3
        constexpr uint32_t DIFF4 = (1U << 4);  ///< Differential inputs for channel 4
        constexpr uint32_t DIFF5 = (1U << 5);  ///< Differential inputs for channel 5
        constexpr uint32_t DIFF6 = (1U << 6);  ///< Differential inputs for channel 6
        constexpr uint32_t DIFF7 = (1U << 7);  ///< Differential inputs for channel 7
        constexpr uint32_t DIFF8 = (1U << 8);  ///< Differential inputs for channel 8
        constexpr uint32_t DIFF9 = (1U << 9);  ///< Differential inputs for channel 9
        constexpr uint32_t DIFF10 = (1U << 10);  ///< Differential inputs for channel 10
        constexpr uint32_t DIFF11 = (1U << 11);  ///< Differential inputs for channel 11
    }

    /// CSELR Register bits
    namespace cselr_bits {
        constexpr uint32_t CSEL = (4 << 0);  ///< Channel Selection
    }

    /// CDR Register bits
    namespace cdr_bits {
        constexpr uint32_t DATA = (16 << 0);  ///< Converted Data
    }

    /// COCR Register bits
    namespace cocr_bits {
        constexpr uint32_t AOFF = (10 << 0);  ///< Analog Offset
    }

    /// TEMPMR Register bits
    namespace tempmr_bits {
        constexpr uint32_t RTCT = (1U << 0);  ///< Temperature Sensor RTC Trigger Mode
        constexpr uint32_t TEMPCMPMOD = (2 << 4);  ///< Temperature Comparison Mode
    }

    /// TEMPCWR Register bits
    namespace tempcwr_bits {
        constexpr uint32_t TLOWTHRES = (16 << 0);  ///< Temperature Low Threshold
        constexpr uint32_t THIGHTHRES = (16 << 16);  ///< Temperature High Threshold
    }

    /// ACR Register bits
    namespace acr_bits {
        constexpr uint32_t PGA0EN = (1U << 2);  ///< PGA0 Enable
        constexpr uint32_t PGA1EN = (1U << 3);  ///< PGA1 Enable
        constexpr uint32_t IBCTL = (2 << 8);  ///< AFE Bias Current Control
    }

    /// SHMR Register bits
    namespace shmr_bits {
        constexpr uint32_t DUAL0 = (1U << 0);  ///< Dual Sample & Hold for channel 0
        constexpr uint32_t DUAL1 = (1U << 1);  ///< Dual Sample & Hold for channel 1
        constexpr uint32_t DUAL2 = (1U << 2);  ///< Dual Sample & Hold for channel 2
        constexpr uint32_t DUAL3 = (1U << 3);  ///< Dual Sample & Hold for channel 3
        constexpr uint32_t DUAL4 = (1U << 4);  ///< Dual Sample & Hold for channel 4
        constexpr uint32_t DUAL5 = (1U << 5);  ///< Dual Sample & Hold for channel 5
        constexpr uint32_t DUAL6 = (1U << 6);  ///< Dual Sample & Hold for channel 6
        constexpr uint32_t DUAL7 = (1U << 7);  ///< Dual Sample & Hold for channel 7
        constexpr uint32_t DUAL8 = (1U << 8);  ///< Dual Sample & Hold for channel 8
        constexpr uint32_t DUAL9 = (1U << 9);  ///< Dual Sample & Hold for channel 9
        constexpr uint32_t DUAL10 = (1U << 10);  ///< Dual Sample & Hold for channel 10
        constexpr uint32_t DUAL11 = (1U << 11);  ///< Dual Sample & Hold for channel 11
    }

    /// COSR Register bits
    namespace cosr_bits {
        constexpr uint32_t CSEL = (1U << 0);  ///< Sample & Hold unit Correction Select
    }

    /// CVR Register bits
    namespace cvr_bits {
        constexpr uint32_t OFFSETCORR = (16 << 0);  ///< Offset Correction
        constexpr uint32_t GAINCORR = (16 << 16);  ///< Gain Correction
    }

    /// CECR Register bits
    namespace cecr_bits {
        constexpr uint32_t ECORR0 = (1U << 0);  ///< Error Correction Enable for channel 0
        constexpr uint32_t ECORR1 = (1U << 1);  ///< Error Correction Enable for channel 1
        constexpr uint32_t ECORR2 = (1U << 2);  ///< Error Correction Enable for channel 2
        constexpr uint32_t ECORR3 = (1U << 3);  ///< Error Correction Enable for channel 3
        constexpr uint32_t ECORR4 = (1U << 4);  ///< Error Correction Enable for channel 4
        constexpr uint32_t ECORR5 = (1U << 5);  ///< Error Correction Enable for channel 5
        constexpr uint32_t ECORR6 = (1U << 6);  ///< Error Correction Enable for channel 6
        constexpr uint32_t ECORR7 = (1U << 7);  ///< Error Correction Enable for channel 7
        constexpr uint32_t ECORR8 = (1U << 8);  ///< Error Correction Enable for channel 8
        constexpr uint32_t ECORR9 = (1U << 9);  ///< Error Correction Enable for channel 9
        constexpr uint32_t ECORR10 = (1U << 10);  ///< Error Correction Enable for channel 10
        constexpr uint32_t ECORR11 = (1U << 11);  ///< Error Correction Enable for channel 11
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protect KEY
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protect Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protect Violation Source
    }

}

// ============================================================================
// AFEC1 Peripheral
// ============================================================================

namespace afec1 {
    /// Base addresses
    constexpr uint32_t AFEC1_BASE = 0x40064000;

    /// AFEC1 Register structure
    struct Registers {
    };

    /// Peripheral instances
    inline Registers* AFEC1 = reinterpret_cast<Registers*>(AFEC1_BASE);

}

// ============================================================================
// CHIPID Peripheral
// ============================================================================

namespace chipid {
    /// Base addresses
    constexpr uint32_t CHIPID_BASE = 0x400E0940;

    /// CHIPID Register structure
    struct Registers {
        volatile uint32_t CIDR;  ///< Offset: 0x00 - Chip ID Register
        volatile uint32_t EXID;  ///< Offset: 0x04 - Chip ID Extension Register
    };

    /// Peripheral instances
    inline Registers* CHIPID = reinterpret_cast<Registers*>(CHIPID_BASE);

    // Bit definitions
    /// CIDR Register bits
    namespace cidr_bits {
        constexpr uint32_t VERSION = (5 << 0);  ///< Version of the Device
        constexpr uint32_t EPROC = (3 << 5);  ///< Embedded Processor
        constexpr uint32_t NVPSIZ = (4 << 8);  ///< Nonvolatile Program Memory Size
        constexpr uint32_t NVPSIZ2 = (4 << 12);  ///< Second Nonvolatile Program Memory Size
        constexpr uint32_t SRAMSIZ = (4 << 16);  ///< Internal SRAM Size
        constexpr uint32_t ARCH = (8 << 20);  ///< Architecture Identifier
        constexpr uint32_t NVPTYP = (3 << 28);  ///< Nonvolatile Program Memory Type
        constexpr uint32_t EXT = (1U << 31);  ///< Extension Flag
    }

    /// EXID Register bits
    namespace exid_bits {
        constexpr uint32_t EXID = (32 << 0);  ///< Chip ID Extension
    }

}

// ============================================================================
// DAC Peripheral
// ============================================================================

namespace dac {
    /// Base addresses
    constexpr uint32_t DACC_BASE = 0x40040000;

    /// DAC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t TRIGR;  ///< Offset: 0x08 - Trigger Register
        volatile uint32_t CHER;  ///< Offset: 0x10 - Channel Enable Register
        volatile uint32_t CHDR;  ///< Offset: 0x14 - Channel Disable Register
        volatile uint32_t CHSR;  ///< Offset: 0x18 - Channel Status Register
        volatile uint32_t CDR__;  ///< Offset: 0x1C - Conversion Data Register 0 (renamed from CDR__)
        volatile uint32_t IER;  ///< Offset: 0x24 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x28 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x2C - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x30 - Interrupt Status Register
        volatile uint32_t ACR;  ///< Offset: 0x94 - Analog Current Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* DACC = reinterpret_cast<Registers*>(DACC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t SWRST = (1U << 0);  ///< Software Reset
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t MAXS0 = (1U << 0);  ///< Max Speed Mode for Channel 0
        constexpr uint32_t MAXS1 = (1U << 1);  ///< Max Speed Mode for Channel 1
        constexpr uint32_t WORD = (1U << 4);  ///< Word Transfer Mode
        constexpr uint32_t ZERO = (1U << 5);  ///< Must always be written to 0.
        constexpr uint32_t DIFF = (1U << 23);  ///< Differential Mode
        constexpr uint32_t PRESCALER = (4 << 24);  ///< Peripheral Clock to DAC Clock Ratio
    }

    /// TRIGR Register bits
    namespace trigr_bits {
        constexpr uint32_t TRGEN0 = (1U << 0);  ///< Trigger Enable of Channel 0
        constexpr uint32_t TRGEN1 = (1U << 1);  ///< Trigger Enable of Channel 1
        constexpr uint32_t TRGSEL0 = (3 << 4);  ///< Trigger Selection of Channel 0
        constexpr uint32_t TRGSEL1 = (3 << 8);  ///< Trigger Selection of Channel 1
        constexpr uint32_t OSR0 = (3 << 16);  ///< Over Sampling Ratio of Channel 0
        constexpr uint32_t OSR1 = (3 << 20);  ///< Over Sampling Ratio of Channel 1
    }

    /// CHER Register bits
    namespace cher_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Enable
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Enable
    }

    /// CHDR Register bits
    namespace chdr_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Disable
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Disable
    }

    /// CHSR Register bits
    namespace chsr_bits {
        constexpr uint32_t CH0 = (1U << 0);  ///< Channel 0 Status
        constexpr uint32_t CH1 = (1U << 1);  ///< Channel 1 Status
        constexpr uint32_t DACRDY0 = (1U << 8);  ///< DAC Ready Flag
        constexpr uint32_t DACRDY1 = (1U << 9);  ///< DAC Ready Flag
    }

    /// CDR__ Register bits
    namespace cdr___bits {
        constexpr uint32_t DATA0 = (16 << 0);  ///< Data to Convert for channel 0
        constexpr uint32_t DATA1 = (16 << 16);  ///< Data to Convert for channel 1
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t TXRDY0 = (1U << 0);  ///< Transmit Ready Interrupt Enable of channel 0
        constexpr uint32_t TXRDY1 = (1U << 1);  ///< Transmit Ready Interrupt Enable of channel 1
        constexpr uint32_t EOC0 = (1U << 4);  ///< End of Conversion Interrupt Enable of channel 0
        constexpr uint32_t EOC1 = (1U << 5);  ///< End of Conversion Interrupt Enable of channel 1
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t TXRDY0 = (1U << 0);  ///< Transmit Ready Interrupt Disable of channel 0
        constexpr uint32_t TXRDY1 = (1U << 1);  ///< Transmit Ready Interrupt Disable of channel 1
        constexpr uint32_t EOC0 = (1U << 4);  ///< End of Conversion Interrupt Disable of channel 0
        constexpr uint32_t EOC1 = (1U << 5);  ///< End of Conversion Interrupt Disable of channel 1
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t TXRDY0 = (1U << 0);  ///< Transmit Ready Interrupt Mask of channel 0
        constexpr uint32_t TXRDY1 = (1U << 1);  ///< Transmit Ready Interrupt Mask of channel 1
        constexpr uint32_t EOC0 = (1U << 4);  ///< End of Conversion Interrupt Mask of channel 0
        constexpr uint32_t EOC1 = (1U << 5);  ///< End of Conversion Interrupt Mask of channel 1
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t TXRDY0 = (1U << 0);  ///< Transmit Ready Interrupt Flag of channel 0
        constexpr uint32_t TXRDY1 = (1U << 1);  ///< Transmit Ready Interrupt Flag of channel 1
        constexpr uint32_t EOC0 = (1U << 4);  ///< End of Conversion Interrupt Flag of channel 0
        constexpr uint32_t EOC1 = (1U << 5);  ///< End of Conversion Interrupt Flag of channel 1
    }

    /// ACR Register bits
    namespace acr_bits {
        constexpr uint32_t IBCTLCH0 = (2 << 0);  ///< Analog Output Current Control
        constexpr uint32_t IBCTLCH1 = (2 << 2);  ///< Analog Output Current Control
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protect Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (8 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// EFC Peripheral
// ============================================================================

namespace efc {
    /// Base addresses
    constexpr uint32_t EFC_BASE = 0x400E0C00;

    /// EFC Register structure
    struct Registers {
        volatile uint32_t EEFC_FMR;  ///< Offset: 0x00 - EEFC Flash Mode Register
        volatile uint32_t EEFC_FCR;  ///< Offset: 0x04 - EEFC Flash Command Register
        volatile uint32_t EEFC_FSR;  ///< Offset: 0x08 - EEFC Flash Status Register
        volatile uint32_t EEFC_FRR;  ///< Offset: 0x0C - EEFC Flash Result Register
        volatile uint32_t EEFC_WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
    };

    /// Peripheral instances
    inline Registers* EFC = reinterpret_cast<Registers*>(EFC_BASE);

    // Bit definitions
    /// EEFC_FMR Register bits
    namespace eefc_fmr_bits {
        constexpr uint32_t FRDY = (1U << 0);  ///< Flash Ready Interrupt Enable
        constexpr uint32_t FWS = (4 << 8);  ///< Flash Wait State
        constexpr uint32_t SCOD = (1U << 16);  ///< Sequential Code Optimization Disable
        constexpr uint32_t CLOE = (1U << 26);  ///< Code Loop Optimization Enable
    }

    /// EEFC_FCR Register bits
    namespace eefc_fcr_bits {
        constexpr uint32_t FCMD = (8 << 0);  ///< Flash Command
        constexpr uint32_t FARG = (16 << 8);  ///< Flash Command Argument
        constexpr uint32_t FKEY = (8 << 24);  ///< Flash Writing Protection Key
    }

    /// EEFC_FSR Register bits
    namespace eefc_fsr_bits {
        constexpr uint32_t FRDY = (1U << 0);  ///< Flash Ready Status (cleared when Flash is busy)
        constexpr uint32_t FCMDE = (1U << 1);  ///< Flash Command Error Status (cleared on read or by writing EEFC_FCR)
        constexpr uint32_t FLOCKE = (1U << 2);  ///< Flash Lock Error Status (cleared on read)
        constexpr uint32_t FLERR = (1U << 3);  ///< Flash Error Status (cleared when a programming operation starts)
        constexpr uint32_t UECCELSB = (1U << 16);  ///< Unique ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)
        constexpr uint32_t MECCELSB = (1U << 17);  ///< Multiple ECC Error on LSB Part of the Memory Flash Data Bus (cleared on read)
        constexpr uint32_t UECCEMSB = (1U << 18);  ///< Unique ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)
        constexpr uint32_t MECCEMSB = (1U << 19);  ///< Multiple ECC Error on MSB Part of the Memory Flash Data Bus (cleared on read)
    }

    /// EEFC_FRR Register bits
    namespace eefc_frr_bits {
        constexpr uint32_t FVALUE = (32 << 0);  ///< Flash Result Value
    }

    /// EEFC_WPMR Register bits
    namespace eefc_wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

}

// ============================================================================
// GMAC Peripheral
// ============================================================================

namespace gmac {
    /// Base addresses
    constexpr uint32_t GMAC_BASE = 0x40050000;

    /// GMAC Register structure
    struct Registers {
        volatile uint32_t NCR;  ///< Offset: 0x00 - Network Control Register
        volatile uint32_t NCFGR;  ///< Offset: 0x04 - Network Configuration Register
        volatile uint32_t NSR;  ///< Offset: 0x08 - Network Status Register
        volatile uint32_t UR;  ///< Offset: 0x0C - User Register
        volatile uint32_t DCFGR;  ///< Offset: 0x10 - DMA Configuration Register
        volatile uint32_t TSR;  ///< Offset: 0x14 - Transmit Status Register
        volatile uint32_t RBQB;  ///< Offset: 0x18 - Receive Buffer Queue Base Address Register
        volatile uint32_t TBQB;  ///< Offset: 0x1C - Transmit Buffer Queue Base Address Register
        volatile uint32_t RSR;  ///< Offset: 0x20 - Receive Status Register
        volatile uint32_t ISR;  ///< Offset: 0x24 - Interrupt Status Register
        volatile uint32_t IER;  ///< Offset: 0x28 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x2C - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x30 - Interrupt Mask Register
        volatile uint32_t MAN;  ///< Offset: 0x34 - PHY Maintenance Register
        volatile uint32_t RPQ;  ///< Offset: 0x38 - Received Pause Quantum Register
        volatile uint32_t TPQ;  ///< Offset: 0x3C - Transmit Pause Quantum Register
        volatile uint32_t TPSF;  ///< Offset: 0x40 - TX Partial Store and Forward Register
        volatile uint32_t RPSF;  ///< Offset: 0x44 - RX Partial Store and Forward Register
        volatile uint32_t RJFML;  ///< Offset: 0x48 - RX Jumbo Frame Max Length Register
        volatile uint32_t HRB;  ///< Offset: 0x80 - Hash Register Bottom
        volatile uint32_t HRT;  ///< Offset: 0x84 - Hash Register Top
        volatile uint32_t SAB;  ///< Offset: 0x00 - Specific Address 1 Bottom Register
        volatile uint32_t SAT;  ///< Offset: 0x04 - Specific Address 1 Top Register
        volatile uint32_t TIDM1;  ///< Offset: 0xA8 - Type ID Match 1 Register
        volatile uint32_t TIDM2;  ///< Offset: 0xAC - Type ID Match 2 Register
        volatile uint32_t TIDM3;  ///< Offset: 0xB0 - Type ID Match 3 Register
        volatile uint32_t TIDM4;  ///< Offset: 0xB4 - Type ID Match 4 Register
        volatile uint32_t WOL;  ///< Offset: 0xB8 - Wake on LAN Register
        volatile uint32_t IPGS;  ///< Offset: 0xBC - IPG Stretch Register
        volatile uint32_t SVLAN;  ///< Offset: 0xC0 - Stacked VLAN Register
        volatile uint32_t TPFCP;  ///< Offset: 0xC4 - Transmit PFC Pause Register
        volatile uint32_t SAMB1;  ///< Offset: 0xC8 - Specific Address 1 Mask Bottom Register
        volatile uint32_t SAMT1;  ///< Offset: 0xCC - Specific Address 1 Mask Top Register
        volatile uint32_t NSC;  ///< Offset: 0xDC - 1588 Timer Nanosecond Comparison Register
        volatile uint32_t SCL;  ///< Offset: 0xE0 - 1588 Timer Second Comparison Low Register
        volatile uint32_t SCH;  ///< Offset: 0xE4 - 1588 Timer Second Comparison High Register
        volatile uint32_t EFTSH;  ///< Offset: 0xE8 - PTP Event Frame Transmitted Seconds High Register
        volatile uint32_t EFRSH;  ///< Offset: 0xEC - PTP Event Frame Received Seconds High Register
        volatile uint32_t PEFTSH;  ///< Offset: 0xF0 - PTP Peer Event Frame Transmitted Seconds High Register
        volatile uint32_t PEFRSH;  ///< Offset: 0xF4 - PTP Peer Event Frame Received Seconds High Register
        volatile uint32_t OTLO;  ///< Offset: 0x100 - Octets Transmitted Low Register
        volatile uint32_t OTHI;  ///< Offset: 0x104 - Octets Transmitted High Register
        volatile uint32_t FT;  ///< Offset: 0x108 - Frames Transmitted Register
        volatile uint32_t BCFT;  ///< Offset: 0x10C - Broadcast Frames Transmitted Register
        volatile uint32_t MFT;  ///< Offset: 0x110 - Multicast Frames Transmitted Register
        volatile uint32_t PFT;  ///< Offset: 0x114 - Pause Frames Transmitted Register
        volatile uint32_t BFT64;  ///< Offset: 0x118 - 64 Byte Frames Transmitted Register
        volatile uint32_t TBFT127;  ///< Offset: 0x11C - 65 to 127 Byte Frames Transmitted Register
        volatile uint32_t TBFT255;  ///< Offset: 0x120 - 128 to 255 Byte Frames Transmitted Register
        volatile uint32_t TBFT511;  ///< Offset: 0x124 - 256 to 511 Byte Frames Transmitted Register
        volatile uint32_t TBFT1023;  ///< Offset: 0x128 - 512 to 1023 Byte Frames Transmitted Register
        volatile uint32_t TBFT1518;  ///< Offset: 0x12C - 1024 to 1518 Byte Frames Transmitted Register
        volatile uint32_t GTBFT1518;  ///< Offset: 0x130 - Greater Than 1518 Byte Frames Transmitted Register
        volatile uint32_t TUR;  ///< Offset: 0x134 - Transmit Underruns Register
        volatile uint32_t SCF;  ///< Offset: 0x138 - Single Collision Frames Register
        volatile uint32_t MCF;  ///< Offset: 0x13C - Multiple Collision Frames Register
        volatile uint32_t EC;  ///< Offset: 0x140 - Excessive Collisions Register
        volatile uint32_t LC;  ///< Offset: 0x144 - Late Collisions Register
        volatile uint32_t DTF;  ///< Offset: 0x148 - Deferred Transmission Frames Register
        volatile uint32_t CSE;  ///< Offset: 0x14C - Carrier Sense Errors Register
        volatile uint32_t ORLO;  ///< Offset: 0x150 - Octets Received Low Received Register
        volatile uint32_t ORHI;  ///< Offset: 0x154 - Octets Received High Received Register
        volatile uint32_t FR;  ///< Offset: 0x158 - Frames Received Register
        volatile uint32_t BCFR;  ///< Offset: 0x15C - Broadcast Frames Received Register
        volatile uint32_t MFR;  ///< Offset: 0x160 - Multicast Frames Received Register
        volatile uint32_t PFR;  ///< Offset: 0x164 - Pause Frames Received Register
        volatile uint32_t BFR64;  ///< Offset: 0x168 - 64 Byte Frames Received Register
        volatile uint32_t TBFR127;  ///< Offset: 0x16C - 65 to 127 Byte Frames Received Register
        volatile uint32_t TBFR255;  ///< Offset: 0x170 - 128 to 255 Byte Frames Received Register
        volatile uint32_t TBFR511;  ///< Offset: 0x174 - 256 to 511 Byte Frames Received Register
        volatile uint32_t TBFR1023;  ///< Offset: 0x178 - 512 to 1023 Byte Frames Received Register
        volatile uint32_t TBFR1518;  ///< Offset: 0x17C - 1024 to 1518 Byte Frames Received Register
        volatile uint32_t TMXBFR;  ///< Offset: 0x180 - 1519 to Maximum Byte Frames Received Register
        volatile uint32_t UFR;  ///< Offset: 0x184 - Undersize Frames Received Register
        volatile uint32_t OFR;  ///< Offset: 0x188 - Oversize Frames Received Register
        volatile uint32_t JR;  ///< Offset: 0x18C - Jabbers Received Register
        volatile uint32_t FCSE;  ///< Offset: 0x190 - Frame Check Sequence Errors Register
        volatile uint32_t LFFE;  ///< Offset: 0x194 - Length Field Frame Errors Register
        volatile uint32_t RSE;  ///< Offset: 0x198 - Receive Symbol Errors Register
        volatile uint32_t AE;  ///< Offset: 0x19C - Alignment Errors Register
        volatile uint32_t RRE;  ///< Offset: 0x1A0 - Receive Resource Errors Register
        volatile uint32_t ROE;  ///< Offset: 0x1A4 - Receive Overrun Register
        volatile uint32_t IHCE;  ///< Offset: 0x1A8 - IP Header Checksum Errors Register
        volatile uint32_t TCE;  ///< Offset: 0x1AC - TCP Checksum Errors Register
        volatile uint32_t UCE;  ///< Offset: 0x1B0 - UDP Checksum Errors Register
        volatile uint32_t TISUBN;  ///< Offset: 0x1BC - 1588 Timer Increment Sub-nanoseconds Register
        volatile uint32_t TSH;  ///< Offset: 0x1C0 - 1588 Timer Seconds High Register
        volatile uint32_t TSL;  ///< Offset: 0x1D0 - 1588 Timer Seconds Low Register
        volatile uint32_t TN;  ///< Offset: 0x1D4 - 1588 Timer Nanoseconds Register
        volatile uint32_t TA;  ///< Offset: 0x1D8 - 1588 Timer Adjust Register
        volatile uint32_t TI;  ///< Offset: 0x1DC - 1588 Timer Increment Register
        volatile uint32_t EFTSL;  ///< Offset: 0x1E0 - PTP Event Frame Transmitted Seconds Low Register
        volatile uint32_t EFTN;  ///< Offset: 0x1E4 - PTP Event Frame Transmitted Nanoseconds Register
        volatile uint32_t EFRSL;  ///< Offset: 0x1E8 - PTP Event Frame Received Seconds Low Register
        volatile uint32_t EFRN;  ///< Offset: 0x1EC - PTP Event Frame Received Nanoseconds Register
        volatile uint32_t PEFTSL;  ///< Offset: 0x1F0 - PTP Peer Event Frame Transmitted Seconds Low Register
        volatile uint32_t PEFTN;  ///< Offset: 0x1F4 - PTP Peer Event Frame Transmitted Nanoseconds Register
        volatile uint32_t PEFRSL;  ///< Offset: 0x1F8 - PTP Peer Event Frame Received Seconds Low Register
        volatile uint32_t PEFRN;  ///< Offset: 0x1FC - PTP Peer Event Frame Received Nanoseconds Register
        volatile uint32_t ISRPQ__;  ///< Offset: 0x3FC - Interrupt Status Register Priority Queue (index = 1) 0 (renamed from ISRPQ__)
        volatile uint32_t TBQBAPQ__;  ///< Offset: 0x43C - Transmit Buffer Queue Base Address Register Priority... (renamed from TBQBAPQ__)
        volatile uint32_t RBQBAPQ__;  ///< Offset: 0x47C - Receive Buffer Queue Base Address Register Priority... (renamed from RBQBAPQ__)
        volatile uint32_t RBSRPQ__;  ///< Offset: 0x49C - Receive Buffer Size Register Priority Queue (index = 1) 0 (renamed from RBSRPQ__)
        volatile uint32_t CBSCR;  ///< Offset: 0x4BC - Credit-Based Shaping Control Register
        volatile uint32_t CBSISQA;  ///< Offset: 0x4C0 - Credit-Based Shaping IdleSlope Register for Queue A
        volatile uint32_t CBSISQB;  ///< Offset: 0x4C4 - Credit-Based Shaping IdleSlope Register for Queue B
        volatile uint32_t ST1RPQ__;  ///< Offset: 0x500 - Screening Type 1 Register Priority Queue (index = 0) 0 (renamed from ST1RPQ__)
        volatile uint32_t ST2RPQ__;  ///< Offset: 0x540 - Screening Type 2 Register Priority Queue (index = 0) 0 (renamed from ST2RPQ__)
        volatile uint32_t IERPQ__;  ///< Offset: 0x5FC - Interrupt Enable Register Priority Queue (index = 1) 0 (renamed from IERPQ__)
        volatile uint32_t IDRPQ__;  ///< Offset: 0x61C - Interrupt Disable Register Priority Queue (index = 1) 0 (renamed from IDRPQ__)
        volatile uint32_t IMRPQ__;  ///< Offset: 0x63C - Interrupt Mask Register Priority Queue (index = 1) 0 (renamed from IMRPQ__)
        volatile uint32_t ST2ER__;  ///< Offset: 0x6E0 - Screening Type 2 Ethertype Register (index = 0) 0 (renamed from ST2ER__)
        volatile uint32_t ST2CW00;  ///< Offset: 0x700 - Screening Type 2 Compare Word 0 Register (index = 0)
        volatile uint32_t ST2CW10;  ///< Offset: 0x704 - Screening Type 2 Compare Word 1 Register (index = 0)
        volatile uint32_t ST2CW01;  ///< Offset: 0x708 - Screening Type 2 Compare Word 0 Register (index = 1)
        volatile uint32_t ST2CW11;  ///< Offset: 0x70C - Screening Type 2 Compare Word 1 Register (index = 1)
        volatile uint32_t ST2CW02;  ///< Offset: 0x710 - Screening Type 2 Compare Word 0 Register (index = 2)
        volatile uint32_t ST2CW12;  ///< Offset: 0x714 - Screening Type 2 Compare Word 1 Register (index = 2)
        volatile uint32_t ST2CW03;  ///< Offset: 0x718 - Screening Type 2 Compare Word 0 Register (index = 3)
        volatile uint32_t ST2CW13;  ///< Offset: 0x71C - Screening Type 2 Compare Word 1 Register (index = 3)
        volatile uint32_t ST2CW04;  ///< Offset: 0x720 - Screening Type 2 Compare Word 0 Register (index = 4)
        volatile uint32_t ST2CW14;  ///< Offset: 0x724 - Screening Type 2 Compare Word 1 Register (index = 4)
        volatile uint32_t ST2CW05;  ///< Offset: 0x728 - Screening Type 2 Compare Word 0 Register (index = 5)
        volatile uint32_t ST2CW15;  ///< Offset: 0x72C - Screening Type 2 Compare Word 1 Register (index = 5)
        volatile uint32_t ST2CW06;  ///< Offset: 0x730 - Screening Type 2 Compare Word 0 Register (index = 6)
        volatile uint32_t ST2CW16;  ///< Offset: 0x734 - Screening Type 2 Compare Word 1 Register (index = 6)
        volatile uint32_t ST2CW07;  ///< Offset: 0x738 - Screening Type 2 Compare Word 0 Register (index = 7)
        volatile uint32_t ST2CW17;  ///< Offset: 0x73C - Screening Type 2 Compare Word 1 Register (index = 7)
        volatile uint32_t ST2CW08;  ///< Offset: 0x740 - Screening Type 2 Compare Word 0 Register (index = 8)
        volatile uint32_t ST2CW18;  ///< Offset: 0x744 - Screening Type 2 Compare Word 1 Register (index = 8)
        volatile uint32_t ST2CW09;  ///< Offset: 0x748 - Screening Type 2 Compare Word 0 Register (index = 9)
        volatile uint32_t ST2CW19;  ///< Offset: 0x74C - Screening Type 2 Compare Word 1 Register (index = 9)
        volatile uint32_t ST2CW010;  ///< Offset: 0x750 - Screening Type 2 Compare Word 0 Register (index = 10)
        volatile uint32_t ST2CW110;  ///< Offset: 0x754 - Screening Type 2 Compare Word 1 Register (index = 10)
        volatile uint32_t ST2CW011;  ///< Offset: 0x758 - Screening Type 2 Compare Word 0 Register (index = 11)
        volatile uint32_t ST2CW111;  ///< Offset: 0x75C - Screening Type 2 Compare Word 1 Register (index = 11)
        volatile uint32_t ST2CW012;  ///< Offset: 0x760 - Screening Type 2 Compare Word 0 Register (index = 12)
        volatile uint32_t ST2CW112;  ///< Offset: 0x764 - Screening Type 2 Compare Word 1 Register (index = 12)
        volatile uint32_t ST2CW013;  ///< Offset: 0x768 - Screening Type 2 Compare Word 0 Register (index = 13)
        volatile uint32_t ST2CW113;  ///< Offset: 0x76C - Screening Type 2 Compare Word 1 Register (index = 13)
        volatile uint32_t ST2CW014;  ///< Offset: 0x770 - Screening Type 2 Compare Word 0 Register (index = 14)
        volatile uint32_t ST2CW114;  ///< Offset: 0x774 - Screening Type 2 Compare Word 1 Register (index = 14)
        volatile uint32_t ST2CW015;  ///< Offset: 0x778 - Screening Type 2 Compare Word 0 Register (index = 15)
        volatile uint32_t ST2CW115;  ///< Offset: 0x77C - Screening Type 2 Compare Word 1 Register (index = 15)
        volatile uint32_t ST2CW016;  ///< Offset: 0x780 - Screening Type 2 Compare Word 0 Register (index = 16)
        volatile uint32_t ST2CW116;  ///< Offset: 0x784 - Screening Type 2 Compare Word 1 Register (index = 16)
        volatile uint32_t ST2CW017;  ///< Offset: 0x788 - Screening Type 2 Compare Word 0 Register (index = 17)
        volatile uint32_t ST2CW117;  ///< Offset: 0x78C - Screening Type 2 Compare Word 1 Register (index = 17)
        volatile uint32_t ST2CW018;  ///< Offset: 0x790 - Screening Type 2 Compare Word 0 Register (index = 18)
        volatile uint32_t ST2CW118;  ///< Offset: 0x794 - Screening Type 2 Compare Word 1 Register (index = 18)
        volatile uint32_t ST2CW019;  ///< Offset: 0x798 - Screening Type 2 Compare Word 0 Register (index = 19)
        volatile uint32_t ST2CW119;  ///< Offset: 0x79C - Screening Type 2 Compare Word 1 Register (index = 19)
        volatile uint32_t ST2CW020;  ///< Offset: 0x7A0 - Screening Type 2 Compare Word 0 Register (index = 20)
        volatile uint32_t ST2CW120;  ///< Offset: 0x7A4 - Screening Type 2 Compare Word 1 Register (index = 20)
        volatile uint32_t ST2CW021;  ///< Offset: 0x7A8 - Screening Type 2 Compare Word 0 Register (index = 21)
        volatile uint32_t ST2CW121;  ///< Offset: 0x7AC - Screening Type 2 Compare Word 1 Register (index = 21)
        volatile uint32_t ST2CW022;  ///< Offset: 0x7B0 - Screening Type 2 Compare Word 0 Register (index = 22)
        volatile uint32_t ST2CW122;  ///< Offset: 0x7B4 - Screening Type 2 Compare Word 1 Register (index = 22)
        volatile uint32_t ST2CW023;  ///< Offset: 0x7B8 - Screening Type 2 Compare Word 0 Register (index = 23)
        volatile uint32_t ST2CW123;  ///< Offset: 0x7BC - Screening Type 2 Compare Word 1 Register (index = 23)
    };

    /// Peripheral instances
    inline Registers* GMAC = reinterpret_cast<Registers*>(GMAC_BASE);

    // Bit definitions
    /// NCR Register bits
    namespace ncr_bits {
        constexpr uint32_t LBL = (1U << 1);  ///< Loop Back Local
        constexpr uint32_t RXEN = (1U << 2);  ///< Receive Enable
        constexpr uint32_t TXEN = (1U << 3);  ///< Transmit Enable
        constexpr uint32_t MPE = (1U << 4);  ///< Management Port Enable
        constexpr uint32_t CLRSTAT = (1U << 5);  ///< Clear Statistics Registers
        constexpr uint32_t INCSTAT = (1U << 6);  ///< Increment Statistics Registers
        constexpr uint32_t WESTAT = (1U << 7);  ///< Write Enable for Statistics Registers
        constexpr uint32_t BP = (1U << 8);  ///< Back pressure
        constexpr uint32_t TSTART = (1U << 9);  ///< Start Transmission
        constexpr uint32_t THALT = (1U << 10);  ///< Transmit Halt
        constexpr uint32_t TXPF = (1U << 11);  ///< Transmit Pause Frame
        constexpr uint32_t TXZQPF = (1U << 12);  ///< Transmit Zero Quantum Pause Frame
        constexpr uint32_t SRTSM = (1U << 15);  ///< Store Receive Time Stamp to Memory
        constexpr uint32_t ENPBPR = (1U << 16);  ///< Enable PFC Priority-based Pause Reception
        constexpr uint32_t TXPBPF = (1U << 17);  ///< Transmit PFC Priority-based Pause Frame
        constexpr uint32_t FNP = (1U << 18);  ///< Flush Next Packet
    }

    /// NCFGR Register bits
    namespace ncfgr_bits {
        constexpr uint32_t SPD = (1U << 0);  ///< Speed
        constexpr uint32_t FD = (1U << 1);  ///< Full Duplex
        constexpr uint32_t DNVLAN = (1U << 2);  ///< Discard Non-VLAN FRAMES
        constexpr uint32_t JFRAME = (1U << 3);  ///< Jumbo Frame Size
        constexpr uint32_t CAF = (1U << 4);  ///< Copy All Frames
        constexpr uint32_t NBC = (1U << 5);  ///< No Broadcast
        constexpr uint32_t MTIHEN = (1U << 6);  ///< Multicast Hash Enable
        constexpr uint32_t UNIHEN = (1U << 7);  ///< Unicast Hash Enable
        constexpr uint32_t MAXFS = (1U << 8);  ///< 1536 Maximum Frame Size
        constexpr uint32_t RTY = (1U << 12);  ///< Retry Test
        constexpr uint32_t PEN = (1U << 13);  ///< Pause Enable
        constexpr uint32_t RXBUFO = (2 << 14);  ///< Receive Buffer Offset
        constexpr uint32_t LFERD = (1U << 16);  ///< Length Field Error Frame Discard
        constexpr uint32_t RFCS = (1U << 17);  ///< Remove FCS
        constexpr uint32_t CLK = (3 << 18);  ///< MDC CLock Division
        constexpr uint32_t DBW = (2 << 21);  ///< Data Bus Width
        constexpr uint32_t DCPF = (1U << 23);  ///< Disable Copy of Pause Frames
        constexpr uint32_t RXCOEN = (1U << 24);  ///< Receive Checksum Offload Enable
        constexpr uint32_t EFRHD = (1U << 25);  ///< Enable Frames Received in Half Duplex
        constexpr uint32_t IRXFCS = (1U << 26);  ///< Ignore RX FCS
        constexpr uint32_t IPGSEN = (1U << 28);  ///< IP Stretch Enable
        constexpr uint32_t RXBP = (1U << 29);  ///< Receive Bad Preamble
        constexpr uint32_t IRXER = (1U << 30);  ///< Ignore IPG GRXER
    }

    /// NSR Register bits
    namespace nsr_bits {
        constexpr uint32_t MDIO = (1U << 1);  ///< MDIO Input Status
        constexpr uint32_t IDLE = (1U << 2);  ///< PHY Management Logic Idle
    }

    /// UR Register bits
    namespace ur_bits {
        constexpr uint32_t RMII = (1U << 0);  ///< Reduced MII Mode
    }

    /// DCFGR Register bits
    namespace dcfgr_bits {
        constexpr uint32_t FBLDO = (5 << 0);  ///< Fixed Burst Length for DMA Data Operations:
        constexpr uint32_t ESMA = (1U << 6);  ///< Endian Swap Mode Enable for Management Descriptor Accesses
        constexpr uint32_t ESPA = (1U << 7);  ///< Endian Swap Mode Enable for Packet Data Accesses
        constexpr uint32_t RXBMS = (2 << 8);  ///< Receiver Packet Buffer Memory Size Select
        constexpr uint32_t TXPBMS = (1U << 10);  ///< Transmitter Packet Buffer Memory Size Select
        constexpr uint32_t TXCOEN = (1U << 11);  ///< Transmitter Checksum Generation Offload Enable
        constexpr uint32_t DRBS = (8 << 16);  ///< DMA Receive Buffer Size
        constexpr uint32_t DDRP = (1U << 24);  ///< DMA Discard Receive Packets
    }

    /// TSR Register bits
    namespace tsr_bits {
        constexpr uint32_t UBR = (1U << 0);  ///< Used Bit Read
        constexpr uint32_t COL = (1U << 1);  ///< Collision Occurred
        constexpr uint32_t RLE = (1U << 2);  ///< Retry Limit Exceeded
        constexpr uint32_t TXGO = (1U << 3);  ///< Transmit Go
        constexpr uint32_t TFC = (1U << 4);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TXCOMP = (1U << 5);  ///< Transmit Complete
        constexpr uint32_t HRESP = (1U << 8);  ///< HRESP Not OK
    }

    /// RBQB Register bits
    namespace rbqb_bits {
        constexpr uint32_t ADDR = (30 << 2);  ///< Receive Buffer Queue Base Address
    }

    /// TBQB Register bits
    namespace tbqb_bits {
        constexpr uint32_t ADDR = (30 << 2);  ///< Transmit Buffer Queue Base Address
    }

    /// RSR Register bits
    namespace rsr_bits {
        constexpr uint32_t BNA = (1U << 0);  ///< Buffer Not Available
        constexpr uint32_t REC = (1U << 1);  ///< Frame Received
        constexpr uint32_t RXOVR = (1U << 2);  ///< Receive Overrun
        constexpr uint32_t HNO = (1U << 3);  ///< HRESP Not OK
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t MFS = (1U << 0);  ///< Management Frame Sent
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t TXUBR = (1U << 3);  ///< TX Used Bit Read
        constexpr uint32_t TUR = (1U << 4);  ///< Transmit Underrun
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
        constexpr uint32_t PFNZ = (1U << 12);  ///< Pause Frame with Non-zero Pause Quantum Received
        constexpr uint32_t PTZ = (1U << 13);  ///< Pause Time Zero
        constexpr uint32_t PFTR = (1U << 14);  ///< Pause Frame Transmitted
        constexpr uint32_t DRQFR = (1U << 18);  ///< PTP Delay Request Frame Received
        constexpr uint32_t SFR = (1U << 19);  ///< PTP Sync Frame Received
        constexpr uint32_t DRQFT = (1U << 20);  ///< PTP Delay Request Frame Transmitted
        constexpr uint32_t SFT = (1U << 21);  ///< PTP Sync Frame Transmitted
        constexpr uint32_t PDRQFR = (1U << 22);  ///< PDelay Request Frame Received
        constexpr uint32_t PDRSFR = (1U << 23);  ///< PDelay Response Frame Received
        constexpr uint32_t PDRQFT = (1U << 24);  ///< PDelay Request Frame Transmitted
        constexpr uint32_t PDRSFT = (1U << 25);  ///< PDelay Response Frame Transmitted
        constexpr uint32_t SRI = (1U << 26);  ///< TSU Seconds Register Increment
        constexpr uint32_t WOL = (1U << 28);  ///< Wake On LAN
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t MFS = (1U << 0);  ///< Management Frame Sent
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t TXUBR = (1U << 3);  ///< TX Used Bit Read
        constexpr uint32_t TUR = (1U << 4);  ///< Transmit Underrun
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
        constexpr uint32_t PFNZ = (1U << 12);  ///< Pause Frame with Non-zero Pause Quantum Received
        constexpr uint32_t PTZ = (1U << 13);  ///< Pause Time Zero
        constexpr uint32_t PFTR = (1U << 14);  ///< Pause Frame Transmitted
        constexpr uint32_t EXINT = (1U << 15);  ///< External Interrupt
        constexpr uint32_t DRQFR = (1U << 18);  ///< PTP Delay Request Frame Received
        constexpr uint32_t SFR = (1U << 19);  ///< PTP Sync Frame Received
        constexpr uint32_t DRQFT = (1U << 20);  ///< PTP Delay Request Frame Transmitted
        constexpr uint32_t SFT = (1U << 21);  ///< PTP Sync Frame Transmitted
        constexpr uint32_t PDRQFR = (1U << 22);  ///< PDelay Request Frame Received
        constexpr uint32_t PDRSFR = (1U << 23);  ///< PDelay Response Frame Received
        constexpr uint32_t PDRQFT = (1U << 24);  ///< PDelay Request Frame Transmitted
        constexpr uint32_t PDRSFT = (1U << 25);  ///< PDelay Response Frame Transmitted
        constexpr uint32_t SRI = (1U << 26);  ///< TSU Seconds Register Increment
        constexpr uint32_t WOL = (1U << 28);  ///< Wake On LAN
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t MFS = (1U << 0);  ///< Management Frame Sent
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t TXUBR = (1U << 3);  ///< TX Used Bit Read
        constexpr uint32_t TUR = (1U << 4);  ///< Transmit Underrun
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
        constexpr uint32_t PFNZ = (1U << 12);  ///< Pause Frame with Non-zero Pause Quantum Received
        constexpr uint32_t PTZ = (1U << 13);  ///< Pause Time Zero
        constexpr uint32_t PFTR = (1U << 14);  ///< Pause Frame Transmitted
        constexpr uint32_t EXINT = (1U << 15);  ///< External Interrupt
        constexpr uint32_t DRQFR = (1U << 18);  ///< PTP Delay Request Frame Received
        constexpr uint32_t SFR = (1U << 19);  ///< PTP Sync Frame Received
        constexpr uint32_t DRQFT = (1U << 20);  ///< PTP Delay Request Frame Transmitted
        constexpr uint32_t SFT = (1U << 21);  ///< PTP Sync Frame Transmitted
        constexpr uint32_t PDRQFR = (1U << 22);  ///< PDelay Request Frame Received
        constexpr uint32_t PDRSFR = (1U << 23);  ///< PDelay Response Frame Received
        constexpr uint32_t PDRQFT = (1U << 24);  ///< PDelay Request Frame Transmitted
        constexpr uint32_t PDRSFT = (1U << 25);  ///< PDelay Response Frame Transmitted
        constexpr uint32_t SRI = (1U << 26);  ///< TSU Seconds Register Increment
        constexpr uint32_t WOL = (1U << 28);  ///< Wake On LAN
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t MFS = (1U << 0);  ///< Management Frame Sent
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t TXUBR = (1U << 3);  ///< TX Used Bit Read
        constexpr uint32_t TUR = (1U << 4);  ///< Transmit Underrun
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
        constexpr uint32_t PFNZ = (1U << 12);  ///< Pause Frame with Non-zero Pause Quantum Received
        constexpr uint32_t PTZ = (1U << 13);  ///< Pause Time Zero
        constexpr uint32_t PFTR = (1U << 14);  ///< Pause Frame Transmitted
        constexpr uint32_t EXINT = (1U << 15);  ///< External Interrupt
        constexpr uint32_t DRQFR = (1U << 18);  ///< PTP Delay Request Frame Received
        constexpr uint32_t SFR = (1U << 19);  ///< PTP Sync Frame Received
        constexpr uint32_t DRQFT = (1U << 20);  ///< PTP Delay Request Frame Transmitted
        constexpr uint32_t SFT = (1U << 21);  ///< PTP Sync Frame Transmitted
        constexpr uint32_t PDRQFR = (1U << 22);  ///< PDelay Request Frame Received
        constexpr uint32_t PDRSFR = (1U << 23);  ///< PDelay Response Frame Received
        constexpr uint32_t PDRQFT = (1U << 24);  ///< PDelay Request Frame Transmitted
        constexpr uint32_t PDRSFT = (1U << 25);  ///< PDelay Response Frame Transmitted
        constexpr uint32_t SRI = (1U << 26);  ///< TSU Seconds Register Increment
        constexpr uint32_t WOL = (1U << 28);  ///< Wake On LAN
    }

    /// MAN Register bits
    namespace man_bits {
        constexpr uint32_t DATA = (16 << 0);  ///< PHY Data
        constexpr uint32_t WTN = (2 << 16);  ///< Write Ten
        constexpr uint32_t REGA = (5 << 18);  ///< Register Address
        constexpr uint32_t PHYA = (5 << 23);  ///< PHY Address
        constexpr uint32_t OP = (2 << 28);  ///< Operation
        constexpr uint32_t CLTTO = (1U << 30);  ///< Clause 22 Operation
        constexpr uint32_t WZO = (1U << 31);  ///< Write ZERO
    }

    /// RPQ Register bits
    namespace rpq_bits {
        constexpr uint32_t RPQ = (16 << 0);  ///< Received Pause Quantum
    }

    /// TPQ Register bits
    namespace tpq_bits {
        constexpr uint32_t TPQ = (16 << 0);  ///< Transmit Pause Quantum
    }

    /// TPSF Register bits
    namespace tpsf_bits {
        constexpr uint32_t TPB1ADR = (12 << 0);  ///< Transmit Partial Store and Forward Address
        constexpr uint32_t ENTXP = (1U << 31);  ///< Enable TX Partial Store and Forward Operation
    }

    /// RPSF Register bits
    namespace rpsf_bits {
        constexpr uint32_t RPB1ADR = (12 << 0);  ///< Receive Partial Store and Forward Address
        constexpr uint32_t ENRXP = (1U << 31);  ///< Enable RX Partial Store and Forward Operation
    }

    /// RJFML Register bits
    namespace rjfml_bits {
        constexpr uint32_t FML = (14 << 0);  ///< Frame Max Length
    }

    /// HRB Register bits
    namespace hrb_bits {
        constexpr uint32_t ADDR = (32 << 0);  ///< Hash Address
    }

    /// HRT Register bits
    namespace hrt_bits {
        constexpr uint32_t ADDR = (32 << 0);  ///< Hash Address
    }

    /// SAB Register bits
    namespace sab_bits {
        constexpr uint32_t ADDR = (32 << 0);  ///< Specific Address 1
    }

    /// SAT Register bits
    namespace sat_bits {
        constexpr uint32_t ADDR = (16 << 0);  ///< Specific Address 1
    }

    /// TIDM1 Register bits
    namespace tidm1_bits {
        constexpr uint32_t TID = (16 << 0);  ///< Type ID Match 1
        constexpr uint32_t ENID1 = (1U << 31);  ///< Enable Copying of TID Matched Frames
    }

    /// TIDM2 Register bits
    namespace tidm2_bits {
        constexpr uint32_t TID = (16 << 0);  ///< Type ID Match 2
        constexpr uint32_t ENID2 = (1U << 31);  ///< Enable Copying of TID Matched Frames
    }

    /// TIDM3 Register bits
    namespace tidm3_bits {
        constexpr uint32_t TID = (16 << 0);  ///< Type ID Match 3
        constexpr uint32_t ENID3 = (1U << 31);  ///< Enable Copying of TID Matched Frames
    }

    /// TIDM4 Register bits
    namespace tidm4_bits {
        constexpr uint32_t TID = (16 << 0);  ///< Type ID Match 4
        constexpr uint32_t ENID4 = (1U << 31);  ///< Enable Copying of TID Matched Frames
    }

    /// WOL Register bits
    namespace wol_bits {
        constexpr uint32_t IP = (16 << 0);  ///< ARP Request IP Address
        constexpr uint32_t MAG = (1U << 16);  ///< Magic Packet Event Enable
        constexpr uint32_t ARP = (1U << 17);  ///< ARP Request IP Address
        constexpr uint32_t SA1 = (1U << 18);  ///< Specific Address Register 1 Event Enable
        constexpr uint32_t MTI = (1U << 19);  ///< Multicast Hash Event Enable
    }

    /// IPGS Register bits
    namespace ipgs_bits {
        constexpr uint32_t FL = (16 << 0);  ///< Frame Length
    }

    /// SVLAN Register bits
    namespace svlan_bits {
        constexpr uint32_t VLAN_TYPE = (16 << 0);  ///< User Defined VLAN_TYPE Field
        constexpr uint32_t ESVLAN = (1U << 31);  ///< Enable Stacked VLAN Processing Mode
    }

    /// TPFCP Register bits
    namespace tpfcp_bits {
        constexpr uint32_t PEV = (8 << 0);  ///< Priority Enable Vector
        constexpr uint32_t PQ = (8 << 8);  ///< Pause Quantum
    }

    /// SAMB1 Register bits
    namespace samb1_bits {
        constexpr uint32_t ADDR = (32 << 0);  ///< Specific Address 1 Mask
    }

    /// SAMT1 Register bits
    namespace samt1_bits {
        constexpr uint32_t ADDR = (16 << 0);  ///< Specific Address 1 Mask
    }

    /// NSC Register bits
    namespace nsc_bits {
        constexpr uint32_t NANOSEC = (22 << 0);  ///< 1588 Timer Nanosecond Comparison Value
    }

    /// SCL Register bits
    namespace scl_bits {
        constexpr uint32_t SEC = (32 << 0);  ///< 1588 Timer Second Comparison Value
    }

    /// SCH Register bits
    namespace sch_bits {
        constexpr uint32_t SEC = (16 << 0);  ///< 1588 Timer Second Comparison Value
    }

    /// EFTSH Register bits
    namespace eftsh_bits {
        constexpr uint32_t RUD = (16 << 0);  ///< Register Update
    }

    /// EFRSH Register bits
    namespace efrsh_bits {
        constexpr uint32_t RUD = (16 << 0);  ///< Register Update
    }

    /// PEFTSH Register bits
    namespace peftsh_bits {
        constexpr uint32_t RUD = (16 << 0);  ///< Register Update
    }

    /// PEFRSH Register bits
    namespace pefrsh_bits {
        constexpr uint32_t RUD = (16 << 0);  ///< Register Update
    }

    /// OTLO Register bits
    namespace otlo_bits {
        constexpr uint32_t TXO = (32 << 0);  ///< Transmitted Octets
    }

    /// OTHI Register bits
    namespace othi_bits {
        constexpr uint32_t TXO = (16 << 0);  ///< Transmitted Octets
    }

    /// FT Register bits
    namespace ft_bits {
        constexpr uint32_t FTX = (32 << 0);  ///< Frames Transmitted without Error
    }

    /// BCFT Register bits
    namespace bcft_bits {
        constexpr uint32_t BFTX = (32 << 0);  ///< Broadcast Frames Transmitted without Error
    }

    /// MFT Register bits
    namespace mft_bits {
        constexpr uint32_t MFTX = (32 << 0);  ///< Multicast Frames Transmitted without Error
    }

    /// PFT Register bits
    namespace pft_bits {
        constexpr uint32_t PFTX = (16 << 0);  ///< Pause Frames Transmitted Register
    }

    /// BFT64 Register bits
    namespace bft64_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 64 Byte Frames Transmitted without Error
    }

    /// TBFT127 Register bits
    namespace tbft127_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 65 to 127 Byte Frames Transmitted without Error
    }

    /// TBFT255 Register bits
    namespace tbft255_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 128 to 255 Byte Frames Transmitted without Error
    }

    /// TBFT511 Register bits
    namespace tbft511_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 256 to 511 Byte Frames Transmitted without Error
    }

    /// TBFT1023 Register bits
    namespace tbft1023_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 512 to 1023 Byte Frames Transmitted without Error
    }

    /// TBFT1518 Register bits
    namespace tbft1518_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< 1024 to 1518 Byte Frames Transmitted without Error
    }

    /// GTBFT1518 Register bits
    namespace gtbft1518_bits {
        constexpr uint32_t NFTX = (32 << 0);  ///< Greater than 1518 Byte Frames Transmitted without Error
    }

    /// TUR Register bits
    namespace tur_bits {
        constexpr uint32_t TXUNR = (10 << 0);  ///< Transmit Underruns
    }

    /// SCF Register bits
    namespace scf_bits {
        constexpr uint32_t SCOL = (18 << 0);  ///< Single Collision
    }

    /// MCF Register bits
    namespace mcf_bits {
        constexpr uint32_t MCOL = (18 << 0);  ///< Multiple Collision
    }

    /// EC Register bits
    namespace ec_bits {
        constexpr uint32_t XCOL = (10 << 0);  ///< Excessive Collisions
    }

    /// LC Register bits
    namespace lc_bits {
        constexpr uint32_t LCOL = (10 << 0);  ///< Late Collisions
    }

    /// DTF Register bits
    namespace dtf_bits {
        constexpr uint32_t DEFT = (18 << 0);  ///< Deferred Transmission
    }

    /// CSE Register bits
    namespace cse_bits {
        constexpr uint32_t CSR = (10 << 0);  ///< Carrier Sense Error
    }

    /// ORLO Register bits
    namespace orlo_bits {
        constexpr uint32_t RXO = (32 << 0);  ///< Received Octets
    }

    /// ORHI Register bits
    namespace orhi_bits {
        constexpr uint32_t RXO = (16 << 0);  ///< Received Octets
    }

    /// FR Register bits
    namespace fr_bits {
        constexpr uint32_t FRX = (32 << 0);  ///< Frames Received without Error
    }

    /// BCFR Register bits
    namespace bcfr_bits {
        constexpr uint32_t BFRX = (32 << 0);  ///< Broadcast Frames Received without Error
    }

    /// MFR Register bits
    namespace mfr_bits {
        constexpr uint32_t MFRX = (32 << 0);  ///< Multicast Frames Received without Error
    }

    /// PFR Register bits
    namespace pfr_bits {
        constexpr uint32_t PFRX = (16 << 0);  ///< Pause Frames Received Register
    }

    /// BFR64 Register bits
    namespace bfr64_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 64 Byte Frames Received without Error
    }

    /// TBFR127 Register bits
    namespace tbfr127_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 65 to 127 Byte Frames Received without Error
    }

    /// TBFR255 Register bits
    namespace tbfr255_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 128 to 255 Byte Frames Received without Error
    }

    /// TBFR511 Register bits
    namespace tbfr511_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 256 to 511 Byte Frames Received without Error
    }

    /// TBFR1023 Register bits
    namespace tbfr1023_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 512 to 1023 Byte Frames Received without Error
    }

    /// TBFR1518 Register bits
    namespace tbfr1518_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 1024 to 1518 Byte Frames Received without Error
    }

    /// TMXBFR Register bits
    namespace tmxbfr_bits {
        constexpr uint32_t NFRX = (32 << 0);  ///< 1519 to Maximum Byte Frames Received without Error
    }

    /// UFR Register bits
    namespace ufr_bits {
        constexpr uint32_t UFRX = (10 << 0);  ///< Undersize Frames Received
    }

    /// OFR Register bits
    namespace ofr_bits {
        constexpr uint32_t OFRX = (10 << 0);  ///< Oversized Frames Received
    }

    /// JR Register bits
    namespace jr_bits {
        constexpr uint32_t JRX = (10 << 0);  ///< Jabbers Received
    }

    /// FCSE Register bits
    namespace fcse_bits {
        constexpr uint32_t FCKR = (10 << 0);  ///< Frame Check Sequence Errors
    }

    /// LFFE Register bits
    namespace lffe_bits {
        constexpr uint32_t LFER = (10 << 0);  ///< Length Field Frame Errors
    }

    /// RSE Register bits
    namespace rse_bits {
        constexpr uint32_t RXSE = (10 << 0);  ///< Receive Symbol Errors
    }

    /// AE Register bits
    namespace ae_bits {
        constexpr uint32_t AER = (10 << 0);  ///< Alignment Errors
    }

    /// RRE Register bits
    namespace rre_bits {
        constexpr uint32_t RXRER = (18 << 0);  ///< Receive Resource Errors
    }

    /// ROE Register bits
    namespace roe_bits {
        constexpr uint32_t RXOVR = (10 << 0);  ///< Receive Overruns
    }

    /// IHCE Register bits
    namespace ihce_bits {
        constexpr uint32_t HCKER = (8 << 0);  ///< IP Header Checksum Errors
    }

    /// TCE Register bits
    namespace tce_bits {
        constexpr uint32_t TCKER = (8 << 0);  ///< TCP Checksum Errors
    }

    /// UCE Register bits
    namespace uce_bits {
        constexpr uint32_t UCKER = (8 << 0);  ///< UDP Checksum Errors
    }

    /// TISUBN Register bits
    namespace tisubn_bits {
        constexpr uint32_t LSBTIR = (16 << 0);  ///< Lower Significant Bits of Timer Increment Register
    }

    /// TSH Register bits
    namespace tsh_bits {
        constexpr uint32_t TCS = (16 << 0);  ///< Timer Count in Seconds
    }

    /// TSL Register bits
    namespace tsl_bits {
        constexpr uint32_t TCS = (32 << 0);  ///< Timer Count in Seconds
    }

    /// TN Register bits
    namespace tn_bits {
        constexpr uint32_t TNS = (30 << 0);  ///< Timer Count in Nanoseconds
    }

    /// TA Register bits
    namespace ta_bits {
        constexpr uint32_t ITDT = (30 << 0);  ///< Increment/Decrement
        constexpr uint32_t ADJ = (1U << 31);  ///< Adjust 1588 Timer
    }

    /// TI Register bits
    namespace ti_bits {
        constexpr uint32_t CNS = (8 << 0);  ///< Count Nanoseconds
        constexpr uint32_t ACNS = (8 << 8);  ///< Alternative Count Nanoseconds
        constexpr uint32_t NIT = (8 << 16);  ///< Number of Increments
    }

    /// EFTSL Register bits
    namespace eftsl_bits {
        constexpr uint32_t RUD = (32 << 0);  ///< Register Update
    }

    /// EFTN Register bits
    namespace eftn_bits {
        constexpr uint32_t RUD = (30 << 0);  ///< Register Update
    }

    /// EFRSL Register bits
    namespace efrsl_bits {
        constexpr uint32_t RUD = (32 << 0);  ///< Register Update
    }

    /// EFRN Register bits
    namespace efrn_bits {
        constexpr uint32_t RUD = (30 << 0);  ///< Register Update
    }

    /// PEFTSL Register bits
    namespace peftsl_bits {
        constexpr uint32_t RUD = (32 << 0);  ///< Register Update
    }

    /// PEFTN Register bits
    namespace peftn_bits {
        constexpr uint32_t RUD = (30 << 0);  ///< Register Update
    }

    /// PEFRSL Register bits
    namespace pefrsl_bits {
        constexpr uint32_t RUD = (32 << 0);  ///< Register Update
    }

    /// PEFRN Register bits
    namespace pefrn_bits {
        constexpr uint32_t RUD = (30 << 0);  ///< Register Update
    }

    /// ISRPQ__ Register bits
    namespace isrpq___bits {
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
    }

    /// TBQBAPQ__ Register bits
    namespace tbqbapq___bits {
        constexpr uint32_t TXBQBA = (30 << 2);  ///< Transmit Buffer Queue Base Address
    }

    /// RBQBAPQ__ Register bits
    namespace rbqbapq___bits {
        constexpr uint32_t RXBQBA = (30 << 2);  ///< Receive Buffer Queue Base Address
    }

    /// RBSRPQ__ Register bits
    namespace rbsrpq___bits {
        constexpr uint32_t RBS = (16 << 0);  ///< Receive Buffer Size
    }

    /// CBSCR Register bits
    namespace cbscr_bits {
        constexpr uint32_t QBE = (1U << 0);  ///< Queue B CBS Enable
        constexpr uint32_t QAE = (1U << 1);  ///< Queue A CBS Enable
    }

    /// CBSISQA Register bits
    namespace cbsisqa_bits {
        constexpr uint32_t IS = (32 << 0);  ///< IdleSlope
    }

    /// CBSISQB Register bits
    namespace cbsisqb_bits {
        constexpr uint32_t IS = (32 << 0);  ///< IdleSlope
    }

    /// ST1RPQ__ Register bits
    namespace st1rpq___bits {
        constexpr uint32_t QNB = (3 << 0);  ///< Queue Number (0-2)
        constexpr uint32_t DSTCM = (8 << 4);  ///< Differentiated Services or Traffic Class Match
        constexpr uint32_t UDPM = (16 << 12);  ///< UDP Port Match
        constexpr uint32_t DSTCE = (1U << 28);  ///< Differentiated Services or Traffic Class Match Enable
        constexpr uint32_t UDPE = (1U << 29);  ///< UDP Port Match Enable
    }

    /// ST2RPQ__ Register bits
    namespace st2rpq___bits {
        constexpr uint32_t QNB = (3 << 0);  ///< Queue Number (0-2)
        constexpr uint32_t VLANP = (3 << 4);  ///< VLAN Priority
        constexpr uint32_t VLANE = (1U << 8);  ///< VLAN Enable
        constexpr uint32_t I2ETH = (3 << 9);  ///< Index of Screening Type 2 EtherType register x
        constexpr uint32_t ETHE = (1U << 12);  ///< EtherType Enable
        constexpr uint32_t COMPA = (5 << 13);  ///< Index of Screening Type 2 Compare Word 0/Word 1 register x
        constexpr uint32_t COMPAE = (1U << 18);  ///< Compare A Enable
        constexpr uint32_t COMPB = (5 << 19);  ///< Index of Screening Type 2 Compare Word 0/Word 1 register x
        constexpr uint32_t COMPBE = (1U << 24);  ///< Compare B Enable
        constexpr uint32_t COMPC = (5 << 25);  ///< Index of Screening Type 2 Compare Word 0/Word 1 register x
        constexpr uint32_t COMPCE = (1U << 30);  ///< Compare C Enable
    }

    /// IERPQ__ Register bits
    namespace ierpq___bits {
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
    }

    /// IDRPQ__ Register bits
    namespace idrpq___bits {
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t TFC = (1U << 6);  ///< Transmit Frame Corruption Due to AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
    }

    /// IMRPQ__ Register bits
    namespace imrpq___bits {
        constexpr uint32_t RCOMP = (1U << 1);  ///< Receive Complete
        constexpr uint32_t RXUBR = (1U << 2);  ///< RX Used Bit Read
        constexpr uint32_t RLEX = (1U << 5);  ///< Retry Limit Exceeded or Late Collision
        constexpr uint32_t AHB = (1U << 6);  ///< AHB Error
        constexpr uint32_t TCOMP = (1U << 7);  ///< Transmit Complete
        constexpr uint32_t ROVR = (1U << 10);  ///< Receive Overrun
        constexpr uint32_t HRESP = (1U << 11);  ///< HRESP Not OK
    }

    /// ST2ER__ Register bits
    namespace st2er___bits {
        constexpr uint32_t COMPVAL = (16 << 0);  ///< Ethertype Compare Value
    }

    /// ST2CW00 Register bits
    namespace st2cw00_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW10 Register bits
    namespace st2cw10_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW01 Register bits
    namespace st2cw01_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW11 Register bits
    namespace st2cw11_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW02 Register bits
    namespace st2cw02_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW12 Register bits
    namespace st2cw12_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW03 Register bits
    namespace st2cw03_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW13 Register bits
    namespace st2cw13_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW04 Register bits
    namespace st2cw04_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW14 Register bits
    namespace st2cw14_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW05 Register bits
    namespace st2cw05_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW15 Register bits
    namespace st2cw15_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW06 Register bits
    namespace st2cw06_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW16 Register bits
    namespace st2cw16_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW07 Register bits
    namespace st2cw07_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW17 Register bits
    namespace st2cw17_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW08 Register bits
    namespace st2cw08_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW18 Register bits
    namespace st2cw18_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW09 Register bits
    namespace st2cw09_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW19 Register bits
    namespace st2cw19_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW010 Register bits
    namespace st2cw010_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW110 Register bits
    namespace st2cw110_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW011 Register bits
    namespace st2cw011_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW111 Register bits
    namespace st2cw111_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW012 Register bits
    namespace st2cw012_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW112 Register bits
    namespace st2cw112_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW013 Register bits
    namespace st2cw013_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW113 Register bits
    namespace st2cw113_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW014 Register bits
    namespace st2cw014_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW114 Register bits
    namespace st2cw114_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW015 Register bits
    namespace st2cw015_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW115 Register bits
    namespace st2cw115_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW016 Register bits
    namespace st2cw016_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW116 Register bits
    namespace st2cw116_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW017 Register bits
    namespace st2cw017_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW117 Register bits
    namespace st2cw117_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW018 Register bits
    namespace st2cw018_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW118 Register bits
    namespace st2cw118_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW019 Register bits
    namespace st2cw019_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW119 Register bits
    namespace st2cw119_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW020 Register bits
    namespace st2cw020_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW120 Register bits
    namespace st2cw120_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW021 Register bits
    namespace st2cw021_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW121 Register bits
    namespace st2cw121_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW022 Register bits
    namespace st2cw022_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW122 Register bits
    namespace st2cw122_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

    /// ST2CW023 Register bits
    namespace st2cw023_bits {
        constexpr uint32_t MASKVAL = (16 << 0);  ///< Mask Value
        constexpr uint32_t COMPVAL = (16 << 16);  ///< Compare Value
    }

    /// ST2CW123 Register bits
    namespace st2cw123_bits {
        constexpr uint32_t OFFSVAL = (7 << 0);  ///< Offset Value in Bytes
        constexpr uint32_t OFFSSTRT = (2 << 7);  ///< Ethernet Frame Offset Start
    }

}

// ============================================================================
// GPBR Peripheral
// ============================================================================

namespace gpbr {
    /// Base addresses
    constexpr uint32_t GPBR_BASE = 0x400E1890;

    /// GPBR Register structure
    struct Registers {
        volatile uint32_t SYS_GPBR__;  ///< Offset: 0x00 - General Purpose Backup Register 0 (renamed from SYS_GPBR__)
    };

    /// Peripheral instances
    inline Registers* GPBR = reinterpret_cast<Registers*>(GPBR_BASE);

    // Bit definitions
    /// SYS_GPBR__ Register bits
    namespace sys_gpbr___bits {
        constexpr uint32_t GPBR_VALUE = (32 << 0);  ///< Value of GPBR x
    }

}

// ============================================================================
// HSMCI Peripheral
// ============================================================================

namespace hsmci {
    /// Base addresses
    constexpr uint32_t HSMCI_BASE = 0x40000000;

    /// HSMCI Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t DTOR;  ///< Offset: 0x08 - Data Timeout Register
        volatile uint32_t SDCR;  ///< Offset: 0x0C - SD/SDIO Card Register
        volatile uint32_t ARGR;  ///< Offset: 0x10 - Argument Register
        volatile uint32_t CMDR;  ///< Offset: 0x14 - Command Register
        volatile uint32_t BLKR;  ///< Offset: 0x18 - Block Register
        volatile uint32_t CSTOR;  ///< Offset: 0x1C - Completion Signal Timeout Register
        volatile uint32_t RSPR__;  ///< Offset: 0x20 - Response Register 0 (renamed from RSPR__)
        volatile uint32_t RDR;  ///< Offset: 0x30 - Receive Data Register
        volatile uint32_t TDR;  ///< Offset: 0x34 - Transmit Data Register
        volatile uint32_t SR;  ///< Offset: 0x40 - Status Register
        volatile uint32_t IER;  ///< Offset: 0x44 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x48 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x4C - Interrupt Mask Register
        volatile uint32_t DMA;  ///< Offset: 0x50 - DMA Configuration Register
        volatile uint32_t CFG;  ///< Offset: 0x54 - Configuration Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
        volatile uint32_t FIFO__;  ///< Offset: 0x200 - FIFO Memory Aperture0 0 (renamed from FIFO__)
    };

    /// Peripheral instances
    inline Registers* HSMCI = reinterpret_cast<Registers*>(HSMCI_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t MCIEN = (1U << 0);  ///< Multi-Media Interface Enable
        constexpr uint32_t MCIDIS = (1U << 1);  ///< Multi-Media Interface Disable
        constexpr uint32_t PWSEN = (1U << 2);  ///< Power Save Mode Enable
        constexpr uint32_t PWSDIS = (1U << 3);  ///< Power Save Mode Disable
        constexpr uint32_t SWRST = (1U << 7);  ///< Software Reset
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t CLKDIV = (8 << 0);  ///< Clock Divider
        constexpr uint32_t PWSDIV = (3 << 8);  ///< Power Saving Divider
        constexpr uint32_t RDPROOF = (1U << 11);  ///< Read Proof Enable
        constexpr uint32_t WRPROOF = (1U << 12);  ///< Write Proof Enable
        constexpr uint32_t FBYTE = (1U << 13);  ///< Force Byte Transfer
        constexpr uint32_t PADV = (1U << 14);  ///< Padding Value
        constexpr uint32_t CLKODD = (1U << 16);  ///< Clock divider is odd
    }

    /// DTOR Register bits
    namespace dtor_bits {
        constexpr uint32_t DTOCYC = (4 << 0);  ///< Data Timeout Cycle Number
        constexpr uint32_t DTOMUL = (3 << 4);  ///< Data Timeout Multiplier
    }

    /// SDCR Register bits
    namespace sdcr_bits {
        constexpr uint32_t SDCSEL = (2 << 0);  ///< SDCard/SDIO Slot
        constexpr uint32_t SDCBUS = (2 << 6);  ///< SDCard/SDIO Bus Width
    }

    /// ARGR Register bits
    namespace argr_bits {
        constexpr uint32_t ARG = (32 << 0);  ///< Command Argument
    }

    /// CMDR Register bits
    namespace cmdr_bits {
        constexpr uint32_t CMDNB = (6 << 0);  ///< Command Number
        constexpr uint32_t RSPTYP = (2 << 6);  ///< Response Type
        constexpr uint32_t SPCMD = (3 << 8);  ///< Special Command
        constexpr uint32_t OPDCMD = (1U << 11);  ///< Open Drain Command
        constexpr uint32_t MAXLAT = (1U << 12);  ///< Max Latency for Command to Response
        constexpr uint32_t TRCMD = (2 << 16);  ///< Transfer Command
        constexpr uint32_t TRDIR = (1U << 18);  ///< Transfer Direction
        constexpr uint32_t TRTYP = (3 << 19);  ///< Transfer Type
        constexpr uint32_t IOSPCMD = (2 << 24);  ///< SDIO Special Command
        constexpr uint32_t ATACS = (1U << 26);  ///< ATA with Command Completion Signal
        constexpr uint32_t BOOT_ACK = (1U << 27);  ///< Boot Operation Acknowledge
    }

    /// BLKR Register bits
    namespace blkr_bits {
        constexpr uint32_t BCNT = (16 << 0);  ///< MMC/SDIO Block Count - SDIO Byte Count
        constexpr uint32_t BLKLEN = (16 << 16);  ///< Data Block Length
    }

    /// CSTOR Register bits
    namespace cstor_bits {
        constexpr uint32_t CSTOCYC = (4 << 0);  ///< Completion Signal Timeout Cycle Number
        constexpr uint32_t CSTOMUL = (3 << 4);  ///< Completion Signal Timeout Multiplier
    }

    /// RSPR__ Register bits
    namespace rspr___bits {
        constexpr uint32_t RSP = (32 << 0);  ///< Response
    }

    /// RDR Register bits
    namespace rdr_bits {
        constexpr uint32_t DATA = (32 << 0);  ///< Data to Read
    }

    /// TDR Register bits
    namespace tdr_bits {
        constexpr uint32_t DATA = (32 << 0);  ///< Data to Write
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t CMDRDY = (1U << 0);  ///< Command Ready (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receiver Ready (cleared by reading HSMCI_RDR)
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Ready (cleared by writing in HSMCI_TDR)
        constexpr uint32_t BLKE = (1U << 3);  ///< Data Block Ended (cleared on read)
        constexpr uint32_t DTIP = (1U << 4);  ///< Data Transfer in Progress (cleared at the end of CRC16 calculation)
        constexpr uint32_t NOTBUSY = (1U << 5);  ///< HSMCI Not Busy
        constexpr uint32_t SDIOIRQA = (1U << 8);  ///< SDIO Interrupt for Slot A (cleared on read)
        constexpr uint32_t SDIOWAIT = (1U << 12);  ///< SDIO Read Wait Operation Status
        constexpr uint32_t CSRCV = (1U << 13);  ///< CE-ATA Completion Signal Received (cleared on read)
        constexpr uint32_t RINDE = (1U << 16);  ///< Response Index Error (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t RDIRE = (1U << 17);  ///< Response Direction Error (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t RCRCE = (1U << 18);  ///< Response CRC Error (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t RENDE = (1U << 19);  ///< Response End Bit Error (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t RTOE = (1U << 20);  ///< Response Time-out Error (cleared by writing in HSMCI_CMDR)
        constexpr uint32_t DCRCE = (1U << 21);  ///< Data CRC Error (cleared on read)
        constexpr uint32_t DTOE = (1U << 22);  ///< Data Time-out Error (cleared on read)
        constexpr uint32_t CSTOE = (1U << 23);  ///< Completion Signal Time-out Error (cleared on read)
        constexpr uint32_t BLKOVRE = (1U << 24);  ///< DMA Block Overrun Error (cleared on read)
        constexpr uint32_t FIFOEMPTY = (1U << 26);  ///< FIFO empty flag
        constexpr uint32_t XFRDONE = (1U << 27);  ///< Transfer Done flag
        constexpr uint32_t ACKRCV = (1U << 28);  ///< Boot Operation Acknowledge Received (cleared on read)
        constexpr uint32_t ACKRCVE = (1U << 29);  ///< Boot Operation Acknowledge Error (cleared on read)
        constexpr uint32_t OVRE = (1U << 30);  ///< Overrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)
        constexpr uint32_t UNRE = (1U << 31);  ///< Underrun (if FERRCTRL = 1, cleared by writing in HSMCI_CMDR or cleared on read if FERRCTRL = 0)
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t CMDRDY = (1U << 0);  ///< Command Ready Interrupt Enable
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receiver Ready Interrupt Enable
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Ready Interrupt Enable
        constexpr uint32_t BLKE = (1U << 3);  ///< Data Block Ended Interrupt Enable
        constexpr uint32_t DTIP = (1U << 4);  ///< Data Transfer in Progress Interrupt Enable
        constexpr uint32_t NOTBUSY = (1U << 5);  ///< Data Not Busy Interrupt Enable
        constexpr uint32_t SDIOIRQA = (1U << 8);  ///< SDIO Interrupt for Slot A Interrupt Enable
        constexpr uint32_t SDIOWAIT = (1U << 12);  ///< SDIO Read Wait Operation Status Interrupt Enable
        constexpr uint32_t CSRCV = (1U << 13);  ///< Completion Signal Received Interrupt Enable
        constexpr uint32_t RINDE = (1U << 16);  ///< Response Index Error Interrupt Enable
        constexpr uint32_t RDIRE = (1U << 17);  ///< Response Direction Error Interrupt Enable
        constexpr uint32_t RCRCE = (1U << 18);  ///< Response CRC Error Interrupt Enable
        constexpr uint32_t RENDE = (1U << 19);  ///< Response End Bit Error Interrupt Enable
        constexpr uint32_t RTOE = (1U << 20);  ///< Response Time-out Error Interrupt Enable
        constexpr uint32_t DCRCE = (1U << 21);  ///< Data CRC Error Interrupt Enable
        constexpr uint32_t DTOE = (1U << 22);  ///< Data Time-out Error Interrupt Enable
        constexpr uint32_t CSTOE = (1U << 23);  ///< Completion Signal Timeout Error Interrupt Enable
        constexpr uint32_t BLKOVRE = (1U << 24);  ///< DMA Block Overrun Error Interrupt Enable
        constexpr uint32_t FIFOEMPTY = (1U << 26);  ///< FIFO empty Interrupt enable
        constexpr uint32_t XFRDONE = (1U << 27);  ///< Transfer Done Interrupt enable
        constexpr uint32_t ACKRCV = (1U << 28);  ///< Boot Acknowledge Interrupt Enable
        constexpr uint32_t ACKRCVE = (1U << 29);  ///< Boot Acknowledge Error Interrupt Enable
        constexpr uint32_t OVRE = (1U << 30);  ///< Overrun Interrupt Enable
        constexpr uint32_t UNRE = (1U << 31);  ///< Underrun Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t CMDRDY = (1U << 0);  ///< Command Ready Interrupt Disable
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receiver Ready Interrupt Disable
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Ready Interrupt Disable
        constexpr uint32_t BLKE = (1U << 3);  ///< Data Block Ended Interrupt Disable
        constexpr uint32_t DTIP = (1U << 4);  ///< Data Transfer in Progress Interrupt Disable
        constexpr uint32_t NOTBUSY = (1U << 5);  ///< Data Not Busy Interrupt Disable
        constexpr uint32_t SDIOIRQA = (1U << 8);  ///< SDIO Interrupt for Slot A Interrupt Disable
        constexpr uint32_t SDIOWAIT = (1U << 12);  ///< SDIO Read Wait Operation Status Interrupt Disable
        constexpr uint32_t CSRCV = (1U << 13);  ///< Completion Signal received interrupt Disable
        constexpr uint32_t RINDE = (1U << 16);  ///< Response Index Error Interrupt Disable
        constexpr uint32_t RDIRE = (1U << 17);  ///< Response Direction Error Interrupt Disable
        constexpr uint32_t RCRCE = (1U << 18);  ///< Response CRC Error Interrupt Disable
        constexpr uint32_t RENDE = (1U << 19);  ///< Response End Bit Error Interrupt Disable
        constexpr uint32_t RTOE = (1U << 20);  ///< Response Time-out Error Interrupt Disable
        constexpr uint32_t DCRCE = (1U << 21);  ///< Data CRC Error Interrupt Disable
        constexpr uint32_t DTOE = (1U << 22);  ///< Data Time-out Error Interrupt Disable
        constexpr uint32_t CSTOE = (1U << 23);  ///< Completion Signal Time out Error Interrupt Disable
        constexpr uint32_t BLKOVRE = (1U << 24);  ///< DMA Block Overrun Error Interrupt Disable
        constexpr uint32_t FIFOEMPTY = (1U << 26);  ///< FIFO empty Interrupt Disable
        constexpr uint32_t XFRDONE = (1U << 27);  ///< Transfer Done Interrupt Disable
        constexpr uint32_t ACKRCV = (1U << 28);  ///< Boot Acknowledge Interrupt Disable
        constexpr uint32_t ACKRCVE = (1U << 29);  ///< Boot Acknowledge Error Interrupt Disable
        constexpr uint32_t OVRE = (1U << 30);  ///< Overrun Interrupt Disable
        constexpr uint32_t UNRE = (1U << 31);  ///< Underrun Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t CMDRDY = (1U << 0);  ///< Command Ready Interrupt Mask
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receiver Ready Interrupt Mask
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Ready Interrupt Mask
        constexpr uint32_t BLKE = (1U << 3);  ///< Data Block Ended Interrupt Mask
        constexpr uint32_t DTIP = (1U << 4);  ///< Data Transfer in Progress Interrupt Mask
        constexpr uint32_t NOTBUSY = (1U << 5);  ///< Data Not Busy Interrupt Mask
        constexpr uint32_t SDIOIRQA = (1U << 8);  ///< SDIO Interrupt for Slot A Interrupt Mask
        constexpr uint32_t SDIOWAIT = (1U << 12);  ///< SDIO Read Wait Operation Status Interrupt Mask
        constexpr uint32_t CSRCV = (1U << 13);  ///< Completion Signal Received Interrupt Mask
        constexpr uint32_t RINDE = (1U << 16);  ///< Response Index Error Interrupt Mask
        constexpr uint32_t RDIRE = (1U << 17);  ///< Response Direction Error Interrupt Mask
        constexpr uint32_t RCRCE = (1U << 18);  ///< Response CRC Error Interrupt Mask
        constexpr uint32_t RENDE = (1U << 19);  ///< Response End Bit Error Interrupt Mask
        constexpr uint32_t RTOE = (1U << 20);  ///< Response Time-out Error Interrupt Mask
        constexpr uint32_t DCRCE = (1U << 21);  ///< Data CRC Error Interrupt Mask
        constexpr uint32_t DTOE = (1U << 22);  ///< Data Time-out Error Interrupt Mask
        constexpr uint32_t CSTOE = (1U << 23);  ///< Completion Signal Time-out Error Interrupt Mask
        constexpr uint32_t BLKOVRE = (1U << 24);  ///< DMA Block Overrun Error Interrupt Mask
        constexpr uint32_t FIFOEMPTY = (1U << 26);  ///< FIFO Empty Interrupt Mask
        constexpr uint32_t XFRDONE = (1U << 27);  ///< Transfer Done Interrupt Mask
        constexpr uint32_t ACKRCV = (1U << 28);  ///< Boot Operation Acknowledge Received Interrupt Mask
        constexpr uint32_t ACKRCVE = (1U << 29);  ///< Boot Operation Acknowledge Error Interrupt Mask
        constexpr uint32_t OVRE = (1U << 30);  ///< Overrun Interrupt Mask
        constexpr uint32_t UNRE = (1U << 31);  ///< Underrun Interrupt Mask
    }

    /// DMA Register bits
    namespace dma_bits {
        constexpr uint32_t CHKSIZE = (3 << 4);  ///< DMA Channel Read and Write Chunk Size
        constexpr uint32_t DMAEN = (1U << 8);  ///< DMA Hardware Handshaking Enable
    }

    /// CFG Register bits
    namespace cfg_bits {
        constexpr uint32_t FIFOMODE = (1U << 0);  ///< HSMCI Internal FIFO control mode
        constexpr uint32_t FERRCTRL = (1U << 4);  ///< Flow Error flag reset control mode
        constexpr uint32_t HSMODE = (1U << 8);  ///< High Speed Mode
        constexpr uint32_t LSYNC = (1U << 12);  ///< Synchronize on the last block
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protect Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protect Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

    /// FIFO__ Register bits
    namespace fifo___bits {
        constexpr uint32_t DATA = (32 << 0);  ///< Data to Read or Data to Write
    }

}

// ============================================================================
// ICM Peripheral
// ============================================================================

namespace icm {
    /// Base addresses
    constexpr uint32_t ICM_BASE = 0x40048000;

    /// ICM Register structure
    struct Registers {
        volatile uint32_t CFG;  ///< Offset: 0x00 - Configuration Register
        volatile uint32_t CTRL;  ///< Offset: 0x04 - Control Register
        volatile uint32_t SR;  ///< Offset: 0x08 - Status Register
        volatile uint32_t IER;  ///< Offset: 0x10 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x14 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x18 - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x1C - Interrupt Status Register
        volatile uint32_t UASR;  ///< Offset: 0x20 - Undefined Access Status Register
        volatile uint32_t DSCR;  ///< Offset: 0x30 - Region Descriptor Area Start Address Register
        volatile uint32_t HASH;  ///< Offset: 0x34 - Region Hash Area Start Address Register
        volatile uint32_t UIHVAL__;  ///< Offset: 0x38 - User Initial Hash Value 0 Register 0 (renamed from UIHVAL__)
    };

    /// Peripheral instances
    inline Registers* ICM = reinterpret_cast<Registers*>(ICM_BASE);

    // Bit definitions
    /// CFG Register bits
    namespace cfg_bits {
        constexpr uint32_t WBDIS = (1U << 0);  ///< Write Back Disable
        constexpr uint32_t EOMDIS = (1U << 1);  ///< End of Monitoring Disable
        constexpr uint32_t SLBDIS = (1U << 2);  ///< Secondary List Branching Disable
        constexpr uint32_t BBC = (4 << 4);  ///< Bus Burden Control
        constexpr uint32_t ASCD = (1U << 8);  ///< Automatic Switch To Compare Digest
        constexpr uint32_t DUALBUFF = (1U << 9);  ///< Dual Input Buffer
        constexpr uint32_t UIHASH = (1U << 12);  ///< User Initial Hash Value
        constexpr uint32_t UALGO = (3 << 13);  ///< User SHA Algorithm
    }

    /// CTRL Register bits
    namespace ctrl_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< ICM Enable
        constexpr uint32_t DISABLE = (1U << 1);  ///< ICM Disable Register
        constexpr uint32_t SWRST = (1U << 2);  ///< Software Reset
        constexpr uint32_t REHASH = (4 << 4);  ///< Recompute Internal Hash
        constexpr uint32_t RMDIS = (4 << 8);  ///< Region Monitoring Disable
        constexpr uint32_t RMEN = (4 << 12);  ///< Region Monitoring Enable
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< ICM Controller Enable Register
        constexpr uint32_t RAWRMDIS = (4 << 8);  ///< Region Monitoring Disabled Raw Status
        constexpr uint32_t RMDIS = (4 << 12);  ///< Region Monitoring Disabled Status
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t RHC = (4 << 0);  ///< Region Hash Completed Interrupt Enable
        constexpr uint32_t RDM = (4 << 4);  ///< Region Digest Mismatch Interrupt Enable
        constexpr uint32_t RBE = (4 << 8);  ///< Region Bus Error Interrupt Enable
        constexpr uint32_t RWC = (4 << 12);  ///< Region Wrap Condition detected Interrupt Enable
        constexpr uint32_t REC = (4 << 16);  ///< Region End bit Condition Detected Interrupt Enable
        constexpr uint32_t RSU = (4 << 20);  ///< Region Status Updated Interrupt Disable
        constexpr uint32_t URAD = (1U << 24);  ///< Undefined Register Access Detection Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t RHC = (4 << 0);  ///< Region Hash Completed Interrupt Disable
        constexpr uint32_t RDM = (4 << 4);  ///< Region Digest Mismatch Interrupt Disable
        constexpr uint32_t RBE = (4 << 8);  ///< Region Bus Error Interrupt Disable
        constexpr uint32_t RWC = (4 << 12);  ///< Region Wrap Condition Detected Interrupt Disable
        constexpr uint32_t REC = (4 << 16);  ///< Region End bit Condition detected Interrupt Disable
        constexpr uint32_t RSU = (4 << 20);  ///< Region Status Updated Interrupt Disable
        constexpr uint32_t URAD = (1U << 24);  ///< Undefined Register Access Detection Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t RHC = (4 << 0);  ///< Region Hash Completed Interrupt Mask
        constexpr uint32_t RDM = (4 << 4);  ///< Region Digest Mismatch Interrupt Mask
        constexpr uint32_t RBE = (4 << 8);  ///< Region Bus Error Interrupt Mask
        constexpr uint32_t RWC = (4 << 12);  ///< Region Wrap Condition Detected Interrupt Mask
        constexpr uint32_t REC = (4 << 16);  ///< Region End bit Condition Detected Interrupt Mask
        constexpr uint32_t RSU = (4 << 20);  ///< Region Status Updated Interrupt Mask
        constexpr uint32_t URAD = (1U << 24);  ///< Undefined Register Access Detection Interrupt Mask
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t RHC = (4 << 0);  ///< Region Hash Completed
        constexpr uint32_t RDM = (4 << 4);  ///< Region Digest Mismatch
        constexpr uint32_t RBE = (4 << 8);  ///< Region Bus Error
        constexpr uint32_t RWC = (4 << 12);  ///< Region Wrap Condition Detected
        constexpr uint32_t REC = (4 << 16);  ///< Region End bit Condition Detected
        constexpr uint32_t RSU = (4 << 20);  ///< Region Status Updated Detected
        constexpr uint32_t URAD = (1U << 24);  ///< Undefined Register Access Detection Status
    }

    /// UASR Register bits
    namespace uasr_bits {
        constexpr uint32_t URAT = (3 << 0);  ///< Undefined Register Access Trace
    }

    /// DSCR Register bits
    namespace dscr_bits {
        constexpr uint32_t DASA = (26 << 6);  ///< Descriptor Area Start Address
    }

    /// HASH Register bits
    namespace hash_bits {
        constexpr uint32_t HASA = (25 << 7);  ///< Hash Area Start Address
    }

    /// UIHVAL__ Register bits
    namespace uihval___bits {
        constexpr uint32_t VAL = (32 << 0);  ///< Initial Hash Value
    }

}

// ============================================================================
// ISI Peripheral
// ============================================================================

namespace isi {
    /// Base addresses
    constexpr uint32_t ISI_BASE = 0x4004C000;

    /// ISI Register structure
    struct Registers {
        volatile uint32_t CFG1;  ///< Offset: 0x00 - ISI Configuration 1 Register
        volatile uint32_t CFG2;  ///< Offset: 0x04 - ISI Configuration 2 Register
        volatile uint32_t PSIZE;  ///< Offset: 0x08 - ISI Preview Size Register
        volatile uint32_t PDECF;  ///< Offset: 0x0C - ISI Preview Decimation Factor Register
        volatile uint32_t Y2R_SET0;  ///< Offset: 0x10 - ISI Color Space Conversion YCrCb To RGB Set 0 Register
        volatile uint32_t Y2R_SET1;  ///< Offset: 0x14 - ISI Color Space Conversion YCrCb To RGB Set 1 Register
        volatile uint32_t R2Y_SET0;  ///< Offset: 0x18 - ISI Color Space Conversion RGB To YCrCb Set 0 Register
        volatile uint32_t R2Y_SET1;  ///< Offset: 0x1C - ISI Color Space Conversion RGB To YCrCb Set 1 Register
        volatile uint32_t R2Y_SET2;  ///< Offset: 0x20 - ISI Color Space Conversion RGB To YCrCb Set 2 Register
        volatile uint32_t CR;  ///< Offset: 0x24 - ISI Control Register
        volatile uint32_t SR;  ///< Offset: 0x28 - ISI Status Register
        volatile uint32_t IER;  ///< Offset: 0x2C - ISI Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x30 - ISI Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x34 - ISI Interrupt Mask Register
        volatile uint32_t DMA_CHER;  ///< Offset: 0x38 - DMA Channel Enable Register
        volatile uint32_t DMA_CHDR;  ///< Offset: 0x3C - DMA Channel Disable Register
        volatile uint32_t DMA_CHSR;  ///< Offset: 0x40 - DMA Channel Status Register
        volatile uint32_t DMA_P_ADDR;  ///< Offset: 0x44 - DMA Preview Base Address Register
        volatile uint32_t DMA_P_CTRL;  ///< Offset: 0x48 - DMA Preview Control Register
        volatile uint32_t DMA_P_DSCR;  ///< Offset: 0x4C - DMA Preview Descriptor Address Register
        volatile uint32_t DMA_C_ADDR;  ///< Offset: 0x50 - DMA Codec Base Address Register
        volatile uint32_t DMA_C_CTRL;  ///< Offset: 0x54 - DMA Codec Control Register
        volatile uint32_t DMA_C_DSCR;  ///< Offset: 0x58 - DMA Codec Descriptor Address Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* ISI = reinterpret_cast<Registers*>(ISI_BASE);

    // Bit definitions
    /// CFG1 Register bits
    namespace cfg1_bits {
        constexpr uint32_t HSYNC_POL = (1U << 2);  ///< Horizontal Synchronization Polarity
        constexpr uint32_t VSYNC_POL = (1U << 3);  ///< Vertical Synchronization Polarity
        constexpr uint32_t PIXCLK_POL = (1U << 4);  ///< Pixel Clock Polarity
        constexpr uint32_t GRAYLE = (1U << 5);  ///< Grayscale Little Endian
        constexpr uint32_t EMB_SYNC = (1U << 6);  ///< Embedded Synchronization
        constexpr uint32_t CRC_SYNC = (1U << 7);  ///< Embedded Synchronization Correction
        constexpr uint32_t FRATE = (3 << 8);  ///< Frame Rate [0..7]
        constexpr uint32_t DISCR = (1U << 11);  ///< Disable Codec Request
        constexpr uint32_t FULL = (1U << 12);  ///< Full Mode is Allowed
        constexpr uint32_t THMASK = (2 << 13);  ///< Threshold Mask
        constexpr uint32_t SLD = (8 << 16);  ///< Start of Line Delay
        constexpr uint32_t SFD = (8 << 24);  ///< Start of Frame Delay
    }

    /// CFG2 Register bits
    namespace cfg2_bits {
        constexpr uint32_t IM_VSIZE = (11 << 0);  ///< Vertical Size of the Image Sensor [0..2047]
        constexpr uint32_t GS_MODE = (1U << 11);  ///< Grayscale Pixel Format Mode
        constexpr uint32_t RGB_MODE = (1U << 12);  ///< RGB Input Mode
        constexpr uint32_t GRAYSCALE = (1U << 13);  ///< Grayscale Mode Format Enable
        constexpr uint32_t RGB_SWAP = (1U << 14);  ///< RGB Format Swap Mode
        constexpr uint32_t COL_SPACE = (1U << 15);  ///< Color Space for the Image Data
        constexpr uint32_t IM_HSIZE = (11 << 16);  ///< Horizontal Size of the Image Sensor [0..2047]
        constexpr uint32_t YCC_SWAP = (2 << 28);  ///< YCrCb Format Swap Mode
        constexpr uint32_t RGB_CFG = (2 << 30);  ///< RGB Pixel Mapping Configuration
    }

    /// PSIZE Register bits
    namespace psize_bits {
        constexpr uint32_t PREV_VSIZE = (10 << 0);  ///< Vertical Size for the Preview Path
        constexpr uint32_t PREV_HSIZE = (10 << 16);  ///< Horizontal Size for the Preview Path
    }

    /// PDECF Register bits
    namespace pdecf_bits {
        constexpr uint32_t DEC_FACTOR = (8 << 0);  ///< Decimation Factor
    }

    /// Y2R_SET0 Register bits
    namespace y2r_set0_bits {
        constexpr uint32_t C0 = (8 << 0);  ///< Color Space Conversion Matrix Coefficient C0
        constexpr uint32_t C1 = (8 << 8);  ///< Color Space Conversion Matrix Coefficient C1
        constexpr uint32_t C2 = (8 << 16);  ///< Color Space Conversion Matrix Coefficient C2
        constexpr uint32_t C3 = (8 << 24);  ///< Color Space Conversion Matrix Coefficient C3
    }

    /// Y2R_SET1 Register bits
    namespace y2r_set1_bits {
        constexpr uint32_t C4 = (9 << 0);  ///< Color Space Conversion Matrix Coefficient C4
        constexpr uint32_t Yoff = (1U << 12);  ///< Color Space Conversion Luminance Default Offset
        constexpr uint32_t Croff = (1U << 13);  ///< Color Space Conversion Red Chrominance Default Offset
        constexpr uint32_t Cboff = (1U << 14);  ///< Color Space Conversion Blue Chrominance Default Offset
    }

    /// R2Y_SET0 Register bits
    namespace r2y_set0_bits {
        constexpr uint32_t C0 = (7 << 0);  ///< Color Space Conversion Matrix Coefficient C0
        constexpr uint32_t C1 = (7 << 8);  ///< Color Space Conversion Matrix Coefficient C1
        constexpr uint32_t C2 = (7 << 16);  ///< Color Space Conversion Matrix Coefficient C2
        constexpr uint32_t Roff = (1U << 24);  ///< Color Space Conversion Red Component Offset
    }

    /// R2Y_SET1 Register bits
    namespace r2y_set1_bits {
        constexpr uint32_t C3 = (7 << 0);  ///< Color Space Conversion Matrix Coefficient C3
        constexpr uint32_t C4 = (7 << 8);  ///< Color Space Conversion Matrix Coefficient C4
        constexpr uint32_t C5 = (7 << 16);  ///< Color Space Conversion Matrix Coefficient C5
        constexpr uint32_t Goff = (1U << 24);  ///< Color Space Conversion Green Component Offset
    }

    /// R2Y_SET2 Register bits
    namespace r2y_set2_bits {
        constexpr uint32_t C6 = (7 << 0);  ///< Color Space Conversion Matrix Coefficient C6
        constexpr uint32_t C7 = (7 << 8);  ///< Color Space Conversion Matrix Coefficient C7
        constexpr uint32_t C8 = (7 << 16);  ///< Color Space Conversion Matrix Coefficient C8
        constexpr uint32_t Boff = (1U << 24);  ///< Color Space Conversion Blue Component Offset
    }

    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t ISI_EN = (1U << 0);  ///< ISI Module Enable Request
        constexpr uint32_t ISI_DIS = (1U << 1);  ///< ISI Module Disable Request
        constexpr uint32_t ISI_SRST = (1U << 2);  ///< ISI Software Reset Request
        constexpr uint32_t ISI_CDC = (1U << 8);  ///< ISI Codec Request
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< Module Enable
        constexpr uint32_t DIS_DONE = (1U << 1);  ///< Module Disable Request has Terminated (cleared on read)
        constexpr uint32_t SRST = (1U << 2);  ///< Module Software Reset Request has Terminated (cleared on read)
        constexpr uint32_t CDC_PND = (1U << 8);  ///< Pending Codec Request
        constexpr uint32_t VSYNC = (1U << 10);  ///< Vertical Synchronization (cleared on read)
        constexpr uint32_t PXFR_DONE = (1U << 16);  ///< Preview DMA Transfer has Terminated (cleared on read)
        constexpr uint32_t CXFR_DONE = (1U << 17);  ///< Codec DMA Transfer has Terminated (cleared on read)
        constexpr uint32_t SIP = (1U << 19);  ///< Synchronization in Progress
        constexpr uint32_t P_OVR = (1U << 24);  ///< Preview Datapath Overflow (cleared on read)
        constexpr uint32_t C_OVR = (1U << 25);  ///< Codec Datapath Overflow (cleared on read)
        constexpr uint32_t CRC_ERR = (1U << 26);  ///< CRC Synchronization Error (cleared on read)
        constexpr uint32_t FR_OVR = (1U << 27);  ///< Frame Rate Overrun (cleared on read)
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t DIS_DONE = (1U << 1);  ///< Disable Done Interrupt Enable
        constexpr uint32_t SRST = (1U << 2);  ///< Software Reset Interrupt Enable
        constexpr uint32_t VSYNC = (1U << 10);  ///< Vertical Synchronization Interrupt Enable
        constexpr uint32_t PXFR_DONE = (1U << 16);  ///< Preview DMA Transfer Done Interrupt Enable
        constexpr uint32_t CXFR_DONE = (1U << 17);  ///< Codec DMA Transfer Done Interrupt Enable
        constexpr uint32_t P_OVR = (1U << 24);  ///< Preview Datapath Overflow Interrupt Enable
        constexpr uint32_t C_OVR = (1U << 25);  ///< Codec Datapath Overflow Interrupt Enable
        constexpr uint32_t CRC_ERR = (1U << 26);  ///< Embedded Synchronization CRC Error Interrupt Enable
        constexpr uint32_t FR_OVR = (1U << 27);  ///< Frame Rate Overflow Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t DIS_DONE = (1U << 1);  ///< Disable Done Interrupt Disable
        constexpr uint32_t SRST = (1U << 2);  ///< Software Reset Interrupt Disable
        constexpr uint32_t VSYNC = (1U << 10);  ///< Vertical Synchronization Interrupt Disable
        constexpr uint32_t PXFR_DONE = (1U << 16);  ///< Preview DMA Transfer Done Interrupt Disable
        constexpr uint32_t CXFR_DONE = (1U << 17);  ///< Codec DMA Transfer Done Interrupt Disable
        constexpr uint32_t P_OVR = (1U << 24);  ///< Preview Datapath Overflow Interrupt Disable
        constexpr uint32_t C_OVR = (1U << 25);  ///< Codec Datapath Overflow Interrupt Disable
        constexpr uint32_t CRC_ERR = (1U << 26);  ///< Embedded Synchronization CRC Error Interrupt Disable
        constexpr uint32_t FR_OVR = (1U << 27);  ///< Frame Rate Overflow Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t DIS_DONE = (1U << 1);  ///< Module Disable Operation Completed
        constexpr uint32_t SRST = (1U << 2);  ///< Software Reset Completed
        constexpr uint32_t VSYNC = (1U << 10);  ///< Vertical Synchronization
        constexpr uint32_t PXFR_DONE = (1U << 16);  ///< Preview DMA Transfer Completed
        constexpr uint32_t CXFR_DONE = (1U << 17);  ///< Codec DMA Transfer Completed
        constexpr uint32_t P_OVR = (1U << 24);  ///< Preview FIFO Overflow
        constexpr uint32_t C_OVR = (1U << 25);  ///< Codec FIFO Overflow
        constexpr uint32_t CRC_ERR = (1U << 26);  ///< CRC Synchronization Error
        constexpr uint32_t FR_OVR = (1U << 27);  ///< Frame Rate Overrun
    }

    /// DMA_CHER Register bits
    namespace dma_cher_bits {
        constexpr uint32_t P_CH_EN = (1U << 0);  ///< Preview Channel Enable
        constexpr uint32_t C_CH_EN = (1U << 1);  ///< Codec Channel Enable
    }

    /// DMA_CHDR Register bits
    namespace dma_chdr_bits {
        constexpr uint32_t P_CH_DIS = (1U << 0);  ///< Preview Channel Disable Request
        constexpr uint32_t C_CH_DIS = (1U << 1);  ///< Codec Channel Disable Request
    }

    /// DMA_CHSR Register bits
    namespace dma_chsr_bits {
        constexpr uint32_t P_CH_S = (1U << 0);  ///< Preview DMA Channel Status
        constexpr uint32_t C_CH_S = (1U << 1);  ///< Code DMA Channel Status
    }

    /// DMA_P_ADDR Register bits
    namespace dma_p_addr_bits {
        constexpr uint32_t P_ADDR = (30 << 2);  ///< Preview Image Base Address
    }

    /// DMA_P_CTRL Register bits
    namespace dma_p_ctrl_bits {
        constexpr uint32_t P_FETCH = (1U << 0);  ///< Descriptor Fetch Control Bit
        constexpr uint32_t P_WB = (1U << 1);  ///< Descriptor Writeback Control Bit
        constexpr uint32_t P_IEN = (1U << 2);  ///< Transfer Done Flag Control
        constexpr uint32_t P_DONE = (1U << 3);  ///< Preview Transfer Done
    }

    /// DMA_P_DSCR Register bits
    namespace dma_p_dscr_bits {
        constexpr uint32_t P_DSCR = (30 << 2);  ///< Preview Descriptor Base Address
    }

    /// DMA_C_ADDR Register bits
    namespace dma_c_addr_bits {
        constexpr uint32_t C_ADDR = (30 << 2);  ///< Codec Image Base Address
    }

    /// DMA_C_CTRL Register bits
    namespace dma_c_ctrl_bits {
        constexpr uint32_t C_FETCH = (1U << 0);  ///< Descriptor Fetch Control Bit
        constexpr uint32_t C_WB = (1U << 1);  ///< Descriptor Writeback Control Bit
        constexpr uint32_t C_IEN = (1U << 2);  ///< Transfer Done Flag Control
        constexpr uint32_t C_DONE = (1U << 3);  ///< Codec Transfer Done
    }

    /// DMA_C_DSCR Register bits
    namespace dma_c_dscr_bits {
        constexpr uint32_t C_DSCR = (30 << 2);  ///< Codec Descriptor Base Address
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key Password
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// MATRIX Peripheral
// ============================================================================

namespace matrix {
    /// Base addresses
    constexpr uint32_t MATRIX_BASE = 0x40088000;

    /// MATRIX Register structure
    struct Registers {
        volatile uint32_t MCFG__;  ///< Offset: 0x00 - Master Configuration Register 0 (renamed from MCFG__)
        volatile uint32_t SCFG__;  ///< Offset: 0x40 - Slave Configuration Register 0 (renamed from SCFG__)
        volatile uint32_t PRAS;  ///< Offset: 0x00 - Priority Register A for Slave 0
        volatile uint32_t PRBS;  ///< Offset: 0x04 - Priority Register B for Slave 0
        volatile uint32_t MRCR;  ///< Offset: 0x100 - Master Remap Control Register
        volatile uint32_t CCFG_CAN0;  ///< Offset: 0x110 - CAN0 Configuration Register
        volatile uint32_t CCFG_SYSIO;  ///< Offset: 0x114 - System I/O and CAN1 Configuration Register
        volatile uint32_t CCFG_SMCNFCS;  ///< Offset: 0x124 - SMC NAND Flash Chip Select Configuration Register
        volatile uint32_t WPMR;  ///< Offset: 0x1E4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0x1E8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* MATRIX = reinterpret_cast<Registers*>(MATRIX_BASE);

    // Bit definitions
    /// MCFG__ Register bits
    namespace mcfg___bits {
        constexpr uint32_t ULBT = (3 << 0);  ///< Undefined Length Burst Type
    }

    /// SCFG__ Register bits
    namespace scfg___bits {
        constexpr uint32_t SLOT_CYCLE = (9 << 0);  ///< Maximum Bus Grant Duration for Masters
        constexpr uint32_t DEFMSTR_TYPE = (2 << 16);  ///< Default Master Type
        constexpr uint32_t FIXED_DEFMSTR = (4 << 18);  ///< Fixed Default Master
    }

    /// PRAS Register bits
    namespace pras_bits {
        constexpr uint32_t M0PR = (2 << 0);  ///< Master 0 Priority
        constexpr uint32_t M1PR = (2 << 4);  ///< Master 1 Priority
        constexpr uint32_t M2PR = (2 << 8);  ///< Master 2 Priority
        constexpr uint32_t M3PR = (2 << 12);  ///< Master 3 Priority
        constexpr uint32_t M4PR = (2 << 16);  ///< Master 4 Priority
        constexpr uint32_t M5PR = (2 << 20);  ///< Master 5 Priority
        constexpr uint32_t M6PR = (2 << 24);  ///< Master 6 Priority
    }

    /// PRBS Register bits
    namespace prbs_bits {
        constexpr uint32_t M8PR = (2 << 0);  ///< Master 8 Priority
        constexpr uint32_t M9PR = (2 << 4);  ///< Master 9 Priority
        constexpr uint32_t M10PR = (2 << 8);  ///< Master 10 Priority
        constexpr uint32_t M11PR = (2 << 12);  ///< Master 11 Priority
    }

    /// MRCR Register bits
    namespace mrcr_bits {
        constexpr uint32_t RCB0 = (1U << 0);  ///< Remap Command Bit for Master 0
        constexpr uint32_t RCB1 = (1U << 1);  ///< Remap Command Bit for Master 1
        constexpr uint32_t RCB2 = (1U << 2);  ///< Remap Command Bit for Master 2
        constexpr uint32_t RCB3 = (1U << 3);  ///< Remap Command Bit for Master 3
        constexpr uint32_t RCB4 = (1U << 4);  ///< Remap Command Bit for Master 4
        constexpr uint32_t RCB5 = (1U << 5);  ///< Remap Command Bit for Master 5
        constexpr uint32_t RCB6 = (1U << 6);  ///< Remap Command Bit for Master 6
        constexpr uint32_t RCB8 = (1U << 8);  ///< Remap Command Bit for Master 8
        constexpr uint32_t RCB9 = (1U << 9);  ///< Remap Command Bit for Master 9
        constexpr uint32_t RCB10 = (1U << 10);  ///< Remap Command Bit for Master 10
        constexpr uint32_t RCB11 = (1U << 11);  ///< Remap Command Bit for Master 11
    }

    /// CCFG_CAN0 Register bits
    namespace ccfg_can0_bits {
        constexpr uint32_t CAN0DMABA = (16 << 16);  ///< CAN0 DMA Base Address
    }

    /// CCFG_SYSIO Register bits
    namespace ccfg_sysio_bits {
        constexpr uint32_t SYSIO4 = (1U << 4);  ///< PB4 or TDI Assignment
        constexpr uint32_t SYSIO5 = (1U << 5);  ///< PB5 or TDO/TRACESWO Assignment
        constexpr uint32_t SYSIO6 = (1U << 6);  ///< PB6 or TMS/SWDIO Assignment
        constexpr uint32_t SYSIO7 = (1U << 7);  ///< PB7 or TCK/SWCLK Assignment
        constexpr uint32_t SYSIO12 = (1U << 12);  ///< PB12 or ERASE Assignment
        constexpr uint32_t CAN1DMABA = (16 << 16);  ///< CAN1 DMA Base Address
    }

    /// CCFG_SMCNFCS Register bits
    namespace ccfg_smcnfcs_bits {
        constexpr uint32_t SMC_NFCS0 = (1U << 0);  ///< SMC NAND Flash Chip Select 0 Assignment
        constexpr uint32_t SMC_NFCS1 = (1U << 1);  ///< SMC NAND Flash Chip Select 1 Assignment
        constexpr uint32_t SMC_NFCS2 = (1U << 2);  ///< SMC NAND Flash Chip Select 2 Assignment
        constexpr uint32_t SMC_NFCS3 = (1U << 3);  ///< SMC NAND Flash Chip Select 3 Assignment
        constexpr uint32_t SDRAMEN = (1U << 4);  ///< SDRAM Enable
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// CAN Peripheral
// ============================================================================

namespace can {
    /// Base addresses
    constexpr uint32_t MCAN0_BASE = 0x40030000;
    constexpr uint32_t MCAN1_BASE = 0x40034000;

    /// CAN Register structure
    struct Registers {
        volatile uint32_t CUST;  ///< Offset: 0x08 - Customer Register
        volatile uint32_t FBTP;  ///< Offset: 0x0C - Fast Bit Timing and Prescaler Register
        volatile uint32_t TEST;  ///< Offset: 0x10 - Test Register
        volatile uint32_t RWD;  ///< Offset: 0x14 - RAM Watchdog Register
        volatile uint32_t CCCR;  ///< Offset: 0x18 - CC Control Register
        volatile uint32_t BTP;  ///< Offset: 0x1C - Bit Timing and Prescaler Register
        volatile uint32_t TSCC;  ///< Offset: 0x20 - Timestamp Counter Configuration Register
        volatile uint32_t TSCV;  ///< Offset: 0x24 - Timestamp Counter Value Register
        volatile uint32_t TOCC;  ///< Offset: 0x28 - Timeout Counter Configuration Register
        volatile uint32_t TOCV;  ///< Offset: 0x2C - Timeout Counter Value Register
        volatile uint32_t ECR;  ///< Offset: 0x40 - Error Counter Register
        volatile uint32_t PSR;  ///< Offset: 0x44 - Protocol Status Register
        volatile uint32_t IR;  ///< Offset: 0x50 - Interrupt Register
        volatile uint32_t IE;  ///< Offset: 0x54 - Interrupt Enable Register
        volatile uint32_t ILS;  ///< Offset: 0x58 - Interrupt Line Select Register
        volatile uint32_t ILE;  ///< Offset: 0x5C - Interrupt Line Enable Register
        volatile uint32_t GFC;  ///< Offset: 0x80 - Global Filter Configuration Register
        volatile uint32_t SIDFC;  ///< Offset: 0x84 - Standard ID Filter Configuration Register
        volatile uint32_t XIDFC;  ///< Offset: 0x88 - Extended ID Filter Configuration Register
        volatile uint32_t XIDAM;  ///< Offset: 0x90 - Extended ID AND Mask Register
        volatile uint32_t HPMS;  ///< Offset: 0x94 - High Priority Message Status Register
        volatile uint32_t NDAT1;  ///< Offset: 0x98 - New Data 1 Register
        volatile uint32_t NDAT2;  ///< Offset: 0x9C - New Data 2 Register
        volatile uint32_t RXF0C;  ///< Offset: 0xA0 - Receive FIFO 0 Configuration Register
        volatile uint32_t RXF0S;  ///< Offset: 0xA4 - Receive FIFO 0 Status Register
        volatile uint32_t RXF0A;  ///< Offset: 0xA8 - Receive FIFO 0 Acknowledge Register
        volatile uint32_t RXBC;  ///< Offset: 0xAC - Receive Rx Buffer Configuration Register
        volatile uint32_t RXF1C;  ///< Offset: 0xB0 - Receive FIFO 1 Configuration Register
        volatile uint32_t RXF1S;  ///< Offset: 0xB4 - Receive FIFO 1 Status Register
        volatile uint32_t RXF1A;  ///< Offset: 0xB8 - Receive FIFO 1 Acknowledge Register
        volatile uint32_t RXESC;  ///< Offset: 0xBC - Receive Buffer / FIFO Element Size Configuration Register
        volatile uint32_t TXBC;  ///< Offset: 0xC0 - Transmit Buffer Configuration Register
        volatile uint32_t TXFQS;  ///< Offset: 0xC4 - Transmit FIFO/Queue Status Register
        volatile uint32_t TXESC;  ///< Offset: 0xC8 - Transmit Buffer Element Size Configuration Register
        volatile uint32_t TXBRP;  ///< Offset: 0xCC - Transmit Buffer Request Pending Register
        volatile uint32_t TXBAR;  ///< Offset: 0xD0 - Transmit Buffer Add Request Register
        volatile uint32_t TXBCR;  ///< Offset: 0xD4 - Transmit Buffer Cancellation Request Register
        volatile uint32_t TXBTO;  ///< Offset: 0xD8 - Transmit Buffer Transmission Occurred Register
        volatile uint32_t TXBCF;  ///< Offset: 0xDC - Transmit Buffer Cancellation Finished Register
        volatile uint32_t TXBTIE;  ///< Offset: 0xE0 - Transmit Buffer Transmission Interrupt Enable Register
        volatile uint32_t TXBCIE;  ///< Offset: 0xE4 - Transmit Buffer Cancellation Finished Interrupt Enable Register
        volatile uint32_t TXEFC;  ///< Offset: 0xF0 - Transmit Event FIFO Configuration Register
        volatile uint32_t TXEFS;  ///< Offset: 0xF4 - Transmit Event FIFO Status Register
        volatile uint32_t TXEFA;  ///< Offset: 0xF8 - Transmit Event FIFO Acknowledge Register
    };

    /// Peripheral instances
    inline Registers* MCAN0 = reinterpret_cast<Registers*>(MCAN0_BASE);
    inline Registers* MCAN1 = reinterpret_cast<Registers*>(MCAN1_BASE);

    // Bit definitions
    /// CUST Register bits
    namespace cust_bits {
        constexpr uint32_t CSV = (32 << 0);  ///< Customer-specific Value
    }

    /// FBTP Register bits
    namespace fbtp_bits {
        constexpr uint32_t FSJW = (2 << 0);  ///< Fast (Re) Synchronization Jump Width
        constexpr uint32_t FTSEG2 = (3 << 4);  ///< Fast Time Segment After Sample Point
        constexpr uint32_t FTSEG1 = (4 << 8);  ///< Fast Time Segment Before Sample Point
        constexpr uint32_t FBRP = (5 << 16);  ///< Fast Baud Rate Prescaler
        constexpr uint32_t TDC = (1U << 23);  ///< Transceiver Delay Compensation
        constexpr uint32_t TDCO = (5 << 24);  ///< Transceiver Delay Compensation Offset
    }

    /// TEST Register bits
    namespace test_bits {
        constexpr uint32_t LBCK = (1U << 4);  ///< Loop Back Mode (read/write)
        constexpr uint32_t TX = (2 << 5);  ///< Control of Transmit Pin (read/write)
        constexpr uint32_t RX = (1U << 7);  ///< Receive Pin (read-only)
        constexpr uint32_t TDCV = (6 << 8);  ///< Transceiver Delay Compensation Value (read-only)
    }

    /// RWD Register bits
    namespace rwd_bits {
        constexpr uint32_t WDC = (8 << 0);  ///< Watchdog Configuration (read/write)
        constexpr uint32_t WDV = (8 << 8);  ///< Watchdog Value (read-only)
    }

    /// CCCR Register bits
    namespace cccr_bits {
        constexpr uint32_t INIT = (1U << 0);  ///< Initialization (read/write)
        constexpr uint32_t CCE = (1U << 1);  ///< Configuration Change Enable (read/write, write protection)
        constexpr uint32_t ASM_ = (1U << 2);  ///< Restricted Operation Mode (read/write, write protection against '1') (renamed from ASM_)
        constexpr uint32_t CSA = (1U << 3);  ///< Clock Stop Acknowledge (read-only)
        constexpr uint32_t CSR = (1U << 4);  ///< Clock Stop Request (read/write)
        constexpr uint32_t MON = (1U << 5);  ///< Bus Monitoring Mode (read/write, write protection against '1')
        constexpr uint32_t DAR = (1U << 6);  ///< Disable Automatic Retransmission (read/write, write protection)
        constexpr uint32_t TEST = (1U << 7);  ///< Test Mode Enable (read/write, write protection against '1')
        constexpr uint32_t CME = (2 << 8);  ///< CAN Mode Enable (read/write, write protection)
        constexpr uint32_t CMR = (2 << 10);  ///< CAN Mode Request (read/write)
        constexpr uint32_t FDO = (1U << 12);  ///< CAN FD Operation (read-only)
        constexpr uint32_t FDBS = (1U << 13);  ///< CAN FD Bit Rate Switching (read-only)
        constexpr uint32_t TXP = (1U << 14);  ///< Transmit Pause (read/write, write protection)
    }

    /// BTP Register bits
    namespace btp_bits {
        constexpr uint32_t SJW = (4 << 0);  ///< (Re) Synchronization Jump Width
        constexpr uint32_t TSEG2 = (4 << 4);  ///< Time Segment After Sample Point
        constexpr uint32_t TSEG1 = (6 << 8);  ///< Time Segment Before Sample Point
        constexpr uint32_t BRP = (10 << 16);  ///< Baud Rate Prescaler
    }

    /// TSCC Register bits
    namespace tscc_bits {
        constexpr uint32_t TSS = (2 << 0);  ///< Timestamp Select
        constexpr uint32_t TCP = (4 << 16);  ///< Timestamp Counter Prescaler
    }

    /// TSCV Register bits
    namespace tscv_bits {
        constexpr uint32_t TSC = (16 << 0);  ///< Timestamp Counter (cleared on write)
    }

    /// TOCC Register bits
    namespace tocc_bits {
        constexpr uint32_t ETOC = (1U << 0);  ///< Enable Timeout Counter
        constexpr uint32_t TOS = (2 << 1);  ///< Timeout Select
        constexpr uint32_t TOP = (16 << 16);  ///< Timeout Period
    }

    /// TOCV Register bits
    namespace tocv_bits {
        constexpr uint32_t TOC = (16 << 0);  ///< Timeout Counter (cleared on write)
    }

    /// ECR Register bits
    namespace ecr_bits {
        constexpr uint32_t TEC = (8 << 0);  ///< Transmit Error Counter
        constexpr uint32_t REC = (7 << 8);  ///< Receive Error Counter
        constexpr uint32_t RP = (1U << 15);  ///< Receive Error Passive
        constexpr uint32_t CEL = (8 << 16);  ///< CAN Error Logging (cleared on read)
    }

    /// PSR Register bits
    namespace psr_bits {
        constexpr uint32_t LEC = (3 << 0);  ///< Last Error Code (set to 111 on read)
        constexpr uint32_t ACT = (2 << 3);  ///< Activity
        constexpr uint32_t EP = (1U << 5);  ///< Error Passive
        constexpr uint32_t EW = (1U << 6);  ///< Warning Status
        constexpr uint32_t BO = (1U << 7);  ///< Bus_Off Status
        constexpr uint32_t FLEC = (3 << 8);  ///< Fast Last Error Code (set to 111 on read)
        constexpr uint32_t RESI = (1U << 11);  ///< ESI Flag of Last Received CAN FD Message (cleared on read)
        constexpr uint32_t RBRS = (1U << 12);  ///< BRS Flag of Last Received CAN FD Message (cleared on read)
        constexpr uint32_t REDL = (1U << 13);  ///< Received a CAN FD Message (cleared on read)
    }

    /// IR Register bits
    namespace ir_bits {
        constexpr uint32_t RF0N = (1U << 0);  ///< Receive FIFO 0 New Message
        constexpr uint32_t RF0W = (1U << 1);  ///< Receive FIFO 0 Watermark Reached
        constexpr uint32_t RF0F = (1U << 2);  ///< Receive FIFO 0 Full
        constexpr uint32_t RF0L = (1U << 3);  ///< Receive FIFO 0 Message Lost
        constexpr uint32_t RF1N = (1U << 4);  ///< Receive FIFO 1 New Message
        constexpr uint32_t RF1W = (1U << 5);  ///< Receive FIFO 1 Watermark Reached
        constexpr uint32_t RF1F = (1U << 6);  ///< Receive FIFO 1 Full
        constexpr uint32_t RF1L = (1U << 7);  ///< Receive FIFO 1 Message Lost
        constexpr uint32_t HPM = (1U << 8);  ///< High Priority Message
        constexpr uint32_t TC = (1U << 9);  ///< Transmission Completed
        constexpr uint32_t TCF = (1U << 10);  ///< Transmission Cancellation Finished
        constexpr uint32_t TFE = (1U << 11);  ///< Tx FIFO Empty
        constexpr uint32_t TEFN = (1U << 12);  ///< Tx Event FIFO New Entry
        constexpr uint32_t TEFW = (1U << 13);  ///< Tx Event FIFO Watermark Reached
        constexpr uint32_t TEFF = (1U << 14);  ///< Tx Event FIFO Full
        constexpr uint32_t TEFL = (1U << 15);  ///< Tx Event FIFO Element Lost
        constexpr uint32_t TSW = (1U << 16);  ///< Timestamp Wraparound
        constexpr uint32_t MRAF = (1U << 17);  ///< Message RAM Access Failure
        constexpr uint32_t TOO = (1U << 18);  ///< Timeout Occurred
        constexpr uint32_t DRX = (1U << 19);  ///< Message stored to Dedicated Receive Buffer
        constexpr uint32_t ELO = (1U << 22);  ///< Error Logging Overflow
        constexpr uint32_t EP = (1U << 23);  ///< Error Passive
        constexpr uint32_t EW = (1U << 24);  ///< Warning Status
        constexpr uint32_t BO = (1U << 25);  ///< Bus_Off Status
        constexpr uint32_t WDI = (1U << 26);  ///< Watchdog Interrupt
        constexpr uint32_t CRCE = (1U << 27);  ///< CRC Error
        constexpr uint32_t BE = (1U << 28);  ///< Bit Error
        constexpr uint32_t ACKE = (1U << 29);  ///< Acknowledge Error
        constexpr uint32_t FOE = (1U << 30);  ///< Format Error
        constexpr uint32_t STE = (1U << 31);  ///< Stuff Error
    }

    /// IE Register bits
    namespace ie_bits {
        constexpr uint32_t RF0NE = (1U << 0);  ///< Receive FIFO 0 New Message Interrupt Enable
        constexpr uint32_t RF0WE = (1U << 1);  ///< Receive FIFO 0 Watermark Reached Interrupt Enable
        constexpr uint32_t RF0FE = (1U << 2);  ///< Receive FIFO 0 Full Interrupt Enable
        constexpr uint32_t RF0LE = (1U << 3);  ///< Receive FIFO 0 Message Lost Interrupt Enable
        constexpr uint32_t RF1NE = (1U << 4);  ///< Receive FIFO 1 New Message Interrupt Enable
        constexpr uint32_t RF1WE = (1U << 5);  ///< Receive FIFO 1 Watermark Reached Interrupt Enable
        constexpr uint32_t RF1FE = (1U << 6);  ///< Receive FIFO 1 Full Interrupt Enable
        constexpr uint32_t RF1LE = (1U << 7);  ///< Receive FIFO 1 Message Lost Interrupt Enable
        constexpr uint32_t HPME = (1U << 8);  ///< High Priority Message Interrupt Enable
        constexpr uint32_t TCE = (1U << 9);  ///< Transmission Completed Interrupt Enable
        constexpr uint32_t TCFE = (1U << 10);  ///< Transmission Cancellation Finished Interrupt Enable
        constexpr uint32_t TFEE = (1U << 11);  ///< Tx FIFO Empty Interrupt Enable
        constexpr uint32_t TEFNE = (1U << 12);  ///< Tx Event FIFO New Entry Interrupt Enable
        constexpr uint32_t TEFWE = (1U << 13);  ///< Tx Event FIFO Watermark Reached Interrupt Enable
        constexpr uint32_t TEFFE = (1U << 14);  ///< Tx Event FIFO Full Interrupt Enable
        constexpr uint32_t TEFLE = (1U << 15);  ///< Tx Event FIFO Event Lost Interrupt Enable
        constexpr uint32_t TSWE = (1U << 16);  ///< Timestamp Wraparound Interrupt Enable
        constexpr uint32_t MRAFE = (1U << 17);  ///< Message RAM Access Failure Interrupt Enable
        constexpr uint32_t TOOE = (1U << 18);  ///< Timeout Occurred Interrupt Enable
        constexpr uint32_t DRXE = (1U << 19);  ///< Message stored to Dedicated Receive Buffer Interrupt Enable
        constexpr uint32_t ELOE = (1U << 22);  ///< Error Logging Overflow Interrupt Enable
        constexpr uint32_t EPE = (1U << 23);  ///< Error Passive Interrupt Enable
        constexpr uint32_t EWE = (1U << 24);  ///< Warning Status Interrupt Enable
        constexpr uint32_t BOE = (1U << 25);  ///< Bus_Off Status Interrupt Enable
        constexpr uint32_t WDIE = (1U << 26);  ///< Watchdog Interrupt Enable
        constexpr uint32_t CRCEE = (1U << 27);  ///< CRC Error Interrupt Enable
        constexpr uint32_t BEE = (1U << 28);  ///< Bit Error Interrupt Enable
        constexpr uint32_t ACKEE = (1U << 29);  ///< Acknowledge Error Interrupt Enable
        constexpr uint32_t FOEE = (1U << 30);  ///< Format Error Interrupt Enable
        constexpr uint32_t STEE = (1U << 31);  ///< Stuff Error Interrupt Enable
    }

    /// ILS Register bits
    namespace ils_bits {
        constexpr uint32_t RF0NL = (1U << 0);  ///< Receive FIFO 0 New Message Interrupt Line
        constexpr uint32_t RF0WL = (1U << 1);  ///< Receive FIFO 0 Watermark Reached Interrupt Line
        constexpr uint32_t RF0FL = (1U << 2);  ///< Receive FIFO 0 Full Interrupt Line
        constexpr uint32_t RF0LL = (1U << 3);  ///< Receive FIFO 0 Message Lost Interrupt Line
        constexpr uint32_t RF1NL = (1U << 4);  ///< Receive FIFO 1 New Message Interrupt Line
        constexpr uint32_t RF1WL = (1U << 5);  ///< Receive FIFO 1 Watermark Reached Interrupt Line
        constexpr uint32_t RF1FL = (1U << 6);  ///< Receive FIFO 1 Full Interrupt Line
        constexpr uint32_t RF1LL = (1U << 7);  ///< Receive FIFO 1 Message Lost Interrupt Line
        constexpr uint32_t HPML = (1U << 8);  ///< High Priority Message Interrupt Line
        constexpr uint32_t TCL = (1U << 9);  ///< Transmission Completed Interrupt Line
        constexpr uint32_t TCFL = (1U << 10);  ///< Transmission Cancellation Finished Interrupt Line
        constexpr uint32_t TFEL = (1U << 11);  ///< Tx FIFO Empty Interrupt Line
        constexpr uint32_t TEFNL = (1U << 12);  ///< Tx Event FIFO New Entry Interrupt Line
        constexpr uint32_t TEFWL = (1U << 13);  ///< Tx Event FIFO Watermark Reached Interrupt Line
        constexpr uint32_t TEFFL = (1U << 14);  ///< Tx Event FIFO Full Interrupt Line
        constexpr uint32_t TEFLL = (1U << 15);  ///< Tx Event FIFO Event Lost Interrupt Line
        constexpr uint32_t TSWL = (1U << 16);  ///< Timestamp Wraparound Interrupt Line
        constexpr uint32_t MRAFL = (1U << 17);  ///< Message RAM Access Failure Interrupt Line
        constexpr uint32_t TOOL = (1U << 18);  ///< Timeout Occurred Interrupt Line
        constexpr uint32_t DRXL = (1U << 19);  ///< Message stored to Dedicated Receive Buffer Interrupt Line
        constexpr uint32_t ELOL = (1U << 22);  ///< Error Logging Overflow Interrupt Line
        constexpr uint32_t EPL = (1U << 23);  ///< Error Passive Interrupt Line
        constexpr uint32_t EWL = (1U << 24);  ///< Warning Status Interrupt Line
        constexpr uint32_t BOL = (1U << 25);  ///< Bus_Off Status Interrupt Line
        constexpr uint32_t WDIL = (1U << 26);  ///< Watchdog Interrupt Line
        constexpr uint32_t CRCEL = (1U << 27);  ///< CRC Error Interrupt Line
        constexpr uint32_t BEL = (1U << 28);  ///< Bit Error Interrupt Line
        constexpr uint32_t ACKEL = (1U << 29);  ///< Acknowledge Error Interrupt Line
        constexpr uint32_t FOEL = (1U << 30);  ///< Format Error Interrupt Line
        constexpr uint32_t STEL = (1U << 31);  ///< Stuff Error Interrupt Line
    }

    /// ILE Register bits
    namespace ile_bits {
        constexpr uint32_t EINT0 = (1U << 0);  ///< Enable Interrupt Line 0
        constexpr uint32_t EINT1 = (1U << 1);  ///< Enable Interrupt Line 1
    }

    /// GFC Register bits
    namespace gfc_bits {
        constexpr uint32_t RRFE = (1U << 0);  ///< Reject Remote Frames Extended
        constexpr uint32_t RRFS = (1U << 1);  ///< Reject Remote Frames Standard
        constexpr uint32_t ANFE = (2 << 2);  ///< Accept Non-matching Frames Extended
        constexpr uint32_t ANFS = (2 << 4);  ///< Accept Non-matching Frames Standard
    }

    /// SIDFC Register bits
    namespace sidfc_bits {
        constexpr uint32_t FLSSA = (14 << 2);  ///< Filter List Standard Start Address
        constexpr uint32_t LSS = (8 << 16);  ///< List Size Standard
    }

    /// XIDFC Register bits
    namespace xidfc_bits {
        constexpr uint32_t FLESA = (14 << 2);  ///< Filter List Extended Start Address
        constexpr uint32_t LSE = (7 << 16);  ///< List Size Extended
    }

    /// XIDAM Register bits
    namespace xidam_bits {
        constexpr uint32_t EIDM = (29 << 0);  ///< Extended ID Mask
    }

    /// HPMS Register bits
    namespace hpms_bits {
        constexpr uint32_t BIDX = (6 << 0);  ///< Buffer Index
        constexpr uint32_t MSI = (2 << 6);  ///< Message Storage Indicator
        constexpr uint32_t FIDX = (7 << 8);  ///< Filter Index
        constexpr uint32_t FLST = (1U << 15);  ///< Filter List
    }

    /// NDAT1 Register bits
    namespace ndat1_bits {
        constexpr uint32_t ND0 = (1U << 0);  ///< New Data
        constexpr uint32_t ND1 = (1U << 1);  ///< New Data
        constexpr uint32_t ND2 = (1U << 2);  ///< New Data
        constexpr uint32_t ND3 = (1U << 3);  ///< New Data
        constexpr uint32_t ND4 = (1U << 4);  ///< New Data
        constexpr uint32_t ND5 = (1U << 5);  ///< New Data
        constexpr uint32_t ND6 = (1U << 6);  ///< New Data
        constexpr uint32_t ND7 = (1U << 7);  ///< New Data
        constexpr uint32_t ND8 = (1U << 8);  ///< New Data
        constexpr uint32_t ND9 = (1U << 9);  ///< New Data
        constexpr uint32_t ND10 = (1U << 10);  ///< New Data
        constexpr uint32_t ND11 = (1U << 11);  ///< New Data
        constexpr uint32_t ND12 = (1U << 12);  ///< New Data
        constexpr uint32_t ND13 = (1U << 13);  ///< New Data
        constexpr uint32_t ND14 = (1U << 14);  ///< New Data
        constexpr uint32_t ND15 = (1U << 15);  ///< New Data
        constexpr uint32_t ND16 = (1U << 16);  ///< New Data
        constexpr uint32_t ND17 = (1U << 17);  ///< New Data
        constexpr uint32_t ND18 = (1U << 18);  ///< New Data
        constexpr uint32_t ND19 = (1U << 19);  ///< New Data
        constexpr uint32_t ND20 = (1U << 20);  ///< New Data
        constexpr uint32_t ND21 = (1U << 21);  ///< New Data
        constexpr uint32_t ND22 = (1U << 22);  ///< New Data
        constexpr uint32_t ND23 = (1U << 23);  ///< New Data
        constexpr uint32_t ND24 = (1U << 24);  ///< New Data
        constexpr uint32_t ND25 = (1U << 25);  ///< New Data
        constexpr uint32_t ND26 = (1U << 26);  ///< New Data
        constexpr uint32_t ND27 = (1U << 27);  ///< New Data
        constexpr uint32_t ND28 = (1U << 28);  ///< New Data
        constexpr uint32_t ND29 = (1U << 29);  ///< New Data
        constexpr uint32_t ND30 = (1U << 30);  ///< New Data
        constexpr uint32_t ND31 = (1U << 31);  ///< New Data
    }

    /// NDAT2 Register bits
    namespace ndat2_bits {
        constexpr uint32_t ND32 = (1U << 0);  ///< New Data
        constexpr uint32_t ND33 = (1U << 1);  ///< New Data
        constexpr uint32_t ND34 = (1U << 2);  ///< New Data
        constexpr uint32_t ND35 = (1U << 3);  ///< New Data
        constexpr uint32_t ND36 = (1U << 4);  ///< New Data
        constexpr uint32_t ND37 = (1U << 5);  ///< New Data
        constexpr uint32_t ND38 = (1U << 6);  ///< New Data
        constexpr uint32_t ND39 = (1U << 7);  ///< New Data
        constexpr uint32_t ND40 = (1U << 8);  ///< New Data
        constexpr uint32_t ND41 = (1U << 9);  ///< New Data
        constexpr uint32_t ND42 = (1U << 10);  ///< New Data
        constexpr uint32_t ND43 = (1U << 11);  ///< New Data
        constexpr uint32_t ND44 = (1U << 12);  ///< New Data
        constexpr uint32_t ND45 = (1U << 13);  ///< New Data
        constexpr uint32_t ND46 = (1U << 14);  ///< New Data
        constexpr uint32_t ND47 = (1U << 15);  ///< New Data
        constexpr uint32_t ND48 = (1U << 16);  ///< New Data
        constexpr uint32_t ND49 = (1U << 17);  ///< New Data
        constexpr uint32_t ND50 = (1U << 18);  ///< New Data
        constexpr uint32_t ND51 = (1U << 19);  ///< New Data
        constexpr uint32_t ND52 = (1U << 20);  ///< New Data
        constexpr uint32_t ND53 = (1U << 21);  ///< New Data
        constexpr uint32_t ND54 = (1U << 22);  ///< New Data
        constexpr uint32_t ND55 = (1U << 23);  ///< New Data
        constexpr uint32_t ND56 = (1U << 24);  ///< New Data
        constexpr uint32_t ND57 = (1U << 25);  ///< New Data
        constexpr uint32_t ND58 = (1U << 26);  ///< New Data
        constexpr uint32_t ND59 = (1U << 27);  ///< New Data
        constexpr uint32_t ND60 = (1U << 28);  ///< New Data
        constexpr uint32_t ND61 = (1U << 29);  ///< New Data
        constexpr uint32_t ND62 = (1U << 30);  ///< New Data
        constexpr uint32_t ND63 = (1U << 31);  ///< New Data
    }

    /// RXF0C Register bits
    namespace rxf0c_bits {
        constexpr uint32_t F0SA = (14 << 2);  ///< Receive FIFO 0 Start Address
        constexpr uint32_t F0S = (7 << 16);  ///< Receive FIFO 0 Start Address
        constexpr uint32_t F0WM = (7 << 24);  ///< Receive FIFO 0 Watermark
        constexpr uint32_t F0OM = (1U << 31);  ///< FIFO 0 Operation Mode
    }

    /// RXF0S Register bits
    namespace rxf0s_bits {
        constexpr uint32_t F0FL = (7 << 0);  ///< Receive FIFO 0 Fill Level
        constexpr uint32_t F0GI = (6 << 8);  ///< Receive FIFO 0 Get Index
        constexpr uint32_t F0PI = (6 << 16);  ///< Receive FIFO 0 Put Index
        constexpr uint32_t F0F = (1U << 24);  ///< Receive FIFO 0 Fill Level
        constexpr uint32_t RF0L = (1U << 25);  ///< Receive FIFO 0 Message Lost
    }

    /// RXF0A Register bits
    namespace rxf0a_bits {
        constexpr uint32_t F0AI = (6 << 0);  ///< Receive FIFO 0 Acknowledge Index
    }

    /// RXBC Register bits
    namespace rxbc_bits {
        constexpr uint32_t RBSA = (14 << 2);  ///< Receive Buffer Start Address
    }

    /// RXF1C Register bits
    namespace rxf1c_bits {
        constexpr uint32_t F1SA = (14 << 2);  ///< Receive FIFO 1 Start Address
        constexpr uint32_t F1S = (7 << 16);  ///< Receive FIFO 1 Start Address
        constexpr uint32_t F1WM = (7 << 24);  ///< Receive FIFO 1 Watermark
        constexpr uint32_t F1OM = (1U << 31);  ///< FIFO 1 Operation Mode
    }

    /// RXF1S Register bits
    namespace rxf1s_bits {
        constexpr uint32_t F1FL = (7 << 0);  ///< Receive FIFO 1 Fill Level
        constexpr uint32_t F1GI = (6 << 8);  ///< Receive FIFO 1 Get Index
        constexpr uint32_t F1PI = (6 << 16);  ///< Receive FIFO 1 Put Index
        constexpr uint32_t F1F = (1U << 24);  ///< Receive FIFO 1 Fill Level
        constexpr uint32_t RF1L = (1U << 25);  ///< Receive FIFO 1 Message Lost
        constexpr uint32_t DMS = (2 << 30);  ///< Debug Message Status
    }

    /// RXF1A Register bits
    namespace rxf1a_bits {
        constexpr uint32_t F1AI = (6 << 0);  ///< Receive FIFO 1 Acknowledge Index
    }

    /// RXESC Register bits
    namespace rxesc_bits {
        constexpr uint32_t F0DS = (3 << 0);  ///< Receive FIFO 0 Data Field Size
        constexpr uint32_t F1DS = (3 << 4);  ///< Receive FIFO 1 Data Field Size
        constexpr uint32_t RBDS = (3 << 8);  ///< Receive Buffer Data Field Size
    }

    /// TXBC Register bits
    namespace txbc_bits {
        constexpr uint32_t TBSA = (14 << 2);  ///< Tx Buffers Start Address
        constexpr uint32_t NDTB = (6 << 16);  ///< Number of Dedicated Transmit Buffers
        constexpr uint32_t TFQS = (6 << 24);  ///< Transmit FIFO/Queue Size
        constexpr uint32_t TFQM = (1U << 30);  ///< Tx FIFO/Queue Mode
    }

    /// TXFQS Register bits
    namespace txfqs_bits {
        constexpr uint32_t TFFL = (6 << 0);  ///< Tx FIFO Free Level
        constexpr uint32_t TFGI = (5 << 8);  ///< Tx FIFO Get Index
        constexpr uint32_t TFQPI = (5 << 16);  ///< Tx FIFO/Queue Put Index
        constexpr uint32_t TFQF = (1U << 21);  ///< Tx FIFO/Queue Full
    }

    /// TXESC Register bits
    namespace txesc_bits {
        constexpr uint32_t TBDS = (3 << 0);  ///< Tx Buffer Data Field Size
    }

    /// TXBRP Register bits
    namespace txbrp_bits {
        constexpr uint32_t TRP0 = (1U << 0);  ///< Transmission Request Pending for Buffer 0
        constexpr uint32_t TRP1 = (1U << 1);  ///< Transmission Request Pending for Buffer 1
        constexpr uint32_t TRP2 = (1U << 2);  ///< Transmission Request Pending for Buffer 2
        constexpr uint32_t TRP3 = (1U << 3);  ///< Transmission Request Pending for Buffer 3
        constexpr uint32_t TRP4 = (1U << 4);  ///< Transmission Request Pending for Buffer 4
        constexpr uint32_t TRP5 = (1U << 5);  ///< Transmission Request Pending for Buffer 5
        constexpr uint32_t TRP6 = (1U << 6);  ///< Transmission Request Pending for Buffer 6
        constexpr uint32_t TRP7 = (1U << 7);  ///< Transmission Request Pending for Buffer 7
        constexpr uint32_t TRP8 = (1U << 8);  ///< Transmission Request Pending for Buffer 8
        constexpr uint32_t TRP9 = (1U << 9);  ///< Transmission Request Pending for Buffer 9
        constexpr uint32_t TRP10 = (1U << 10);  ///< Transmission Request Pending for Buffer 10
        constexpr uint32_t TRP11 = (1U << 11);  ///< Transmission Request Pending for Buffer 11
        constexpr uint32_t TRP12 = (1U << 12);  ///< Transmission Request Pending for Buffer 12
        constexpr uint32_t TRP13 = (1U << 13);  ///< Transmission Request Pending for Buffer 13
        constexpr uint32_t TRP14 = (1U << 14);  ///< Transmission Request Pending for Buffer 14
        constexpr uint32_t TRP15 = (1U << 15);  ///< Transmission Request Pending for Buffer 15
        constexpr uint32_t TRP16 = (1U << 16);  ///< Transmission Request Pending for Buffer 16
        constexpr uint32_t TRP17 = (1U << 17);  ///< Transmission Request Pending for Buffer 17
        constexpr uint32_t TRP18 = (1U << 18);  ///< Transmission Request Pending for Buffer 18
        constexpr uint32_t TRP19 = (1U << 19);  ///< Transmission Request Pending for Buffer 19
        constexpr uint32_t TRP20 = (1U << 20);  ///< Transmission Request Pending for Buffer 20
        constexpr uint32_t TRP21 = (1U << 21);  ///< Transmission Request Pending for Buffer 21
        constexpr uint32_t TRP22 = (1U << 22);  ///< Transmission Request Pending for Buffer 22
        constexpr uint32_t TRP23 = (1U << 23);  ///< Transmission Request Pending for Buffer 23
        constexpr uint32_t TRP24 = (1U << 24);  ///< Transmission Request Pending for Buffer 24
        constexpr uint32_t TRP25 = (1U << 25);  ///< Transmission Request Pending for Buffer 25
        constexpr uint32_t TRP26 = (1U << 26);  ///< Transmission Request Pending for Buffer 26
        constexpr uint32_t TRP27 = (1U << 27);  ///< Transmission Request Pending for Buffer 27
        constexpr uint32_t TRP28 = (1U << 28);  ///< Transmission Request Pending for Buffer 28
        constexpr uint32_t TRP29 = (1U << 29);  ///< Transmission Request Pending for Buffer 29
        constexpr uint32_t TRP30 = (1U << 30);  ///< Transmission Request Pending for Buffer 30
        constexpr uint32_t TRP31 = (1U << 31);  ///< Transmission Request Pending for Buffer 31
    }

    /// TXBAR Register bits
    namespace txbar_bits {
        constexpr uint32_t AR0 = (1U << 0);  ///< Add Request for Transmit Buffer 0
        constexpr uint32_t AR1 = (1U << 1);  ///< Add Request for Transmit Buffer 1
        constexpr uint32_t AR2 = (1U << 2);  ///< Add Request for Transmit Buffer 2
        constexpr uint32_t AR3 = (1U << 3);  ///< Add Request for Transmit Buffer 3
        constexpr uint32_t AR4 = (1U << 4);  ///< Add Request for Transmit Buffer 4
        constexpr uint32_t AR5 = (1U << 5);  ///< Add Request for Transmit Buffer 5
        constexpr uint32_t AR6 = (1U << 6);  ///< Add Request for Transmit Buffer 6
        constexpr uint32_t AR7 = (1U << 7);  ///< Add Request for Transmit Buffer 7
        constexpr uint32_t AR8 = (1U << 8);  ///< Add Request for Transmit Buffer 8
        constexpr uint32_t AR9 = (1U << 9);  ///< Add Request for Transmit Buffer 9
        constexpr uint32_t AR10 = (1U << 10);  ///< Add Request for Transmit Buffer 10
        constexpr uint32_t AR11 = (1U << 11);  ///< Add Request for Transmit Buffer 11
        constexpr uint32_t AR12 = (1U << 12);  ///< Add Request for Transmit Buffer 12
        constexpr uint32_t AR13 = (1U << 13);  ///< Add Request for Transmit Buffer 13
        constexpr uint32_t AR14 = (1U << 14);  ///< Add Request for Transmit Buffer 14
        constexpr uint32_t AR15 = (1U << 15);  ///< Add Request for Transmit Buffer 15
        constexpr uint32_t AR16 = (1U << 16);  ///< Add Request for Transmit Buffer 16
        constexpr uint32_t AR17 = (1U << 17);  ///< Add Request for Transmit Buffer 17
        constexpr uint32_t AR18 = (1U << 18);  ///< Add Request for Transmit Buffer 18
        constexpr uint32_t AR19 = (1U << 19);  ///< Add Request for Transmit Buffer 19
        constexpr uint32_t AR20 = (1U << 20);  ///< Add Request for Transmit Buffer 20
        constexpr uint32_t AR21 = (1U << 21);  ///< Add Request for Transmit Buffer 21
        constexpr uint32_t AR22 = (1U << 22);  ///< Add Request for Transmit Buffer 22
        constexpr uint32_t AR23 = (1U << 23);  ///< Add Request for Transmit Buffer 23
        constexpr uint32_t AR24 = (1U << 24);  ///< Add Request for Transmit Buffer 24
        constexpr uint32_t AR25 = (1U << 25);  ///< Add Request for Transmit Buffer 25
        constexpr uint32_t AR26 = (1U << 26);  ///< Add Request for Transmit Buffer 26
        constexpr uint32_t AR27 = (1U << 27);  ///< Add Request for Transmit Buffer 27
        constexpr uint32_t AR28 = (1U << 28);  ///< Add Request for Transmit Buffer 28
        constexpr uint32_t AR29 = (1U << 29);  ///< Add Request for Transmit Buffer 29
        constexpr uint32_t AR30 = (1U << 30);  ///< Add Request for Transmit Buffer 30
        constexpr uint32_t AR31 = (1U << 31);  ///< Add Request for Transmit Buffer 31
    }

    /// TXBCR Register bits
    namespace txbcr_bits {
        constexpr uint32_t CR0 = (1U << 0);  ///< Cancellation Request for Transmit Buffer 0
        constexpr uint32_t CR1 = (1U << 1);  ///< Cancellation Request for Transmit Buffer 1
        constexpr uint32_t CR2 = (1U << 2);  ///< Cancellation Request for Transmit Buffer 2
        constexpr uint32_t CR3 = (1U << 3);  ///< Cancellation Request for Transmit Buffer 3
        constexpr uint32_t CR4 = (1U << 4);  ///< Cancellation Request for Transmit Buffer 4
        constexpr uint32_t CR5 = (1U << 5);  ///< Cancellation Request for Transmit Buffer 5
        constexpr uint32_t CR6 = (1U << 6);  ///< Cancellation Request for Transmit Buffer 6
        constexpr uint32_t CR7 = (1U << 7);  ///< Cancellation Request for Transmit Buffer 7
        constexpr uint32_t CR8 = (1U << 8);  ///< Cancellation Request for Transmit Buffer 8
        constexpr uint32_t CR9 = (1U << 9);  ///< Cancellation Request for Transmit Buffer 9
        constexpr uint32_t CR10 = (1U << 10);  ///< Cancellation Request for Transmit Buffer 10
        constexpr uint32_t CR11 = (1U << 11);  ///< Cancellation Request for Transmit Buffer 11
        constexpr uint32_t CR12 = (1U << 12);  ///< Cancellation Request for Transmit Buffer 12
        constexpr uint32_t CR13 = (1U << 13);  ///< Cancellation Request for Transmit Buffer 13
        constexpr uint32_t CR14 = (1U << 14);  ///< Cancellation Request for Transmit Buffer 14
        constexpr uint32_t CR15 = (1U << 15);  ///< Cancellation Request for Transmit Buffer 15
        constexpr uint32_t CR16 = (1U << 16);  ///< Cancellation Request for Transmit Buffer 16
        constexpr uint32_t CR17 = (1U << 17);  ///< Cancellation Request for Transmit Buffer 17
        constexpr uint32_t CR18 = (1U << 18);  ///< Cancellation Request for Transmit Buffer 18
        constexpr uint32_t CR19 = (1U << 19);  ///< Cancellation Request for Transmit Buffer 19
        constexpr uint32_t CR20 = (1U << 20);  ///< Cancellation Request for Transmit Buffer 20
        constexpr uint32_t CR21 = (1U << 21);  ///< Cancellation Request for Transmit Buffer 21
        constexpr uint32_t CR22 = (1U << 22);  ///< Cancellation Request for Transmit Buffer 22
        constexpr uint32_t CR23 = (1U << 23);  ///< Cancellation Request for Transmit Buffer 23
        constexpr uint32_t CR24 = (1U << 24);  ///< Cancellation Request for Transmit Buffer 24
        constexpr uint32_t CR25 = (1U << 25);  ///< Cancellation Request for Transmit Buffer 25
        constexpr uint32_t CR26 = (1U << 26);  ///< Cancellation Request for Transmit Buffer 26
        constexpr uint32_t CR27 = (1U << 27);  ///< Cancellation Request for Transmit Buffer 27
        constexpr uint32_t CR28 = (1U << 28);  ///< Cancellation Request for Transmit Buffer 28
        constexpr uint32_t CR29 = (1U << 29);  ///< Cancellation Request for Transmit Buffer 29
        constexpr uint32_t CR30 = (1U << 30);  ///< Cancellation Request for Transmit Buffer 30
        constexpr uint32_t CR31 = (1U << 31);  ///< Cancellation Request for Transmit Buffer 31
    }

    /// TXBTO Register bits
    namespace txbto_bits {
        constexpr uint32_t TO0 = (1U << 0);  ///< Transmission Occurred for Buffer 0
        constexpr uint32_t TO1 = (1U << 1);  ///< Transmission Occurred for Buffer 1
        constexpr uint32_t TO2 = (1U << 2);  ///< Transmission Occurred for Buffer 2
        constexpr uint32_t TO3 = (1U << 3);  ///< Transmission Occurred for Buffer 3
        constexpr uint32_t TO4 = (1U << 4);  ///< Transmission Occurred for Buffer 4
        constexpr uint32_t TO5 = (1U << 5);  ///< Transmission Occurred for Buffer 5
        constexpr uint32_t TO6 = (1U << 6);  ///< Transmission Occurred for Buffer 6
        constexpr uint32_t TO7 = (1U << 7);  ///< Transmission Occurred for Buffer 7
        constexpr uint32_t TO8 = (1U << 8);  ///< Transmission Occurred for Buffer 8
        constexpr uint32_t TO9 = (1U << 9);  ///< Transmission Occurred for Buffer 9
        constexpr uint32_t TO10 = (1U << 10);  ///< Transmission Occurred for Buffer 10
        constexpr uint32_t TO11 = (1U << 11);  ///< Transmission Occurred for Buffer 11
        constexpr uint32_t TO12 = (1U << 12);  ///< Transmission Occurred for Buffer 12
        constexpr uint32_t TO13 = (1U << 13);  ///< Transmission Occurred for Buffer 13
        constexpr uint32_t TO14 = (1U << 14);  ///< Transmission Occurred for Buffer 14
        constexpr uint32_t TO15 = (1U << 15);  ///< Transmission Occurred for Buffer 15
        constexpr uint32_t TO16 = (1U << 16);  ///< Transmission Occurred for Buffer 16
        constexpr uint32_t TO17 = (1U << 17);  ///< Transmission Occurred for Buffer 17
        constexpr uint32_t TO18 = (1U << 18);  ///< Transmission Occurred for Buffer 18
        constexpr uint32_t TO19 = (1U << 19);  ///< Transmission Occurred for Buffer 19
        constexpr uint32_t TO20 = (1U << 20);  ///< Transmission Occurred for Buffer 20
        constexpr uint32_t TO21 = (1U << 21);  ///< Transmission Occurred for Buffer 21
        constexpr uint32_t TO22 = (1U << 22);  ///< Transmission Occurred for Buffer 22
        constexpr uint32_t TO23 = (1U << 23);  ///< Transmission Occurred for Buffer 23
        constexpr uint32_t TO24 = (1U << 24);  ///< Transmission Occurred for Buffer 24
        constexpr uint32_t TO25 = (1U << 25);  ///< Transmission Occurred for Buffer 25
        constexpr uint32_t TO26 = (1U << 26);  ///< Transmission Occurred for Buffer 26
        constexpr uint32_t TO27 = (1U << 27);  ///< Transmission Occurred for Buffer 27
        constexpr uint32_t TO28 = (1U << 28);  ///< Transmission Occurred for Buffer 28
        constexpr uint32_t TO29 = (1U << 29);  ///< Transmission Occurred for Buffer 29
        constexpr uint32_t TO30 = (1U << 30);  ///< Transmission Occurred for Buffer 30
        constexpr uint32_t TO31 = (1U << 31);  ///< Transmission Occurred for Buffer 31
    }

    /// TXBCF Register bits
    namespace txbcf_bits {
        constexpr uint32_t CF0 = (1U << 0);  ///< Cancellation Finished for Transmit Buffer 0
        constexpr uint32_t CF1 = (1U << 1);  ///< Cancellation Finished for Transmit Buffer 1
        constexpr uint32_t CF2 = (1U << 2);  ///< Cancellation Finished for Transmit Buffer 2
        constexpr uint32_t CF3 = (1U << 3);  ///< Cancellation Finished for Transmit Buffer 3
        constexpr uint32_t CF4 = (1U << 4);  ///< Cancellation Finished for Transmit Buffer 4
        constexpr uint32_t CF5 = (1U << 5);  ///< Cancellation Finished for Transmit Buffer 5
        constexpr uint32_t CF6 = (1U << 6);  ///< Cancellation Finished for Transmit Buffer 6
        constexpr uint32_t CF7 = (1U << 7);  ///< Cancellation Finished for Transmit Buffer 7
        constexpr uint32_t CF8 = (1U << 8);  ///< Cancellation Finished for Transmit Buffer 8
        constexpr uint32_t CF9 = (1U << 9);  ///< Cancellation Finished for Transmit Buffer 9
        constexpr uint32_t CF10 = (1U << 10);  ///< Cancellation Finished for Transmit Buffer 10
        constexpr uint32_t CF11 = (1U << 11);  ///< Cancellation Finished for Transmit Buffer 11
        constexpr uint32_t CF12 = (1U << 12);  ///< Cancellation Finished for Transmit Buffer 12
        constexpr uint32_t CF13 = (1U << 13);  ///< Cancellation Finished for Transmit Buffer 13
        constexpr uint32_t CF14 = (1U << 14);  ///< Cancellation Finished for Transmit Buffer 14
        constexpr uint32_t CF15 = (1U << 15);  ///< Cancellation Finished for Transmit Buffer 15
        constexpr uint32_t CF16 = (1U << 16);  ///< Cancellation Finished for Transmit Buffer 16
        constexpr uint32_t CF17 = (1U << 17);  ///< Cancellation Finished for Transmit Buffer 17
        constexpr uint32_t CF18 = (1U << 18);  ///< Cancellation Finished for Transmit Buffer 18
        constexpr uint32_t CF19 = (1U << 19);  ///< Cancellation Finished for Transmit Buffer 19
        constexpr uint32_t CF20 = (1U << 20);  ///< Cancellation Finished for Transmit Buffer 20
        constexpr uint32_t CF21 = (1U << 21);  ///< Cancellation Finished for Transmit Buffer 21
        constexpr uint32_t CF22 = (1U << 22);  ///< Cancellation Finished for Transmit Buffer 22
        constexpr uint32_t CF23 = (1U << 23);  ///< Cancellation Finished for Transmit Buffer 23
        constexpr uint32_t CF24 = (1U << 24);  ///< Cancellation Finished for Transmit Buffer 24
        constexpr uint32_t CF25 = (1U << 25);  ///< Cancellation Finished for Transmit Buffer 25
        constexpr uint32_t CF26 = (1U << 26);  ///< Cancellation Finished for Transmit Buffer 26
        constexpr uint32_t CF27 = (1U << 27);  ///< Cancellation Finished for Transmit Buffer 27
        constexpr uint32_t CF28 = (1U << 28);  ///< Cancellation Finished for Transmit Buffer 28
        constexpr uint32_t CF29 = (1U << 29);  ///< Cancellation Finished for Transmit Buffer 29
        constexpr uint32_t CF30 = (1U << 30);  ///< Cancellation Finished for Transmit Buffer 30
        constexpr uint32_t CF31 = (1U << 31);  ///< Cancellation Finished for Transmit Buffer 31
    }

    /// TXBTIE Register bits
    namespace txbtie_bits {
        constexpr uint32_t TIE0 = (1U << 0);  ///< Transmission Interrupt Enable for Buffer 0
        constexpr uint32_t TIE1 = (1U << 1);  ///< Transmission Interrupt Enable for Buffer 1
        constexpr uint32_t TIE2 = (1U << 2);  ///< Transmission Interrupt Enable for Buffer 2
        constexpr uint32_t TIE3 = (1U << 3);  ///< Transmission Interrupt Enable for Buffer 3
        constexpr uint32_t TIE4 = (1U << 4);  ///< Transmission Interrupt Enable for Buffer 4
        constexpr uint32_t TIE5 = (1U << 5);  ///< Transmission Interrupt Enable for Buffer 5
        constexpr uint32_t TIE6 = (1U << 6);  ///< Transmission Interrupt Enable for Buffer 6
        constexpr uint32_t TIE7 = (1U << 7);  ///< Transmission Interrupt Enable for Buffer 7
        constexpr uint32_t TIE8 = (1U << 8);  ///< Transmission Interrupt Enable for Buffer 8
        constexpr uint32_t TIE9 = (1U << 9);  ///< Transmission Interrupt Enable for Buffer 9
        constexpr uint32_t TIE10 = (1U << 10);  ///< Transmission Interrupt Enable for Buffer 10
        constexpr uint32_t TIE11 = (1U << 11);  ///< Transmission Interrupt Enable for Buffer 11
        constexpr uint32_t TIE12 = (1U << 12);  ///< Transmission Interrupt Enable for Buffer 12
        constexpr uint32_t TIE13 = (1U << 13);  ///< Transmission Interrupt Enable for Buffer 13
        constexpr uint32_t TIE14 = (1U << 14);  ///< Transmission Interrupt Enable for Buffer 14
        constexpr uint32_t TIE15 = (1U << 15);  ///< Transmission Interrupt Enable for Buffer 15
        constexpr uint32_t TIE16 = (1U << 16);  ///< Transmission Interrupt Enable for Buffer 16
        constexpr uint32_t TIE17 = (1U << 17);  ///< Transmission Interrupt Enable for Buffer 17
        constexpr uint32_t TIE18 = (1U << 18);  ///< Transmission Interrupt Enable for Buffer 18
        constexpr uint32_t TIE19 = (1U << 19);  ///< Transmission Interrupt Enable for Buffer 19
        constexpr uint32_t TIE20 = (1U << 20);  ///< Transmission Interrupt Enable for Buffer 20
        constexpr uint32_t TIE21 = (1U << 21);  ///< Transmission Interrupt Enable for Buffer 21
        constexpr uint32_t TIE22 = (1U << 22);  ///< Transmission Interrupt Enable for Buffer 22
        constexpr uint32_t TIE23 = (1U << 23);  ///< Transmission Interrupt Enable for Buffer 23
        constexpr uint32_t TIE24 = (1U << 24);  ///< Transmission Interrupt Enable for Buffer 24
        constexpr uint32_t TIE25 = (1U << 25);  ///< Transmission Interrupt Enable for Buffer 25
        constexpr uint32_t TIE26 = (1U << 26);  ///< Transmission Interrupt Enable for Buffer 26
        constexpr uint32_t TIE27 = (1U << 27);  ///< Transmission Interrupt Enable for Buffer 27
        constexpr uint32_t TIE28 = (1U << 28);  ///< Transmission Interrupt Enable for Buffer 28
        constexpr uint32_t TIE29 = (1U << 29);  ///< Transmission Interrupt Enable for Buffer 29
        constexpr uint32_t TIE30 = (1U << 30);  ///< Transmission Interrupt Enable for Buffer 30
        constexpr uint32_t TIE31 = (1U << 31);  ///< Transmission Interrupt Enable for Buffer 31
    }

    /// TXBCIE Register bits
    namespace txbcie_bits {
        constexpr uint32_t CFIE0 = (1U << 0);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 0
        constexpr uint32_t CFIE1 = (1U << 1);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 1
        constexpr uint32_t CFIE2 = (1U << 2);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 2
        constexpr uint32_t CFIE3 = (1U << 3);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 3
        constexpr uint32_t CFIE4 = (1U << 4);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 4
        constexpr uint32_t CFIE5 = (1U << 5);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 5
        constexpr uint32_t CFIE6 = (1U << 6);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 6
        constexpr uint32_t CFIE7 = (1U << 7);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 7
        constexpr uint32_t CFIE8 = (1U << 8);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 8
        constexpr uint32_t CFIE9 = (1U << 9);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 9
        constexpr uint32_t CFIE10 = (1U << 10);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 10
        constexpr uint32_t CFIE11 = (1U << 11);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 11
        constexpr uint32_t CFIE12 = (1U << 12);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 12
        constexpr uint32_t CFIE13 = (1U << 13);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 13
        constexpr uint32_t CFIE14 = (1U << 14);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 14
        constexpr uint32_t CFIE15 = (1U << 15);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 15
        constexpr uint32_t CFIE16 = (1U << 16);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 16
        constexpr uint32_t CFIE17 = (1U << 17);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 17
        constexpr uint32_t CFIE18 = (1U << 18);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 18
        constexpr uint32_t CFIE19 = (1U << 19);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 19
        constexpr uint32_t CFIE20 = (1U << 20);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 20
        constexpr uint32_t CFIE21 = (1U << 21);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 21
        constexpr uint32_t CFIE22 = (1U << 22);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 22
        constexpr uint32_t CFIE23 = (1U << 23);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 23
        constexpr uint32_t CFIE24 = (1U << 24);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 24
        constexpr uint32_t CFIE25 = (1U << 25);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 25
        constexpr uint32_t CFIE26 = (1U << 26);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 26
        constexpr uint32_t CFIE27 = (1U << 27);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 27
        constexpr uint32_t CFIE28 = (1U << 28);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 28
        constexpr uint32_t CFIE29 = (1U << 29);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 29
        constexpr uint32_t CFIE30 = (1U << 30);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 30
        constexpr uint32_t CFIE31 = (1U << 31);  ///< Cancellation Finished Interrupt Enable for Transmit Buffer 31
    }

    /// TXEFC Register bits
    namespace txefc_bits {
        constexpr uint32_t EFSA = (14 << 2);  ///< Event FIFO Start Address
        constexpr uint32_t EFS = (6 << 16);  ///< Event FIFO Size
        constexpr uint32_t EFWM = (6 << 24);  ///< Event FIFO Watermark
    }

    /// TXEFS Register bits
    namespace txefs_bits {
        constexpr uint32_t EFFL = (6 << 0);  ///< Event FIFO Fill Level
        constexpr uint32_t EFGI = (5 << 8);  ///< Event FIFO Get Index
        constexpr uint32_t EFPI = (5 << 16);  ///< Event FIFO Put Index
        constexpr uint32_t EFF = (1U << 24);  ///< Event FIFO Full
        constexpr uint32_t TEFL = (1U << 25);  ///< Tx Event FIFO Element Lost
    }

    /// TXEFA Register bits
    namespace txefa_bits {
        constexpr uint32_t EFAI = (5 << 0);  ///< Event FIFO Acknowledge Index
    }

}

// ============================================================================
// PIOA Peripheral
// ============================================================================

namespace pioa {
    /// Base addresses
    constexpr uint32_t PIOA_BASE = 0x400E0E00;

    /// PIOA Register structure
    struct Registers {
        volatile uint32_t PER;  ///< Offset: 0x00 - PIO Enable Register
        volatile uint32_t PDR;  ///< Offset: 0x04 - PIO Disable Register
        volatile uint32_t PSR;  ///< Offset: 0x08 - PIO Status Register
        volatile uint32_t OER;  ///< Offset: 0x10 - Output Enable Register
        volatile uint32_t ODR;  ///< Offset: 0x14 - Output Disable Register
        volatile uint32_t OSR;  ///< Offset: 0x18 - Output Status Register
        volatile uint32_t IFER;  ///< Offset: 0x20 - Glitch Input Filter Enable Register
        volatile uint32_t IFDR;  ///< Offset: 0x24 - Glitch Input Filter Disable Register
        volatile uint32_t IFSR;  ///< Offset: 0x28 - Glitch Input Filter Status Register
        volatile uint32_t SODR;  ///< Offset: 0x30 - Set Output Data Register
        volatile uint32_t CODR;  ///< Offset: 0x34 - Clear Output Data Register
        volatile uint32_t ODSR;  ///< Offset: 0x38 - Output Data Status Register
        volatile uint32_t PDSR;  ///< Offset: 0x3C - Pin Data Status Register
        volatile uint32_t IER;  ///< Offset: 0x40 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x44 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x48 - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x4C - Interrupt Status Register
        volatile uint32_t MDER;  ///< Offset: 0x50 - Multi-driver Enable Register
        volatile uint32_t MDDR;  ///< Offset: 0x54 - Multi-driver Disable Register
        volatile uint32_t MDSR;  ///< Offset: 0x58 - Multi-driver Status Register
        volatile uint32_t PUDR;  ///< Offset: 0x60 - Pull-up Disable Register
        volatile uint32_t PUER;  ///< Offset: 0x64 - Pull-up Enable Register
        volatile uint32_t PUSR;  ///< Offset: 0x68 - Pad Pull-up Status Register
        volatile uint32_t ABCDSR__;  ///< Offset: 0x70 - Peripheral ABCD Select Register 0 (renamed from ABCDSR__)
        volatile uint32_t IFSCDR;  ///< Offset: 0x80 - Input Filter Slow Clock Disable Register
        volatile uint32_t IFSCER;  ///< Offset: 0x84 - Input Filter Slow Clock Enable Register
        volatile uint32_t IFSCSR;  ///< Offset: 0x88 - Input Filter Slow Clock Status Register
        volatile uint32_t SCDR;  ///< Offset: 0x8C - Slow Clock Divider Debouncing Register
        volatile uint32_t PPDDR;  ///< Offset: 0x90 - Pad Pull-down Disable Register
        volatile uint32_t PPDER;  ///< Offset: 0x94 - Pad Pull-down Enable Register
        volatile uint32_t PPDSR;  ///< Offset: 0x98 - Pad Pull-down Status Register
        volatile uint32_t OWER;  ///< Offset: 0xA0 - Output Write Enable
        volatile uint32_t OWDR;  ///< Offset: 0xA4 - Output Write Disable
        volatile uint32_t OWSR;  ///< Offset: 0xA8 - Output Write Status Register
        volatile uint32_t AIMER;  ///< Offset: 0xB0 - Additional Interrupt Modes Enable Register
        volatile uint32_t AIMDR;  ///< Offset: 0xB4 - Additional Interrupt Modes Disable Register
        volatile uint32_t AIMMR;  ///< Offset: 0xB8 - Additional Interrupt Modes Mask Register
        volatile uint32_t ESR;  ///< Offset: 0xC0 - Edge Select Register
        volatile uint32_t LSR;  ///< Offset: 0xC4 - Level Select Register
        volatile uint32_t ELSR;  ///< Offset: 0xC8 - Edge/Level Status Register
        volatile uint32_t FELLSR;  ///< Offset: 0xD0 - Falling Edge/Low-Level Select Register
        volatile uint32_t REHLSR;  ///< Offset: 0xD4 - Rising Edge/High-Level Select Register
        volatile uint32_t FRLHSR;  ///< Offset: 0xD8 - Fall/Rise - Low/High Status Register
        volatile uint32_t LOCKSR;  ///< Offset: 0xE0 - Lock Status
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
        volatile uint32_t SCHMITT;  ///< Offset: 0x100 - Schmitt Trigger Register
        volatile uint32_t DRIVER;  ///< Offset: 0x118 - I/O Drive Register
        volatile uint32_t PCMR;  ///< Offset: 0x150 - Parallel Capture Mode Register
        volatile uint32_t PCIER;  ///< Offset: 0x154 - Parallel Capture Interrupt Enable Register
        volatile uint32_t PCIDR;  ///< Offset: 0x158 - Parallel Capture Interrupt Disable Register
        volatile uint32_t PCIMR;  ///< Offset: 0x15C - Parallel Capture Interrupt Mask Register
        volatile uint32_t PCISR;  ///< Offset: 0x160 - Parallel Capture Interrupt Status Register
        volatile uint32_t PCRHR;  ///< Offset: 0x164 - Parallel Capture Reception Holding Register
    };

    /// Peripheral instances
    inline Registers* PIOA = reinterpret_cast<Registers*>(PIOA_BASE);

    // Bit definitions
    /// PER Register bits
    namespace per_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< PIO Enable
        constexpr uint32_t P1 = (1U << 1);  ///< PIO Enable
        constexpr uint32_t P2 = (1U << 2);  ///< PIO Enable
        constexpr uint32_t P3 = (1U << 3);  ///< PIO Enable
        constexpr uint32_t P4 = (1U << 4);  ///< PIO Enable
        constexpr uint32_t P5 = (1U << 5);  ///< PIO Enable
        constexpr uint32_t P6 = (1U << 6);  ///< PIO Enable
        constexpr uint32_t P7 = (1U << 7);  ///< PIO Enable
        constexpr uint32_t P8 = (1U << 8);  ///< PIO Enable
        constexpr uint32_t P9 = (1U << 9);  ///< PIO Enable
        constexpr uint32_t P10 = (1U << 10);  ///< PIO Enable
        constexpr uint32_t P11 = (1U << 11);  ///< PIO Enable
        constexpr uint32_t P12 = (1U << 12);  ///< PIO Enable
        constexpr uint32_t P13 = (1U << 13);  ///< PIO Enable
        constexpr uint32_t P14 = (1U << 14);  ///< PIO Enable
        constexpr uint32_t P15 = (1U << 15);  ///< PIO Enable
        constexpr uint32_t P16 = (1U << 16);  ///< PIO Enable
        constexpr uint32_t P17 = (1U << 17);  ///< PIO Enable
        constexpr uint32_t P18 = (1U << 18);  ///< PIO Enable
        constexpr uint32_t P19 = (1U << 19);  ///< PIO Enable
        constexpr uint32_t P20 = (1U << 20);  ///< PIO Enable
        constexpr uint32_t P21 = (1U << 21);  ///< PIO Enable
        constexpr uint32_t P22 = (1U << 22);  ///< PIO Enable
        constexpr uint32_t P23 = (1U << 23);  ///< PIO Enable
        constexpr uint32_t P24 = (1U << 24);  ///< PIO Enable
        constexpr uint32_t P25 = (1U << 25);  ///< PIO Enable
        constexpr uint32_t P26 = (1U << 26);  ///< PIO Enable
        constexpr uint32_t P27 = (1U << 27);  ///< PIO Enable
        constexpr uint32_t P28 = (1U << 28);  ///< PIO Enable
        constexpr uint32_t P29 = (1U << 29);  ///< PIO Enable
        constexpr uint32_t P30 = (1U << 30);  ///< PIO Enable
        constexpr uint32_t P31 = (1U << 31);  ///< PIO Enable
    }

    /// PDR Register bits
    namespace pdr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< PIO Disable
        constexpr uint32_t P1 = (1U << 1);  ///< PIO Disable
        constexpr uint32_t P2 = (1U << 2);  ///< PIO Disable
        constexpr uint32_t P3 = (1U << 3);  ///< PIO Disable
        constexpr uint32_t P4 = (1U << 4);  ///< PIO Disable
        constexpr uint32_t P5 = (1U << 5);  ///< PIO Disable
        constexpr uint32_t P6 = (1U << 6);  ///< PIO Disable
        constexpr uint32_t P7 = (1U << 7);  ///< PIO Disable
        constexpr uint32_t P8 = (1U << 8);  ///< PIO Disable
        constexpr uint32_t P9 = (1U << 9);  ///< PIO Disable
        constexpr uint32_t P10 = (1U << 10);  ///< PIO Disable
        constexpr uint32_t P11 = (1U << 11);  ///< PIO Disable
        constexpr uint32_t P12 = (1U << 12);  ///< PIO Disable
        constexpr uint32_t P13 = (1U << 13);  ///< PIO Disable
        constexpr uint32_t P14 = (1U << 14);  ///< PIO Disable
        constexpr uint32_t P15 = (1U << 15);  ///< PIO Disable
        constexpr uint32_t P16 = (1U << 16);  ///< PIO Disable
        constexpr uint32_t P17 = (1U << 17);  ///< PIO Disable
        constexpr uint32_t P18 = (1U << 18);  ///< PIO Disable
        constexpr uint32_t P19 = (1U << 19);  ///< PIO Disable
        constexpr uint32_t P20 = (1U << 20);  ///< PIO Disable
        constexpr uint32_t P21 = (1U << 21);  ///< PIO Disable
        constexpr uint32_t P22 = (1U << 22);  ///< PIO Disable
        constexpr uint32_t P23 = (1U << 23);  ///< PIO Disable
        constexpr uint32_t P24 = (1U << 24);  ///< PIO Disable
        constexpr uint32_t P25 = (1U << 25);  ///< PIO Disable
        constexpr uint32_t P26 = (1U << 26);  ///< PIO Disable
        constexpr uint32_t P27 = (1U << 27);  ///< PIO Disable
        constexpr uint32_t P28 = (1U << 28);  ///< PIO Disable
        constexpr uint32_t P29 = (1U << 29);  ///< PIO Disable
        constexpr uint32_t P30 = (1U << 30);  ///< PIO Disable
        constexpr uint32_t P31 = (1U << 31);  ///< PIO Disable
    }

    /// PSR Register bits
    namespace psr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< PIO Status
        constexpr uint32_t P1 = (1U << 1);  ///< PIO Status
        constexpr uint32_t P2 = (1U << 2);  ///< PIO Status
        constexpr uint32_t P3 = (1U << 3);  ///< PIO Status
        constexpr uint32_t P4 = (1U << 4);  ///< PIO Status
        constexpr uint32_t P5 = (1U << 5);  ///< PIO Status
        constexpr uint32_t P6 = (1U << 6);  ///< PIO Status
        constexpr uint32_t P7 = (1U << 7);  ///< PIO Status
        constexpr uint32_t P8 = (1U << 8);  ///< PIO Status
        constexpr uint32_t P9 = (1U << 9);  ///< PIO Status
        constexpr uint32_t P10 = (1U << 10);  ///< PIO Status
        constexpr uint32_t P11 = (1U << 11);  ///< PIO Status
        constexpr uint32_t P12 = (1U << 12);  ///< PIO Status
        constexpr uint32_t P13 = (1U << 13);  ///< PIO Status
        constexpr uint32_t P14 = (1U << 14);  ///< PIO Status
        constexpr uint32_t P15 = (1U << 15);  ///< PIO Status
        constexpr uint32_t P16 = (1U << 16);  ///< PIO Status
        constexpr uint32_t P17 = (1U << 17);  ///< PIO Status
        constexpr uint32_t P18 = (1U << 18);  ///< PIO Status
        constexpr uint32_t P19 = (1U << 19);  ///< PIO Status
        constexpr uint32_t P20 = (1U << 20);  ///< PIO Status
        constexpr uint32_t P21 = (1U << 21);  ///< PIO Status
        constexpr uint32_t P22 = (1U << 22);  ///< PIO Status
        constexpr uint32_t P23 = (1U << 23);  ///< PIO Status
        constexpr uint32_t P24 = (1U << 24);  ///< PIO Status
        constexpr uint32_t P25 = (1U << 25);  ///< PIO Status
        constexpr uint32_t P26 = (1U << 26);  ///< PIO Status
        constexpr uint32_t P27 = (1U << 27);  ///< PIO Status
        constexpr uint32_t P28 = (1U << 28);  ///< PIO Status
        constexpr uint32_t P29 = (1U << 29);  ///< PIO Status
        constexpr uint32_t P30 = (1U << 30);  ///< PIO Status
        constexpr uint32_t P31 = (1U << 31);  ///< PIO Status
    }

    /// OER Register bits
    namespace oer_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Output Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Output Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Output Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Output Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Output Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Output Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Output Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Output Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Output Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Output Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Output Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Output Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Output Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Output Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Output Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Output Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Output Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Output Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Output Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Output Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Output Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Output Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Output Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Output Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Output Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Output Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Output Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Output Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Output Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Output Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Output Enable
    }

    /// ODR Register bits
    namespace odr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Output Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Output Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Output Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Output Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Output Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Output Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Output Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Output Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Output Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Output Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Output Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Output Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Output Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Output Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Output Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Output Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Output Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Output Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Output Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Output Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Output Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Output Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Output Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Output Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Output Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Output Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Output Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Output Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Output Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Output Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Output Disable
    }

    /// OSR Register bits
    namespace osr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Status
        constexpr uint32_t P1 = (1U << 1);  ///< Output Status
        constexpr uint32_t P2 = (1U << 2);  ///< Output Status
        constexpr uint32_t P3 = (1U << 3);  ///< Output Status
        constexpr uint32_t P4 = (1U << 4);  ///< Output Status
        constexpr uint32_t P5 = (1U << 5);  ///< Output Status
        constexpr uint32_t P6 = (1U << 6);  ///< Output Status
        constexpr uint32_t P7 = (1U << 7);  ///< Output Status
        constexpr uint32_t P8 = (1U << 8);  ///< Output Status
        constexpr uint32_t P9 = (1U << 9);  ///< Output Status
        constexpr uint32_t P10 = (1U << 10);  ///< Output Status
        constexpr uint32_t P11 = (1U << 11);  ///< Output Status
        constexpr uint32_t P12 = (1U << 12);  ///< Output Status
        constexpr uint32_t P13 = (1U << 13);  ///< Output Status
        constexpr uint32_t P14 = (1U << 14);  ///< Output Status
        constexpr uint32_t P15 = (1U << 15);  ///< Output Status
        constexpr uint32_t P16 = (1U << 16);  ///< Output Status
        constexpr uint32_t P17 = (1U << 17);  ///< Output Status
        constexpr uint32_t P18 = (1U << 18);  ///< Output Status
        constexpr uint32_t P19 = (1U << 19);  ///< Output Status
        constexpr uint32_t P20 = (1U << 20);  ///< Output Status
        constexpr uint32_t P21 = (1U << 21);  ///< Output Status
        constexpr uint32_t P22 = (1U << 22);  ///< Output Status
        constexpr uint32_t P23 = (1U << 23);  ///< Output Status
        constexpr uint32_t P24 = (1U << 24);  ///< Output Status
        constexpr uint32_t P25 = (1U << 25);  ///< Output Status
        constexpr uint32_t P26 = (1U << 26);  ///< Output Status
        constexpr uint32_t P27 = (1U << 27);  ///< Output Status
        constexpr uint32_t P28 = (1U << 28);  ///< Output Status
        constexpr uint32_t P29 = (1U << 29);  ///< Output Status
        constexpr uint32_t P30 = (1U << 30);  ///< Output Status
        constexpr uint32_t P31 = (1U << 31);  ///< Output Status
    }

    /// IFER Register bits
    namespace ifer_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Filter Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Input Filter Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Input Filter Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Input Filter Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Input Filter Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Input Filter Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Input Filter Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Input Filter Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Input Filter Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Input Filter Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Input Filter Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Input Filter Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Input Filter Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Input Filter Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Input Filter Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Input Filter Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Input Filter Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Input Filter Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Input Filter Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Input Filter Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Input Filter Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Input Filter Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Input Filter Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Input Filter Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Input Filter Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Input Filter Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Input Filter Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Input Filter Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Input Filter Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Input Filter Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Input Filter Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Input Filter Enable
    }

    /// IFDR Register bits
    namespace ifdr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Filter Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Input Filter Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Input Filter Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Input Filter Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Input Filter Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Input Filter Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Input Filter Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Input Filter Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Input Filter Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Input Filter Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Input Filter Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Input Filter Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Input Filter Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Input Filter Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Input Filter Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Input Filter Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Input Filter Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Input Filter Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Input Filter Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Input Filter Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Input Filter Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Input Filter Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Input Filter Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Input Filter Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Input Filter Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Input Filter Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Input Filter Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Input Filter Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Input Filter Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Input Filter Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Input Filter Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Input Filter Disable
    }

    /// IFSR Register bits
    namespace ifsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Filter Status
        constexpr uint32_t P1 = (1U << 1);  ///< Input Filter Status
        constexpr uint32_t P2 = (1U << 2);  ///< Input Filter Status
        constexpr uint32_t P3 = (1U << 3);  ///< Input Filter Status
        constexpr uint32_t P4 = (1U << 4);  ///< Input Filter Status
        constexpr uint32_t P5 = (1U << 5);  ///< Input Filter Status
        constexpr uint32_t P6 = (1U << 6);  ///< Input Filter Status
        constexpr uint32_t P7 = (1U << 7);  ///< Input Filter Status
        constexpr uint32_t P8 = (1U << 8);  ///< Input Filter Status
        constexpr uint32_t P9 = (1U << 9);  ///< Input Filter Status
        constexpr uint32_t P10 = (1U << 10);  ///< Input Filter Status
        constexpr uint32_t P11 = (1U << 11);  ///< Input Filter Status
        constexpr uint32_t P12 = (1U << 12);  ///< Input Filter Status
        constexpr uint32_t P13 = (1U << 13);  ///< Input Filter Status
        constexpr uint32_t P14 = (1U << 14);  ///< Input Filter Status
        constexpr uint32_t P15 = (1U << 15);  ///< Input Filter Status
        constexpr uint32_t P16 = (1U << 16);  ///< Input Filter Status
        constexpr uint32_t P17 = (1U << 17);  ///< Input Filter Status
        constexpr uint32_t P18 = (1U << 18);  ///< Input Filter Status
        constexpr uint32_t P19 = (1U << 19);  ///< Input Filter Status
        constexpr uint32_t P20 = (1U << 20);  ///< Input Filter Status
        constexpr uint32_t P21 = (1U << 21);  ///< Input Filter Status
        constexpr uint32_t P22 = (1U << 22);  ///< Input Filter Status
        constexpr uint32_t P23 = (1U << 23);  ///< Input Filter Status
        constexpr uint32_t P24 = (1U << 24);  ///< Input Filter Status
        constexpr uint32_t P25 = (1U << 25);  ///< Input Filter Status
        constexpr uint32_t P26 = (1U << 26);  ///< Input Filter Status
        constexpr uint32_t P27 = (1U << 27);  ///< Input Filter Status
        constexpr uint32_t P28 = (1U << 28);  ///< Input Filter Status
        constexpr uint32_t P29 = (1U << 29);  ///< Input Filter Status
        constexpr uint32_t P30 = (1U << 30);  ///< Input Filter Status
        constexpr uint32_t P31 = (1U << 31);  ///< Input Filter Status
    }

    /// SODR Register bits
    namespace sodr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Set Output Data
        constexpr uint32_t P1 = (1U << 1);  ///< Set Output Data
        constexpr uint32_t P2 = (1U << 2);  ///< Set Output Data
        constexpr uint32_t P3 = (1U << 3);  ///< Set Output Data
        constexpr uint32_t P4 = (1U << 4);  ///< Set Output Data
        constexpr uint32_t P5 = (1U << 5);  ///< Set Output Data
        constexpr uint32_t P6 = (1U << 6);  ///< Set Output Data
        constexpr uint32_t P7 = (1U << 7);  ///< Set Output Data
        constexpr uint32_t P8 = (1U << 8);  ///< Set Output Data
        constexpr uint32_t P9 = (1U << 9);  ///< Set Output Data
        constexpr uint32_t P10 = (1U << 10);  ///< Set Output Data
        constexpr uint32_t P11 = (1U << 11);  ///< Set Output Data
        constexpr uint32_t P12 = (1U << 12);  ///< Set Output Data
        constexpr uint32_t P13 = (1U << 13);  ///< Set Output Data
        constexpr uint32_t P14 = (1U << 14);  ///< Set Output Data
        constexpr uint32_t P15 = (1U << 15);  ///< Set Output Data
        constexpr uint32_t P16 = (1U << 16);  ///< Set Output Data
        constexpr uint32_t P17 = (1U << 17);  ///< Set Output Data
        constexpr uint32_t P18 = (1U << 18);  ///< Set Output Data
        constexpr uint32_t P19 = (1U << 19);  ///< Set Output Data
        constexpr uint32_t P20 = (1U << 20);  ///< Set Output Data
        constexpr uint32_t P21 = (1U << 21);  ///< Set Output Data
        constexpr uint32_t P22 = (1U << 22);  ///< Set Output Data
        constexpr uint32_t P23 = (1U << 23);  ///< Set Output Data
        constexpr uint32_t P24 = (1U << 24);  ///< Set Output Data
        constexpr uint32_t P25 = (1U << 25);  ///< Set Output Data
        constexpr uint32_t P26 = (1U << 26);  ///< Set Output Data
        constexpr uint32_t P27 = (1U << 27);  ///< Set Output Data
        constexpr uint32_t P28 = (1U << 28);  ///< Set Output Data
        constexpr uint32_t P29 = (1U << 29);  ///< Set Output Data
        constexpr uint32_t P30 = (1U << 30);  ///< Set Output Data
        constexpr uint32_t P31 = (1U << 31);  ///< Set Output Data
    }

    /// CODR Register bits
    namespace codr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Clear Output Data
        constexpr uint32_t P1 = (1U << 1);  ///< Clear Output Data
        constexpr uint32_t P2 = (1U << 2);  ///< Clear Output Data
        constexpr uint32_t P3 = (1U << 3);  ///< Clear Output Data
        constexpr uint32_t P4 = (1U << 4);  ///< Clear Output Data
        constexpr uint32_t P5 = (1U << 5);  ///< Clear Output Data
        constexpr uint32_t P6 = (1U << 6);  ///< Clear Output Data
        constexpr uint32_t P7 = (1U << 7);  ///< Clear Output Data
        constexpr uint32_t P8 = (1U << 8);  ///< Clear Output Data
        constexpr uint32_t P9 = (1U << 9);  ///< Clear Output Data
        constexpr uint32_t P10 = (1U << 10);  ///< Clear Output Data
        constexpr uint32_t P11 = (1U << 11);  ///< Clear Output Data
        constexpr uint32_t P12 = (1U << 12);  ///< Clear Output Data
        constexpr uint32_t P13 = (1U << 13);  ///< Clear Output Data
        constexpr uint32_t P14 = (1U << 14);  ///< Clear Output Data
        constexpr uint32_t P15 = (1U << 15);  ///< Clear Output Data
        constexpr uint32_t P16 = (1U << 16);  ///< Clear Output Data
        constexpr uint32_t P17 = (1U << 17);  ///< Clear Output Data
        constexpr uint32_t P18 = (1U << 18);  ///< Clear Output Data
        constexpr uint32_t P19 = (1U << 19);  ///< Clear Output Data
        constexpr uint32_t P20 = (1U << 20);  ///< Clear Output Data
        constexpr uint32_t P21 = (1U << 21);  ///< Clear Output Data
        constexpr uint32_t P22 = (1U << 22);  ///< Clear Output Data
        constexpr uint32_t P23 = (1U << 23);  ///< Clear Output Data
        constexpr uint32_t P24 = (1U << 24);  ///< Clear Output Data
        constexpr uint32_t P25 = (1U << 25);  ///< Clear Output Data
        constexpr uint32_t P26 = (1U << 26);  ///< Clear Output Data
        constexpr uint32_t P27 = (1U << 27);  ///< Clear Output Data
        constexpr uint32_t P28 = (1U << 28);  ///< Clear Output Data
        constexpr uint32_t P29 = (1U << 29);  ///< Clear Output Data
        constexpr uint32_t P30 = (1U << 30);  ///< Clear Output Data
        constexpr uint32_t P31 = (1U << 31);  ///< Clear Output Data
    }

    /// ODSR Register bits
    namespace odsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Data Status
        constexpr uint32_t P1 = (1U << 1);  ///< Output Data Status
        constexpr uint32_t P2 = (1U << 2);  ///< Output Data Status
        constexpr uint32_t P3 = (1U << 3);  ///< Output Data Status
        constexpr uint32_t P4 = (1U << 4);  ///< Output Data Status
        constexpr uint32_t P5 = (1U << 5);  ///< Output Data Status
        constexpr uint32_t P6 = (1U << 6);  ///< Output Data Status
        constexpr uint32_t P7 = (1U << 7);  ///< Output Data Status
        constexpr uint32_t P8 = (1U << 8);  ///< Output Data Status
        constexpr uint32_t P9 = (1U << 9);  ///< Output Data Status
        constexpr uint32_t P10 = (1U << 10);  ///< Output Data Status
        constexpr uint32_t P11 = (1U << 11);  ///< Output Data Status
        constexpr uint32_t P12 = (1U << 12);  ///< Output Data Status
        constexpr uint32_t P13 = (1U << 13);  ///< Output Data Status
        constexpr uint32_t P14 = (1U << 14);  ///< Output Data Status
        constexpr uint32_t P15 = (1U << 15);  ///< Output Data Status
        constexpr uint32_t P16 = (1U << 16);  ///< Output Data Status
        constexpr uint32_t P17 = (1U << 17);  ///< Output Data Status
        constexpr uint32_t P18 = (1U << 18);  ///< Output Data Status
        constexpr uint32_t P19 = (1U << 19);  ///< Output Data Status
        constexpr uint32_t P20 = (1U << 20);  ///< Output Data Status
        constexpr uint32_t P21 = (1U << 21);  ///< Output Data Status
        constexpr uint32_t P22 = (1U << 22);  ///< Output Data Status
        constexpr uint32_t P23 = (1U << 23);  ///< Output Data Status
        constexpr uint32_t P24 = (1U << 24);  ///< Output Data Status
        constexpr uint32_t P25 = (1U << 25);  ///< Output Data Status
        constexpr uint32_t P26 = (1U << 26);  ///< Output Data Status
        constexpr uint32_t P27 = (1U << 27);  ///< Output Data Status
        constexpr uint32_t P28 = (1U << 28);  ///< Output Data Status
        constexpr uint32_t P29 = (1U << 29);  ///< Output Data Status
        constexpr uint32_t P30 = (1U << 30);  ///< Output Data Status
        constexpr uint32_t P31 = (1U << 31);  ///< Output Data Status
    }

    /// PDSR Register bits
    namespace pdsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Data Status
        constexpr uint32_t P1 = (1U << 1);  ///< Output Data Status
        constexpr uint32_t P2 = (1U << 2);  ///< Output Data Status
        constexpr uint32_t P3 = (1U << 3);  ///< Output Data Status
        constexpr uint32_t P4 = (1U << 4);  ///< Output Data Status
        constexpr uint32_t P5 = (1U << 5);  ///< Output Data Status
        constexpr uint32_t P6 = (1U << 6);  ///< Output Data Status
        constexpr uint32_t P7 = (1U << 7);  ///< Output Data Status
        constexpr uint32_t P8 = (1U << 8);  ///< Output Data Status
        constexpr uint32_t P9 = (1U << 9);  ///< Output Data Status
        constexpr uint32_t P10 = (1U << 10);  ///< Output Data Status
        constexpr uint32_t P11 = (1U << 11);  ///< Output Data Status
        constexpr uint32_t P12 = (1U << 12);  ///< Output Data Status
        constexpr uint32_t P13 = (1U << 13);  ///< Output Data Status
        constexpr uint32_t P14 = (1U << 14);  ///< Output Data Status
        constexpr uint32_t P15 = (1U << 15);  ///< Output Data Status
        constexpr uint32_t P16 = (1U << 16);  ///< Output Data Status
        constexpr uint32_t P17 = (1U << 17);  ///< Output Data Status
        constexpr uint32_t P18 = (1U << 18);  ///< Output Data Status
        constexpr uint32_t P19 = (1U << 19);  ///< Output Data Status
        constexpr uint32_t P20 = (1U << 20);  ///< Output Data Status
        constexpr uint32_t P21 = (1U << 21);  ///< Output Data Status
        constexpr uint32_t P22 = (1U << 22);  ///< Output Data Status
        constexpr uint32_t P23 = (1U << 23);  ///< Output Data Status
        constexpr uint32_t P24 = (1U << 24);  ///< Output Data Status
        constexpr uint32_t P25 = (1U << 25);  ///< Output Data Status
        constexpr uint32_t P26 = (1U << 26);  ///< Output Data Status
        constexpr uint32_t P27 = (1U << 27);  ///< Output Data Status
        constexpr uint32_t P28 = (1U << 28);  ///< Output Data Status
        constexpr uint32_t P29 = (1U << 29);  ///< Output Data Status
        constexpr uint32_t P30 = (1U << 30);  ///< Output Data Status
        constexpr uint32_t P31 = (1U << 31);  ///< Output Data Status
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Change Interrupt Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Input Change Interrupt Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Input Change Interrupt Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Input Change Interrupt Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Input Change Interrupt Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Input Change Interrupt Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Input Change Interrupt Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Input Change Interrupt Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Input Change Interrupt Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Input Change Interrupt Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Input Change Interrupt Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Input Change Interrupt Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Input Change Interrupt Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Input Change Interrupt Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Input Change Interrupt Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Input Change Interrupt Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Input Change Interrupt Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Input Change Interrupt Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Input Change Interrupt Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Input Change Interrupt Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Input Change Interrupt Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Input Change Interrupt Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Input Change Interrupt Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Input Change Interrupt Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Input Change Interrupt Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Input Change Interrupt Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Input Change Interrupt Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Input Change Interrupt Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Input Change Interrupt Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Input Change Interrupt Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Input Change Interrupt Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Input Change Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Change Interrupt Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Input Change Interrupt Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Input Change Interrupt Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Input Change Interrupt Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Input Change Interrupt Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Input Change Interrupt Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Input Change Interrupt Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Input Change Interrupt Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Input Change Interrupt Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Input Change Interrupt Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Input Change Interrupt Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Input Change Interrupt Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Input Change Interrupt Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Input Change Interrupt Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Input Change Interrupt Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Input Change Interrupt Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Input Change Interrupt Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Input Change Interrupt Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Input Change Interrupt Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Input Change Interrupt Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Input Change Interrupt Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Input Change Interrupt Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Input Change Interrupt Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Input Change Interrupt Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Input Change Interrupt Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Input Change Interrupt Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Input Change Interrupt Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Input Change Interrupt Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Input Change Interrupt Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Input Change Interrupt Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Input Change Interrupt Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Input Change Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Change Interrupt Mask
        constexpr uint32_t P1 = (1U << 1);  ///< Input Change Interrupt Mask
        constexpr uint32_t P2 = (1U << 2);  ///< Input Change Interrupt Mask
        constexpr uint32_t P3 = (1U << 3);  ///< Input Change Interrupt Mask
        constexpr uint32_t P4 = (1U << 4);  ///< Input Change Interrupt Mask
        constexpr uint32_t P5 = (1U << 5);  ///< Input Change Interrupt Mask
        constexpr uint32_t P6 = (1U << 6);  ///< Input Change Interrupt Mask
        constexpr uint32_t P7 = (1U << 7);  ///< Input Change Interrupt Mask
        constexpr uint32_t P8 = (1U << 8);  ///< Input Change Interrupt Mask
        constexpr uint32_t P9 = (1U << 9);  ///< Input Change Interrupt Mask
        constexpr uint32_t P10 = (1U << 10);  ///< Input Change Interrupt Mask
        constexpr uint32_t P11 = (1U << 11);  ///< Input Change Interrupt Mask
        constexpr uint32_t P12 = (1U << 12);  ///< Input Change Interrupt Mask
        constexpr uint32_t P13 = (1U << 13);  ///< Input Change Interrupt Mask
        constexpr uint32_t P14 = (1U << 14);  ///< Input Change Interrupt Mask
        constexpr uint32_t P15 = (1U << 15);  ///< Input Change Interrupt Mask
        constexpr uint32_t P16 = (1U << 16);  ///< Input Change Interrupt Mask
        constexpr uint32_t P17 = (1U << 17);  ///< Input Change Interrupt Mask
        constexpr uint32_t P18 = (1U << 18);  ///< Input Change Interrupt Mask
        constexpr uint32_t P19 = (1U << 19);  ///< Input Change Interrupt Mask
        constexpr uint32_t P20 = (1U << 20);  ///< Input Change Interrupt Mask
        constexpr uint32_t P21 = (1U << 21);  ///< Input Change Interrupt Mask
        constexpr uint32_t P22 = (1U << 22);  ///< Input Change Interrupt Mask
        constexpr uint32_t P23 = (1U << 23);  ///< Input Change Interrupt Mask
        constexpr uint32_t P24 = (1U << 24);  ///< Input Change Interrupt Mask
        constexpr uint32_t P25 = (1U << 25);  ///< Input Change Interrupt Mask
        constexpr uint32_t P26 = (1U << 26);  ///< Input Change Interrupt Mask
        constexpr uint32_t P27 = (1U << 27);  ///< Input Change Interrupt Mask
        constexpr uint32_t P28 = (1U << 28);  ///< Input Change Interrupt Mask
        constexpr uint32_t P29 = (1U << 29);  ///< Input Change Interrupt Mask
        constexpr uint32_t P30 = (1U << 30);  ///< Input Change Interrupt Mask
        constexpr uint32_t P31 = (1U << 31);  ///< Input Change Interrupt Mask
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Input Change Interrupt Status
        constexpr uint32_t P1 = (1U << 1);  ///< Input Change Interrupt Status
        constexpr uint32_t P2 = (1U << 2);  ///< Input Change Interrupt Status
        constexpr uint32_t P3 = (1U << 3);  ///< Input Change Interrupt Status
        constexpr uint32_t P4 = (1U << 4);  ///< Input Change Interrupt Status
        constexpr uint32_t P5 = (1U << 5);  ///< Input Change Interrupt Status
        constexpr uint32_t P6 = (1U << 6);  ///< Input Change Interrupt Status
        constexpr uint32_t P7 = (1U << 7);  ///< Input Change Interrupt Status
        constexpr uint32_t P8 = (1U << 8);  ///< Input Change Interrupt Status
        constexpr uint32_t P9 = (1U << 9);  ///< Input Change Interrupt Status
        constexpr uint32_t P10 = (1U << 10);  ///< Input Change Interrupt Status
        constexpr uint32_t P11 = (1U << 11);  ///< Input Change Interrupt Status
        constexpr uint32_t P12 = (1U << 12);  ///< Input Change Interrupt Status
        constexpr uint32_t P13 = (1U << 13);  ///< Input Change Interrupt Status
        constexpr uint32_t P14 = (1U << 14);  ///< Input Change Interrupt Status
        constexpr uint32_t P15 = (1U << 15);  ///< Input Change Interrupt Status
        constexpr uint32_t P16 = (1U << 16);  ///< Input Change Interrupt Status
        constexpr uint32_t P17 = (1U << 17);  ///< Input Change Interrupt Status
        constexpr uint32_t P18 = (1U << 18);  ///< Input Change Interrupt Status
        constexpr uint32_t P19 = (1U << 19);  ///< Input Change Interrupt Status
        constexpr uint32_t P20 = (1U << 20);  ///< Input Change Interrupt Status
        constexpr uint32_t P21 = (1U << 21);  ///< Input Change Interrupt Status
        constexpr uint32_t P22 = (1U << 22);  ///< Input Change Interrupt Status
        constexpr uint32_t P23 = (1U << 23);  ///< Input Change Interrupt Status
        constexpr uint32_t P24 = (1U << 24);  ///< Input Change Interrupt Status
        constexpr uint32_t P25 = (1U << 25);  ///< Input Change Interrupt Status
        constexpr uint32_t P26 = (1U << 26);  ///< Input Change Interrupt Status
        constexpr uint32_t P27 = (1U << 27);  ///< Input Change Interrupt Status
        constexpr uint32_t P28 = (1U << 28);  ///< Input Change Interrupt Status
        constexpr uint32_t P29 = (1U << 29);  ///< Input Change Interrupt Status
        constexpr uint32_t P30 = (1U << 30);  ///< Input Change Interrupt Status
        constexpr uint32_t P31 = (1U << 31);  ///< Input Change Interrupt Status
    }

    /// MDER Register bits
    namespace mder_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Multi-drive Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Multi-drive Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Multi-drive Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Multi-drive Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Multi-drive Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Multi-drive Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Multi-drive Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Multi-drive Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Multi-drive Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Multi-drive Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Multi-drive Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Multi-drive Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Multi-drive Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Multi-drive Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Multi-drive Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Multi-drive Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Multi-drive Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Multi-drive Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Multi-drive Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Multi-drive Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Multi-drive Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Multi-drive Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Multi-drive Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Multi-drive Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Multi-drive Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Multi-drive Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Multi-drive Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Multi-drive Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Multi-drive Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Multi-drive Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Multi-drive Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Multi-drive Enable
    }

    /// MDDR Register bits
    namespace mddr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Multi-drive Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Multi-drive Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Multi-drive Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Multi-drive Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Multi-drive Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Multi-drive Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Multi-drive Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Multi-drive Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Multi-drive Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Multi-drive Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Multi-drive Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Multi-drive Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Multi-drive Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Multi-drive Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Multi-drive Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Multi-drive Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Multi-drive Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Multi-drive Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Multi-drive Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Multi-drive Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Multi-drive Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Multi-drive Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Multi-drive Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Multi-drive Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Multi-drive Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Multi-drive Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Multi-drive Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Multi-drive Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Multi-drive Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Multi-drive Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Multi-drive Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Multi-drive Disable
    }

    /// MDSR Register bits
    namespace mdsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Multi-drive Status
        constexpr uint32_t P1 = (1U << 1);  ///< Multi-drive Status
        constexpr uint32_t P2 = (1U << 2);  ///< Multi-drive Status
        constexpr uint32_t P3 = (1U << 3);  ///< Multi-drive Status
        constexpr uint32_t P4 = (1U << 4);  ///< Multi-drive Status
        constexpr uint32_t P5 = (1U << 5);  ///< Multi-drive Status
        constexpr uint32_t P6 = (1U << 6);  ///< Multi-drive Status
        constexpr uint32_t P7 = (1U << 7);  ///< Multi-drive Status
        constexpr uint32_t P8 = (1U << 8);  ///< Multi-drive Status
        constexpr uint32_t P9 = (1U << 9);  ///< Multi-drive Status
        constexpr uint32_t P10 = (1U << 10);  ///< Multi-drive Status
        constexpr uint32_t P11 = (1U << 11);  ///< Multi-drive Status
        constexpr uint32_t P12 = (1U << 12);  ///< Multi-drive Status
        constexpr uint32_t P13 = (1U << 13);  ///< Multi-drive Status
        constexpr uint32_t P14 = (1U << 14);  ///< Multi-drive Status
        constexpr uint32_t P15 = (1U << 15);  ///< Multi-drive Status
        constexpr uint32_t P16 = (1U << 16);  ///< Multi-drive Status
        constexpr uint32_t P17 = (1U << 17);  ///< Multi-drive Status
        constexpr uint32_t P18 = (1U << 18);  ///< Multi-drive Status
        constexpr uint32_t P19 = (1U << 19);  ///< Multi-drive Status
        constexpr uint32_t P20 = (1U << 20);  ///< Multi-drive Status
        constexpr uint32_t P21 = (1U << 21);  ///< Multi-drive Status
        constexpr uint32_t P22 = (1U << 22);  ///< Multi-drive Status
        constexpr uint32_t P23 = (1U << 23);  ///< Multi-drive Status
        constexpr uint32_t P24 = (1U << 24);  ///< Multi-drive Status
        constexpr uint32_t P25 = (1U << 25);  ///< Multi-drive Status
        constexpr uint32_t P26 = (1U << 26);  ///< Multi-drive Status
        constexpr uint32_t P27 = (1U << 27);  ///< Multi-drive Status
        constexpr uint32_t P28 = (1U << 28);  ///< Multi-drive Status
        constexpr uint32_t P29 = (1U << 29);  ///< Multi-drive Status
        constexpr uint32_t P30 = (1U << 30);  ///< Multi-drive Status
        constexpr uint32_t P31 = (1U << 31);  ///< Multi-drive Status
    }

    /// PUDR Register bits
    namespace pudr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Up Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Up Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Up Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Up Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Up Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Up Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Up Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Up Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Up Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Up Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Up Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Up Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Up Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Up Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Up Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Up Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Up Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Up Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Up Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Up Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Up Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Up Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Up Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Up Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Up Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Up Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Up Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Up Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Up Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Up Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Up Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Up Disable
    }

    /// PUER Register bits
    namespace puer_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Up Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Up Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Up Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Up Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Up Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Up Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Up Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Up Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Up Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Up Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Up Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Up Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Up Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Up Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Up Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Up Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Up Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Up Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Up Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Up Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Up Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Up Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Up Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Up Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Up Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Up Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Up Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Up Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Up Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Up Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Up Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Up Enable
    }

    /// PUSR Register bits
    namespace pusr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Up Status
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Up Status
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Up Status
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Up Status
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Up Status
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Up Status
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Up Status
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Up Status
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Up Status
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Up Status
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Up Status
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Up Status
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Up Status
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Up Status
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Up Status
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Up Status
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Up Status
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Up Status
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Up Status
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Up Status
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Up Status
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Up Status
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Up Status
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Up Status
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Up Status
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Up Status
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Up Status
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Up Status
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Up Status
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Up Status
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Up Status
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Up Status
    }

    /// ABCDSR__ Register bits
    namespace abcdsr___bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Peripheral Select
        constexpr uint32_t P1 = (1U << 1);  ///< Peripheral Select
        constexpr uint32_t P2 = (1U << 2);  ///< Peripheral Select
        constexpr uint32_t P3 = (1U << 3);  ///< Peripheral Select
        constexpr uint32_t P4 = (1U << 4);  ///< Peripheral Select
        constexpr uint32_t P5 = (1U << 5);  ///< Peripheral Select
        constexpr uint32_t P6 = (1U << 6);  ///< Peripheral Select
        constexpr uint32_t P7 = (1U << 7);  ///< Peripheral Select
        constexpr uint32_t P8 = (1U << 8);  ///< Peripheral Select
        constexpr uint32_t P9 = (1U << 9);  ///< Peripheral Select
        constexpr uint32_t P10 = (1U << 10);  ///< Peripheral Select
        constexpr uint32_t P11 = (1U << 11);  ///< Peripheral Select
        constexpr uint32_t P12 = (1U << 12);  ///< Peripheral Select
        constexpr uint32_t P13 = (1U << 13);  ///< Peripheral Select
        constexpr uint32_t P14 = (1U << 14);  ///< Peripheral Select
        constexpr uint32_t P15 = (1U << 15);  ///< Peripheral Select
        constexpr uint32_t P16 = (1U << 16);  ///< Peripheral Select
        constexpr uint32_t P17 = (1U << 17);  ///< Peripheral Select
        constexpr uint32_t P18 = (1U << 18);  ///< Peripheral Select
        constexpr uint32_t P19 = (1U << 19);  ///< Peripheral Select
        constexpr uint32_t P20 = (1U << 20);  ///< Peripheral Select
        constexpr uint32_t P21 = (1U << 21);  ///< Peripheral Select
        constexpr uint32_t P22 = (1U << 22);  ///< Peripheral Select
        constexpr uint32_t P23 = (1U << 23);  ///< Peripheral Select
        constexpr uint32_t P24 = (1U << 24);  ///< Peripheral Select
        constexpr uint32_t P25 = (1U << 25);  ///< Peripheral Select
        constexpr uint32_t P26 = (1U << 26);  ///< Peripheral Select
        constexpr uint32_t P27 = (1U << 27);  ///< Peripheral Select
        constexpr uint32_t P28 = (1U << 28);  ///< Peripheral Select
        constexpr uint32_t P29 = (1U << 29);  ///< Peripheral Select
        constexpr uint32_t P30 = (1U << 30);  ///< Peripheral Select
        constexpr uint32_t P31 = (1U << 31);  ///< Peripheral Select
    }

    /// IFSCDR Register bits
    namespace ifscdr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P1 = (1U << 1);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P2 = (1U << 2);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P3 = (1U << 3);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P4 = (1U << 4);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P5 = (1U << 5);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P6 = (1U << 6);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P7 = (1U << 7);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P8 = (1U << 8);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P9 = (1U << 9);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P10 = (1U << 10);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P11 = (1U << 11);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P12 = (1U << 12);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P13 = (1U << 13);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P14 = (1U << 14);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P15 = (1U << 15);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P16 = (1U << 16);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P17 = (1U << 17);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P18 = (1U << 18);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P19 = (1U << 19);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P20 = (1U << 20);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P21 = (1U << 21);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P22 = (1U << 22);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P23 = (1U << 23);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P24 = (1U << 24);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P25 = (1U << 25);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P26 = (1U << 26);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P27 = (1U << 27);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P28 = (1U << 28);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P29 = (1U << 29);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P30 = (1U << 30);  ///< Peripheral Clock Glitch Filtering Select
        constexpr uint32_t P31 = (1U << 31);  ///< Peripheral Clock Glitch Filtering Select
    }

    /// IFSCER Register bits
    namespace ifscer_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P1 = (1U << 1);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P2 = (1U << 2);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P3 = (1U << 3);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P4 = (1U << 4);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P5 = (1U << 5);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P6 = (1U << 6);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P7 = (1U << 7);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P8 = (1U << 8);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P9 = (1U << 9);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P10 = (1U << 10);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P11 = (1U << 11);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P12 = (1U << 12);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P13 = (1U << 13);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P14 = (1U << 14);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P15 = (1U << 15);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P16 = (1U << 16);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P17 = (1U << 17);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P18 = (1U << 18);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P19 = (1U << 19);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P20 = (1U << 20);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P21 = (1U << 21);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P22 = (1U << 22);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P23 = (1U << 23);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P24 = (1U << 24);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P25 = (1U << 25);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P26 = (1U << 26);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P27 = (1U << 27);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P28 = (1U << 28);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P29 = (1U << 29);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P30 = (1U << 30);  ///< Slow Clock Debouncing Filtering Select
        constexpr uint32_t P31 = (1U << 31);  ///< Slow Clock Debouncing Filtering Select
    }

    /// IFSCSR Register bits
    namespace ifscsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P1 = (1U << 1);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P2 = (1U << 2);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P3 = (1U << 3);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P4 = (1U << 4);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P5 = (1U << 5);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P6 = (1U << 6);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P7 = (1U << 7);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P8 = (1U << 8);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P9 = (1U << 9);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P10 = (1U << 10);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P11 = (1U << 11);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P12 = (1U << 12);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P13 = (1U << 13);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P14 = (1U << 14);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P15 = (1U << 15);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P16 = (1U << 16);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P17 = (1U << 17);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P18 = (1U << 18);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P19 = (1U << 19);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P20 = (1U << 20);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P21 = (1U << 21);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P22 = (1U << 22);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P23 = (1U << 23);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P24 = (1U << 24);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P25 = (1U << 25);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P26 = (1U << 26);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P27 = (1U << 27);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P28 = (1U << 28);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P29 = (1U << 29);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P30 = (1U << 30);  ///< Glitch or Debouncing Filter Selection Status
        constexpr uint32_t P31 = (1U << 31);  ///< Glitch or Debouncing Filter Selection Status
    }

    /// SCDR Register bits
    namespace scdr_bits {
        constexpr uint32_t DIV = (14 << 0);  ///< Slow Clock Divider Selection for Debouncing
    }

    /// PPDDR Register bits
    namespace ppddr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Down Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Down Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Down Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Down Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Down Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Down Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Down Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Down Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Down Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Down Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Down Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Down Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Down Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Down Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Down Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Down Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Down Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Down Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Down Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Down Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Down Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Down Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Down Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Down Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Down Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Down Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Down Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Down Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Down Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Down Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Down Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Down Disable
    }

    /// PPDER Register bits
    namespace ppder_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Down Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Down Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Down Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Down Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Down Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Down Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Down Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Down Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Down Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Down Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Down Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Down Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Down Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Down Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Down Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Down Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Down Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Down Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Down Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Down Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Down Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Down Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Down Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Down Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Down Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Down Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Down Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Down Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Down Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Down Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Down Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Down Enable
    }

    /// PPDSR Register bits
    namespace ppdsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Pull-Down Status
        constexpr uint32_t P1 = (1U << 1);  ///< Pull-Down Status
        constexpr uint32_t P2 = (1U << 2);  ///< Pull-Down Status
        constexpr uint32_t P3 = (1U << 3);  ///< Pull-Down Status
        constexpr uint32_t P4 = (1U << 4);  ///< Pull-Down Status
        constexpr uint32_t P5 = (1U << 5);  ///< Pull-Down Status
        constexpr uint32_t P6 = (1U << 6);  ///< Pull-Down Status
        constexpr uint32_t P7 = (1U << 7);  ///< Pull-Down Status
        constexpr uint32_t P8 = (1U << 8);  ///< Pull-Down Status
        constexpr uint32_t P9 = (1U << 9);  ///< Pull-Down Status
        constexpr uint32_t P10 = (1U << 10);  ///< Pull-Down Status
        constexpr uint32_t P11 = (1U << 11);  ///< Pull-Down Status
        constexpr uint32_t P12 = (1U << 12);  ///< Pull-Down Status
        constexpr uint32_t P13 = (1U << 13);  ///< Pull-Down Status
        constexpr uint32_t P14 = (1U << 14);  ///< Pull-Down Status
        constexpr uint32_t P15 = (1U << 15);  ///< Pull-Down Status
        constexpr uint32_t P16 = (1U << 16);  ///< Pull-Down Status
        constexpr uint32_t P17 = (1U << 17);  ///< Pull-Down Status
        constexpr uint32_t P18 = (1U << 18);  ///< Pull-Down Status
        constexpr uint32_t P19 = (1U << 19);  ///< Pull-Down Status
        constexpr uint32_t P20 = (1U << 20);  ///< Pull-Down Status
        constexpr uint32_t P21 = (1U << 21);  ///< Pull-Down Status
        constexpr uint32_t P22 = (1U << 22);  ///< Pull-Down Status
        constexpr uint32_t P23 = (1U << 23);  ///< Pull-Down Status
        constexpr uint32_t P24 = (1U << 24);  ///< Pull-Down Status
        constexpr uint32_t P25 = (1U << 25);  ///< Pull-Down Status
        constexpr uint32_t P26 = (1U << 26);  ///< Pull-Down Status
        constexpr uint32_t P27 = (1U << 27);  ///< Pull-Down Status
        constexpr uint32_t P28 = (1U << 28);  ///< Pull-Down Status
        constexpr uint32_t P29 = (1U << 29);  ///< Pull-Down Status
        constexpr uint32_t P30 = (1U << 30);  ///< Pull-Down Status
        constexpr uint32_t P31 = (1U << 31);  ///< Pull-Down Status
    }

    /// OWER Register bits
    namespace ower_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Write Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Output Write Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Output Write Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Output Write Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Output Write Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Output Write Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Output Write Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Output Write Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Output Write Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Output Write Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Output Write Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Output Write Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Output Write Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Output Write Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Output Write Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Output Write Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Output Write Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Output Write Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Output Write Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Output Write Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Output Write Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Output Write Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Output Write Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Output Write Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Output Write Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Output Write Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Output Write Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Output Write Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Output Write Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Output Write Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Output Write Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Output Write Enable
    }

    /// OWDR Register bits
    namespace owdr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Write Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Output Write Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Output Write Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Output Write Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Output Write Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Output Write Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Output Write Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Output Write Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Output Write Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Output Write Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Output Write Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Output Write Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Output Write Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Output Write Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Output Write Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Output Write Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Output Write Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Output Write Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Output Write Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Output Write Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Output Write Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Output Write Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Output Write Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Output Write Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Output Write Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Output Write Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Output Write Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Output Write Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Output Write Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Output Write Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Output Write Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Output Write Disable
    }

    /// OWSR Register bits
    namespace owsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Output Write Status
        constexpr uint32_t P1 = (1U << 1);  ///< Output Write Status
        constexpr uint32_t P2 = (1U << 2);  ///< Output Write Status
        constexpr uint32_t P3 = (1U << 3);  ///< Output Write Status
        constexpr uint32_t P4 = (1U << 4);  ///< Output Write Status
        constexpr uint32_t P5 = (1U << 5);  ///< Output Write Status
        constexpr uint32_t P6 = (1U << 6);  ///< Output Write Status
        constexpr uint32_t P7 = (1U << 7);  ///< Output Write Status
        constexpr uint32_t P8 = (1U << 8);  ///< Output Write Status
        constexpr uint32_t P9 = (1U << 9);  ///< Output Write Status
        constexpr uint32_t P10 = (1U << 10);  ///< Output Write Status
        constexpr uint32_t P11 = (1U << 11);  ///< Output Write Status
        constexpr uint32_t P12 = (1U << 12);  ///< Output Write Status
        constexpr uint32_t P13 = (1U << 13);  ///< Output Write Status
        constexpr uint32_t P14 = (1U << 14);  ///< Output Write Status
        constexpr uint32_t P15 = (1U << 15);  ///< Output Write Status
        constexpr uint32_t P16 = (1U << 16);  ///< Output Write Status
        constexpr uint32_t P17 = (1U << 17);  ///< Output Write Status
        constexpr uint32_t P18 = (1U << 18);  ///< Output Write Status
        constexpr uint32_t P19 = (1U << 19);  ///< Output Write Status
        constexpr uint32_t P20 = (1U << 20);  ///< Output Write Status
        constexpr uint32_t P21 = (1U << 21);  ///< Output Write Status
        constexpr uint32_t P22 = (1U << 22);  ///< Output Write Status
        constexpr uint32_t P23 = (1U << 23);  ///< Output Write Status
        constexpr uint32_t P24 = (1U << 24);  ///< Output Write Status
        constexpr uint32_t P25 = (1U << 25);  ///< Output Write Status
        constexpr uint32_t P26 = (1U << 26);  ///< Output Write Status
        constexpr uint32_t P27 = (1U << 27);  ///< Output Write Status
        constexpr uint32_t P28 = (1U << 28);  ///< Output Write Status
        constexpr uint32_t P29 = (1U << 29);  ///< Output Write Status
        constexpr uint32_t P30 = (1U << 30);  ///< Output Write Status
        constexpr uint32_t P31 = (1U << 31);  ///< Output Write Status
    }

    /// AIMER Register bits
    namespace aimer_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P1 = (1U << 1);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P2 = (1U << 2);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P3 = (1U << 3);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P4 = (1U << 4);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P5 = (1U << 5);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P6 = (1U << 6);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P7 = (1U << 7);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P8 = (1U << 8);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P9 = (1U << 9);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P10 = (1U << 10);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P11 = (1U << 11);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P12 = (1U << 12);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P13 = (1U << 13);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P14 = (1U << 14);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P15 = (1U << 15);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P16 = (1U << 16);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P17 = (1U << 17);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P18 = (1U << 18);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P19 = (1U << 19);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P20 = (1U << 20);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P21 = (1U << 21);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P22 = (1U << 22);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P23 = (1U << 23);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P24 = (1U << 24);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P25 = (1U << 25);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P26 = (1U << 26);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P27 = (1U << 27);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P28 = (1U << 28);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P29 = (1U << 29);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P30 = (1U << 30);  ///< Additional Interrupt Modes Enable
        constexpr uint32_t P31 = (1U << 31);  ///< Additional Interrupt Modes Enable
    }

    /// AIMDR Register bits
    namespace aimdr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P1 = (1U << 1);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P2 = (1U << 2);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P3 = (1U << 3);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P4 = (1U << 4);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P5 = (1U << 5);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P6 = (1U << 6);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P7 = (1U << 7);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P8 = (1U << 8);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P9 = (1U << 9);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P10 = (1U << 10);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P11 = (1U << 11);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P12 = (1U << 12);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P13 = (1U << 13);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P14 = (1U << 14);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P15 = (1U << 15);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P16 = (1U << 16);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P17 = (1U << 17);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P18 = (1U << 18);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P19 = (1U << 19);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P20 = (1U << 20);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P21 = (1U << 21);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P22 = (1U << 22);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P23 = (1U << 23);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P24 = (1U << 24);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P25 = (1U << 25);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P26 = (1U << 26);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P27 = (1U << 27);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P28 = (1U << 28);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P29 = (1U << 29);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P30 = (1U << 30);  ///< Additional Interrupt Modes Disable
        constexpr uint32_t P31 = (1U << 31);  ///< Additional Interrupt Modes Disable
    }

    /// AIMMR Register bits
    namespace aimmr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< IO Line Index
        constexpr uint32_t P1 = (1U << 1);  ///< IO Line Index
        constexpr uint32_t P2 = (1U << 2);  ///< IO Line Index
        constexpr uint32_t P3 = (1U << 3);  ///< IO Line Index
        constexpr uint32_t P4 = (1U << 4);  ///< IO Line Index
        constexpr uint32_t P5 = (1U << 5);  ///< IO Line Index
        constexpr uint32_t P6 = (1U << 6);  ///< IO Line Index
        constexpr uint32_t P7 = (1U << 7);  ///< IO Line Index
        constexpr uint32_t P8 = (1U << 8);  ///< IO Line Index
        constexpr uint32_t P9 = (1U << 9);  ///< IO Line Index
        constexpr uint32_t P10 = (1U << 10);  ///< IO Line Index
        constexpr uint32_t P11 = (1U << 11);  ///< IO Line Index
        constexpr uint32_t P12 = (1U << 12);  ///< IO Line Index
        constexpr uint32_t P13 = (1U << 13);  ///< IO Line Index
        constexpr uint32_t P14 = (1U << 14);  ///< IO Line Index
        constexpr uint32_t P15 = (1U << 15);  ///< IO Line Index
        constexpr uint32_t P16 = (1U << 16);  ///< IO Line Index
        constexpr uint32_t P17 = (1U << 17);  ///< IO Line Index
        constexpr uint32_t P18 = (1U << 18);  ///< IO Line Index
        constexpr uint32_t P19 = (1U << 19);  ///< IO Line Index
        constexpr uint32_t P20 = (1U << 20);  ///< IO Line Index
        constexpr uint32_t P21 = (1U << 21);  ///< IO Line Index
        constexpr uint32_t P22 = (1U << 22);  ///< IO Line Index
        constexpr uint32_t P23 = (1U << 23);  ///< IO Line Index
        constexpr uint32_t P24 = (1U << 24);  ///< IO Line Index
        constexpr uint32_t P25 = (1U << 25);  ///< IO Line Index
        constexpr uint32_t P26 = (1U << 26);  ///< IO Line Index
        constexpr uint32_t P27 = (1U << 27);  ///< IO Line Index
        constexpr uint32_t P28 = (1U << 28);  ///< IO Line Index
        constexpr uint32_t P29 = (1U << 29);  ///< IO Line Index
        constexpr uint32_t P30 = (1U << 30);  ///< IO Line Index
        constexpr uint32_t P31 = (1U << 31);  ///< IO Line Index
    }

    /// ESR Register bits
    namespace esr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Edge Interrupt Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Edge Interrupt Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Edge Interrupt Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Edge Interrupt Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Edge Interrupt Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Edge Interrupt Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Edge Interrupt Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Edge Interrupt Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Edge Interrupt Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Edge Interrupt Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Edge Interrupt Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Edge Interrupt Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Edge Interrupt Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Edge Interrupt Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Edge Interrupt Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Edge Interrupt Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Edge Interrupt Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Edge Interrupt Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Edge Interrupt Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Edge Interrupt Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Edge Interrupt Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Edge Interrupt Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Edge Interrupt Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Edge Interrupt Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Edge Interrupt Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Edge Interrupt Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Edge Interrupt Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Edge Interrupt Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Edge Interrupt Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Edge Interrupt Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Edge Interrupt Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Edge Interrupt Selection
    }

    /// LSR Register bits
    namespace lsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Level Interrupt Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Level Interrupt Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Level Interrupt Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Level Interrupt Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Level Interrupt Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Level Interrupt Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Level Interrupt Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Level Interrupt Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Level Interrupt Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Level Interrupt Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Level Interrupt Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Level Interrupt Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Level Interrupt Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Level Interrupt Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Level Interrupt Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Level Interrupt Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Level Interrupt Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Level Interrupt Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Level Interrupt Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Level Interrupt Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Level Interrupt Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Level Interrupt Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Level Interrupt Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Level Interrupt Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Level Interrupt Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Level Interrupt Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Level Interrupt Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Level Interrupt Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Level Interrupt Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Level Interrupt Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Level Interrupt Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Level Interrupt Selection
    }

    /// ELSR Register bits
    namespace elsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Edge/Level Interrupt Source Selection
    }

    /// FELLSR Register bits
    namespace fellsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Falling Edge/Low-Level Interrupt Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Falling Edge/Low-Level Interrupt Selection
    }

    /// REHLSR Register bits
    namespace rehlsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Rising Edge/High-Level Interrupt Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Rising Edge/High-Level Interrupt Selection
    }

    /// FRLHSR Register bits
    namespace frlhsr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P1 = (1U << 1);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P2 = (1U << 2);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P3 = (1U << 3);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P4 = (1U << 4);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P5 = (1U << 5);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P6 = (1U << 6);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P7 = (1U << 7);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P8 = (1U << 8);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P9 = (1U << 9);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P10 = (1U << 10);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P11 = (1U << 11);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P12 = (1U << 12);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P13 = (1U << 13);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P14 = (1U << 14);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P15 = (1U << 15);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P16 = (1U << 16);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P17 = (1U << 17);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P18 = (1U << 18);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P19 = (1U << 19);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P20 = (1U << 20);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P21 = (1U << 21);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P22 = (1U << 22);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P23 = (1U << 23);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P24 = (1U << 24);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P25 = (1U << 25);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P26 = (1U << 26);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P27 = (1U << 27);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P28 = (1U << 28);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P29 = (1U << 29);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P30 = (1U << 30);  ///< Edge/Level Interrupt Source Selection
        constexpr uint32_t P31 = (1U << 31);  ///< Edge/Level Interrupt Source Selection
    }

    /// LOCKSR Register bits
    namespace locksr_bits {
        constexpr uint32_t P0 = (1U << 0);  ///< Lock Status
        constexpr uint32_t P1 = (1U << 1);  ///< Lock Status
        constexpr uint32_t P2 = (1U << 2);  ///< Lock Status
        constexpr uint32_t P3 = (1U << 3);  ///< Lock Status
        constexpr uint32_t P4 = (1U << 4);  ///< Lock Status
        constexpr uint32_t P5 = (1U << 5);  ///< Lock Status
        constexpr uint32_t P6 = (1U << 6);  ///< Lock Status
        constexpr uint32_t P7 = (1U << 7);  ///< Lock Status
        constexpr uint32_t P8 = (1U << 8);  ///< Lock Status
        constexpr uint32_t P9 = (1U << 9);  ///< Lock Status
        constexpr uint32_t P10 = (1U << 10);  ///< Lock Status
        constexpr uint32_t P11 = (1U << 11);  ///< Lock Status
        constexpr uint32_t P12 = (1U << 12);  ///< Lock Status
        constexpr uint32_t P13 = (1U << 13);  ///< Lock Status
        constexpr uint32_t P14 = (1U << 14);  ///< Lock Status
        constexpr uint32_t P15 = (1U << 15);  ///< Lock Status
        constexpr uint32_t P16 = (1U << 16);  ///< Lock Status
        constexpr uint32_t P17 = (1U << 17);  ///< Lock Status
        constexpr uint32_t P18 = (1U << 18);  ///< Lock Status
        constexpr uint32_t P19 = (1U << 19);  ///< Lock Status
        constexpr uint32_t P20 = (1U << 20);  ///< Lock Status
        constexpr uint32_t P21 = (1U << 21);  ///< Lock Status
        constexpr uint32_t P22 = (1U << 22);  ///< Lock Status
        constexpr uint32_t P23 = (1U << 23);  ///< Lock Status
        constexpr uint32_t P24 = (1U << 24);  ///< Lock Status
        constexpr uint32_t P25 = (1U << 25);  ///< Lock Status
        constexpr uint32_t P26 = (1U << 26);  ///< Lock Status
        constexpr uint32_t P27 = (1U << 27);  ///< Lock Status
        constexpr uint32_t P28 = (1U << 28);  ///< Lock Status
        constexpr uint32_t P29 = (1U << 29);  ///< Lock Status
        constexpr uint32_t P30 = (1U << 30);  ///< Lock Status
        constexpr uint32_t P31 = (1U << 31);  ///< Lock Status
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

    /// SCHMITT Register bits
    namespace schmitt_bits {
        constexpr uint32_t SCHMITT0 = (1U << 0);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT1 = (1U << 1);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT2 = (1U << 2);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT3 = (1U << 3);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT4 = (1U << 4);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT5 = (1U << 5);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT6 = (1U << 6);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT7 = (1U << 7);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT8 = (1U << 8);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT9 = (1U << 9);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT10 = (1U << 10);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT11 = (1U << 11);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT12 = (1U << 12);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT13 = (1U << 13);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT14 = (1U << 14);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT15 = (1U << 15);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT16 = (1U << 16);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT17 = (1U << 17);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT18 = (1U << 18);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT19 = (1U << 19);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT20 = (1U << 20);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT21 = (1U << 21);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT22 = (1U << 22);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT23 = (1U << 23);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT24 = (1U << 24);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT25 = (1U << 25);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT26 = (1U << 26);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT27 = (1U << 27);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT28 = (1U << 28);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT29 = (1U << 29);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT30 = (1U << 30);  ///< Schmitt Trigger Control
        constexpr uint32_t SCHMITT31 = (1U << 31);  ///< Schmitt Trigger Control
    }

    /// DRIVER Register bits
    namespace driver_bits {
        constexpr uint32_t LINE0 = (1U << 0);  ///< Drive of PIO Line 0
        constexpr uint32_t LINE1 = (1U << 1);  ///< Drive of PIO Line 1
        constexpr uint32_t LINE2 = (1U << 2);  ///< Drive of PIO Line 2
        constexpr uint32_t LINE3 = (1U << 3);  ///< Drive of PIO Line 3
        constexpr uint32_t LINE4 = (1U << 4);  ///< Drive of PIO Line 4
        constexpr uint32_t LINE5 = (1U << 5);  ///< Drive of PIO Line 5
        constexpr uint32_t LINE6 = (1U << 6);  ///< Drive of PIO Line 6
        constexpr uint32_t LINE7 = (1U << 7);  ///< Drive of PIO Line 7
        constexpr uint32_t LINE8 = (1U << 8);  ///< Drive of PIO Line 8
        constexpr uint32_t LINE9 = (1U << 9);  ///< Drive of PIO Line 9
        constexpr uint32_t LINE10 = (1U << 10);  ///< Drive of PIO Line 10
        constexpr uint32_t LINE11 = (1U << 11);  ///< Drive of PIO Line 11
        constexpr uint32_t LINE12 = (1U << 12);  ///< Drive of PIO Line 12
        constexpr uint32_t LINE13 = (1U << 13);  ///< Drive of PIO Line 13
        constexpr uint32_t LINE14 = (1U << 14);  ///< Drive of PIO Line 14
        constexpr uint32_t LINE15 = (1U << 15);  ///< Drive of PIO Line 15
        constexpr uint32_t LINE16 = (1U << 16);  ///< Drive of PIO Line 16
        constexpr uint32_t LINE17 = (1U << 17);  ///< Drive of PIO Line 17
        constexpr uint32_t LINE18 = (1U << 18);  ///< Drive of PIO Line 18
        constexpr uint32_t LINE19 = (1U << 19);  ///< Drive of PIO Line 19
        constexpr uint32_t LINE20 = (1U << 20);  ///< Drive of PIO Line 20
        constexpr uint32_t LINE21 = (1U << 21);  ///< Drive of PIO Line 21
        constexpr uint32_t LINE22 = (1U << 22);  ///< Drive of PIO Line 22
        constexpr uint32_t LINE23 = (1U << 23);  ///< Drive of PIO Line 23
        constexpr uint32_t LINE24 = (1U << 24);  ///< Drive of PIO Line 24
        constexpr uint32_t LINE25 = (1U << 25);  ///< Drive of PIO Line 25
        constexpr uint32_t LINE26 = (1U << 26);  ///< Drive of PIO Line 26
        constexpr uint32_t LINE27 = (1U << 27);  ///< Drive of PIO Line 27
        constexpr uint32_t LINE28 = (1U << 28);  ///< Drive of PIO Line 28
        constexpr uint32_t LINE29 = (1U << 29);  ///< Drive of PIO Line 29
        constexpr uint32_t LINE30 = (1U << 30);  ///< Drive of PIO Line 30
        constexpr uint32_t LINE31 = (1U << 31);  ///< Drive of PIO Line 31
    }

    /// PCMR Register bits
    namespace pcmr_bits {
        constexpr uint32_t PCEN = (1U << 0);  ///< Parallel Capture Mode Enable
        constexpr uint32_t DSIZE = (2 << 4);  ///< Parallel Capture Mode Data Size
        constexpr uint32_t ALWYS = (1U << 9);  ///< Parallel Capture Mode Always Sampling
        constexpr uint32_t HALFS = (1U << 10);  ///< Parallel Capture Mode Half Sampling
        constexpr uint32_t FRSTS = (1U << 11);  ///< Parallel Capture Mode First Sample
    }

    /// PCIER Register bits
    namespace pcier_bits {
        constexpr uint32_t DRDY = (1U << 0);  ///< Parallel Capture Mode Data Ready Interrupt Enable
        constexpr uint32_t OVRE = (1U << 1);  ///< Parallel Capture Mode Overrun Error Interrupt Enable
        constexpr uint32_t ENDRX = (1U << 2);  ///< End of Reception Transfer Interrupt Enable
        constexpr uint32_t RXBUFF = (1U << 3);  ///< Reception Buffer Full Interrupt Enable
    }

    /// PCIDR Register bits
    namespace pcidr_bits {
        constexpr uint32_t DRDY = (1U << 0);  ///< Parallel Capture Mode Data Ready Interrupt Disable
        constexpr uint32_t OVRE = (1U << 1);  ///< Parallel Capture Mode Overrun Error Interrupt Disable
        constexpr uint32_t ENDRX = (1U << 2);  ///< End of Reception Transfer Interrupt Disable
        constexpr uint32_t RXBUFF = (1U << 3);  ///< Reception Buffer Full Interrupt Disable
    }

    /// PCIMR Register bits
    namespace pcimr_bits {
        constexpr uint32_t DRDY = (1U << 0);  ///< Parallel Capture Mode Data Ready Interrupt Mask
        constexpr uint32_t OVRE = (1U << 1);  ///< Parallel Capture Mode Overrun Error Interrupt Mask
        constexpr uint32_t ENDRX = (1U << 2);  ///< End of Reception Transfer Interrupt Mask
        constexpr uint32_t RXBUFF = (1U << 3);  ///< Reception Buffer Full Interrupt Mask
    }

    /// PCISR Register bits
    namespace pcisr_bits {
        constexpr uint32_t DRDY = (1U << 0);  ///< Parallel Capture Mode Data Ready
        constexpr uint32_t OVRE = (1U << 1);  ///< Parallel Capture Mode Overrun Error
    }

    /// PCRHR Register bits
    namespace pcrhr_bits {
        constexpr uint32_t RDATA = (32 << 0);  ///< Parallel Capture Mode Reception Data
    }

}

// ============================================================================
// PIOB Peripheral
// ============================================================================

namespace piob {
    /// Base addresses
    constexpr uint32_t PIOB_BASE = 0x400E1000;

    /// PIOB Register structure
    struct Registers {
    };

    /// Peripheral instances
    inline Registers* PIOB = reinterpret_cast<Registers*>(PIOB_BASE);

}

// ============================================================================
// PIOC Peripheral
// ============================================================================

namespace pioc {
    /// Base addresses
    constexpr uint32_t PIOC_BASE = 0x400E1200;

    /// PIOC Register structure
    struct Registers {
    };

    /// Peripheral instances
    inline Registers* PIOC = reinterpret_cast<Registers*>(PIOC_BASE);

}

// ============================================================================
// PIOD Peripheral
// ============================================================================

namespace piod {
    /// Base addresses
    constexpr uint32_t PIOD_BASE = 0x400E1400;

    /// PIOD Register structure
    struct Registers {
    };

    /// Peripheral instances
    inline Registers* PIOD = reinterpret_cast<Registers*>(PIOD_BASE);

}

// ============================================================================
// PIOE Peripheral
// ============================================================================

namespace pioe {
    /// Base addresses
    constexpr uint32_t PIOE_BASE = 0x400E1600;

    /// PIOE Register structure
    struct Registers {
    };

    /// Peripheral instances
    inline Registers* PIOE = reinterpret_cast<Registers*>(PIOE_BASE);

}

// ============================================================================
// PMC Peripheral
// ============================================================================

namespace pmc {
    /// Base addresses
    constexpr uint32_t PMC_BASE = 0x400E0600;

    /// PMC Register structure
    struct Registers {
        volatile uint32_t SCER;  ///< Offset: 0x00 - System Clock Enable Register
        volatile uint32_t SCDR;  ///< Offset: 0x04 - System Clock Disable Register
        volatile uint32_t SCSR;  ///< Offset: 0x08 - System Clock Status Register
        volatile uint32_t PCER0;  ///< Offset: 0x10 - Peripheral Clock Enable Register 0
        volatile uint32_t PCDR0;  ///< Offset: 0x14 - Peripheral Clock Disable Register 0
        volatile uint32_t PCSR0;  ///< Offset: 0x18 - Peripheral Clock Status Register 0
        volatile uint32_t CKGR_UCKR;  ///< Offset: 0x1C - UTMI Clock Register
        volatile uint32_t CKGR_MOR;  ///< Offset: 0x20 - Main Oscillator Register
        volatile uint32_t CKGR_MCFR;  ///< Offset: 0x24 - Main Clock Frequency Register
        volatile uint32_t CKGR_PLLAR;  ///< Offset: 0x28 - PLLA Register
        volatile uint32_t MCKR;  ///< Offset: 0x30 - Master Clock Register
        volatile uint32_t USB;  ///< Offset: 0x38 - USB Clock Register
        volatile uint32_t PCK__;  ///< Offset: 0x40 - Programmable Clock Register (renamed from PCK__)
        volatile uint32_t IER;  ///< Offset: 0x60 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x64 - Interrupt Disable Register
        volatile uint32_t SR;  ///< Offset: 0x68 - Status Register
        volatile uint32_t IMR;  ///< Offset: 0x6C - Interrupt Mask Register
        volatile uint32_t FSMR;  ///< Offset: 0x70 - Fast Startup Mode Register
        volatile uint32_t FSPR;  ///< Offset: 0x74 - Fast Startup Polarity Register
        volatile uint32_t FOCR;  ///< Offset: 0x78 - Fault Output Clear Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
        volatile uint32_t PCER1;  ///< Offset: 0x100 - Peripheral Clock Enable Register 1
        volatile uint32_t PCDR1;  ///< Offset: 0x104 - Peripheral Clock Disable Register 1
        volatile uint32_t PCSR1;  ///< Offset: 0x108 - Peripheral Clock Status Register 1
        volatile uint32_t PCR;  ///< Offset: 0x10C - Peripheral Control Register
        volatile uint32_t OCR;  ///< Offset: 0x110 - Oscillator Calibration Register
        volatile uint32_t SLPWK_ER0;  ///< Offset: 0x114 - SleepWalking Enable Register 0
        volatile uint32_t SLPWK_DR0;  ///< Offset: 0x118 - SleepWalking Disable Register 0
        volatile uint32_t SLPWK_SR0;  ///< Offset: 0x11C - SleepWalking Status Register 0
        volatile uint32_t SLPWK_ASR0;  ///< Offset: 0x120 - SleepWalking Activity Status Register 0
        volatile uint32_t PMMR;  ///< Offset: 0x130 - PLL Maximum Multiplier Value Register
        volatile uint32_t SLPWK_ER1;  ///< Offset: 0x134 - SleepWalking Enable Register 1
        volatile uint32_t SLPWK_DR1;  ///< Offset: 0x138 - SleepWalking Disable Register 1
        volatile uint32_t SLPWK_SR1;  ///< Offset: 0x13C - SleepWalking Status Register 1
        volatile uint32_t SLPWK_ASR1;  ///< Offset: 0x140 - SleepWalking Activity Status Register 1
        volatile uint32_t SLPWK_AIPR;  ///< Offset: 0x144 - SleepWalking Activity In Progress Register
    };

    /// Peripheral instances
    inline Registers* PMC = reinterpret_cast<Registers*>(PMC_BASE);

    // Bit definitions
    /// SCER Register bits
    namespace scer_bits {
        constexpr uint32_t USBCLK = (1U << 5);  ///< Enable USB FS Clock
        constexpr uint32_t PCK0 = (1U << 8);  ///< Programmable Clock 0 Output Enable
        constexpr uint32_t PCK1 = (1U << 9);  ///< Programmable Clock 1 Output Enable
        constexpr uint32_t PCK2 = (1U << 10);  ///< Programmable Clock 2 Output Enable
        constexpr uint32_t PCK3 = (1U << 11);  ///< Programmable Clock 3 Output Enable
        constexpr uint32_t PCK4 = (1U << 12);  ///< Programmable Clock 4 Output Enable
        constexpr uint32_t PCK5 = (1U << 13);  ///< Programmable Clock 5 Output Enable
        constexpr uint32_t PCK6 = (1U << 14);  ///< Programmable Clock 6 Output Enable
    }

    /// SCDR Register bits
    namespace scdr_bits {
        constexpr uint32_t USBCLK = (1U << 5);  ///< Disable USB FS Clock
        constexpr uint32_t PCK0 = (1U << 8);  ///< Programmable Clock 0 Output Disable
        constexpr uint32_t PCK1 = (1U << 9);  ///< Programmable Clock 1 Output Disable
        constexpr uint32_t PCK2 = (1U << 10);  ///< Programmable Clock 2 Output Disable
        constexpr uint32_t PCK3 = (1U << 11);  ///< Programmable Clock 3 Output Disable
        constexpr uint32_t PCK4 = (1U << 12);  ///< Programmable Clock 4 Output Disable
        constexpr uint32_t PCK5 = (1U << 13);  ///< Programmable Clock 5 Output Disable
        constexpr uint32_t PCK6 = (1U << 14);  ///< Programmable Clock 6 Output Disable
    }

    /// SCSR Register bits
    namespace scsr_bits {
        constexpr uint32_t HCLKS = (1U << 0);  ///< HCLK Status
        constexpr uint32_t USBCLK = (1U << 5);  ///< USB FS Clock Status
        constexpr uint32_t PCK0 = (1U << 8);  ///< Programmable Clock 0 Output Status
        constexpr uint32_t PCK1 = (1U << 9);  ///< Programmable Clock 1 Output Status
        constexpr uint32_t PCK2 = (1U << 10);  ///< Programmable Clock 2 Output Status
        constexpr uint32_t PCK3 = (1U << 11);  ///< Programmable Clock 3 Output Status
        constexpr uint32_t PCK4 = (1U << 12);  ///< Programmable Clock 4 Output Status
        constexpr uint32_t PCK5 = (1U << 13);  ///< Programmable Clock 5 Output Status
        constexpr uint32_t PCK6 = (1U << 14);  ///< Programmable Clock 6 Output Status
    }

    /// PCER0 Register bits
    namespace pcer0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral Clock 7 Enable
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral Clock 8 Enable
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral Clock 9 Enable
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral Clock 10 Enable
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral Clock 11 Enable
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral Clock 12 Enable
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral Clock 13 Enable
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral Clock 14 Enable
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral Clock 15 Enable
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral Clock 16 Enable
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral Clock 17 Enable
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral Clock 18 Enable
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral Clock 19 Enable
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral Clock 20 Enable
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral Clock 21 Enable
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral Clock 22 Enable
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral Clock 23 Enable
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral Clock 24 Enable
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral Clock 25 Enable
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral Clock 26 Enable
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral Clock 27 Enable
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral Clock 28 Enable
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral Clock 29 Enable
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral Clock 30 Enable
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral Clock 31 Enable
    }

    /// PCDR0 Register bits
    namespace pcdr0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral Clock 7 Disable
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral Clock 8 Disable
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral Clock 9 Disable
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral Clock 10 Disable
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral Clock 11 Disable
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral Clock 12 Disable
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral Clock 13 Disable
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral Clock 14 Disable
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral Clock 15 Disable
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral Clock 16 Disable
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral Clock 17 Disable
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral Clock 18 Disable
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral Clock 19 Disable
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral Clock 20 Disable
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral Clock 21 Disable
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral Clock 22 Disable
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral Clock 23 Disable
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral Clock 24 Disable
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral Clock 25 Disable
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral Clock 26 Disable
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral Clock 27 Disable
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral Clock 28 Disable
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral Clock 29 Disable
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral Clock 30 Disable
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral Clock 31 Disable
    }

    /// PCSR0 Register bits
    namespace pcsr0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral Clock 7 Status
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral Clock 8 Status
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral Clock 9 Status
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral Clock 10 Status
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral Clock 11 Status
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral Clock 12 Status
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral Clock 13 Status
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral Clock 14 Status
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral Clock 15 Status
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral Clock 16 Status
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral Clock 17 Status
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral Clock 18 Status
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral Clock 19 Status
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral Clock 20 Status
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral Clock 21 Status
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral Clock 22 Status
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral Clock 23 Status
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral Clock 24 Status
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral Clock 25 Status
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral Clock 26 Status
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral Clock 27 Status
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral Clock 28 Status
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral Clock 29 Status
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral Clock 30 Status
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral Clock 31 Status
    }

    /// CKGR_UCKR Register bits
    namespace ckgr_uckr_bits {
        constexpr uint32_t UPLLEN = (1U << 16);  ///< UTMI PLL Enable
        constexpr uint32_t UPLLCOUNT = (4 << 20);  ///< UTMI PLL Start-up Time
    }

    /// CKGR_MOR Register bits
    namespace ckgr_mor_bits {
        constexpr uint32_t MOSCXTEN = (1U << 0);  ///< Main Crystal Oscillator Enable
        constexpr uint32_t MOSCXTBY = (1U << 1);  ///< Main Crystal Oscillator Bypass
        constexpr uint32_t WAITMODE = (1U << 2);  ///< Wait Mode Command (Write-only)
        constexpr uint32_t MOSCRCEN = (1U << 3);  ///< Main RC Oscillator Enable
        constexpr uint32_t MOSCRCF = (3 << 4);  ///< Main RC Oscillator Frequency Selection
        constexpr uint32_t MOSCXTST = (8 << 8);  ///< Main Crystal Oscillator Startup Time
        constexpr uint32_t KEY = (8 << 16);  ///< Write Access Password
        constexpr uint32_t MOSCSEL = (1U << 24);  ///< Main Clock Oscillator Selection
        constexpr uint32_t CFDEN = (1U << 25);  ///< Clock Failure Detector Enable
        constexpr uint32_t XT32KFME = (1U << 26);  ///< 32.768 kHz Crystal Oscillator Frequency Monitoring Enable
    }

    /// CKGR_MCFR Register bits
    namespace ckgr_mcfr_bits {
        constexpr uint32_t MAINF = (16 << 0);  ///< Main Clock Frequency
        constexpr uint32_t MAINFRDY = (1U << 16);  ///< Main Clock Frequency Measure Ready
        constexpr uint32_t RCMEAS = (1U << 20);  ///< RC Oscillator Frequency Measure (write-only)
        constexpr uint32_t CCSS = (1U << 24);  ///< Counter Clock Source Selection
    }

    /// CKGR_PLLAR Register bits
    namespace ckgr_pllar_bits {
        constexpr uint32_t DIVA = (8 << 0);  ///< PLLA Front End Divider
        constexpr uint32_t PLLACOUNT = (6 << 8);  ///< PLLA Counter
        constexpr uint32_t MULA = (11 << 16);  ///< PLLA Multiplier
        constexpr uint32_t ONE = (1U << 29);  ///< Must Be Set to 1
    }

    /// MCKR Register bits
    namespace mckr_bits {
        constexpr uint32_t CSS = (2 << 0);  ///< Master Clock Source Selection
        constexpr uint32_t PRES = (3 << 4);  ///< Processor Clock Prescaler
        constexpr uint32_t MDIV = (2 << 8);  ///< Master Clock Division
        constexpr uint32_t UPLLDIV2 = (1U << 13);  ///< UPLL Divider by 2
    }

    /// USB Register bits
    namespace usb_bits {
        constexpr uint32_t USBS = (1U << 0);  ///< USB Input Clock Selection
        constexpr uint32_t USBDIV = (4 << 8);  ///< Divider for USB_48M
    }

    /// PCK__ Register bits
    namespace pck___bits {
        constexpr uint32_t CSS = (3 << 0);  ///< Programmable Clock Source Selection
        constexpr uint32_t PRES = (8 << 4);  ///< Programmable Clock Prescaler
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t MOSCXTS = (1U << 0);  ///< Main Crystal Oscillator Status Interrupt Enable
        constexpr uint32_t LOCKA = (1U << 1);  ///< PLLA Lock Interrupt Enable
        constexpr uint32_t MCKRDY = (1U << 3);  ///< Master Clock Ready Interrupt Enable
        constexpr uint32_t LOCKU = (1U << 6);  ///< UTMI PLL Lock Interrupt Enable
        constexpr uint32_t PCKRDY0 = (1U << 8);  ///< Programmable Clock Ready 0 Interrupt Enable
        constexpr uint32_t PCKRDY1 = (1U << 9);  ///< Programmable Clock Ready 1 Interrupt Enable
        constexpr uint32_t PCKRDY2 = (1U << 10);  ///< Programmable Clock Ready 2 Interrupt Enable
        constexpr uint32_t PCKRDY3 = (1U << 11);  ///< Programmable Clock Ready 3 Interrupt Enable
        constexpr uint32_t PCKRDY4 = (1U << 12);  ///< Programmable Clock Ready 4 Interrupt Enable
        constexpr uint32_t PCKRDY5 = (1U << 13);  ///< Programmable Clock Ready 5 Interrupt Enable
        constexpr uint32_t PCKRDY6 = (1U << 14);  ///< Programmable Clock Ready 6 Interrupt Enable
        constexpr uint32_t MOSCSELS = (1U << 16);  ///< Main Clock Source Oscillator Selection Status Interrupt Enable
        constexpr uint32_t MOSCRCS = (1U << 17);  ///< Main RC Oscillator Status Interrupt Enable
        constexpr uint32_t CFDEV = (1U << 18);  ///< Clock Failure Detector Event Interrupt Enable
        constexpr uint32_t XT32KERR = (1U << 21);  ///< 32.768 kHz Crystal Oscillator Error Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t MOSCXTS = (1U << 0);  ///< Main Crystal Oscillator Status Interrupt Disable
        constexpr uint32_t LOCKA = (1U << 1);  ///< PLLA Lock Interrupt Disable
        constexpr uint32_t MCKRDY = (1U << 3);  ///< Master Clock Ready Interrupt Disable
        constexpr uint32_t LOCKU = (1U << 6);  ///< UTMI PLL Lock Interrupt Disable
        constexpr uint32_t PCKRDY0 = (1U << 8);  ///< Programmable Clock Ready 0 Interrupt Disable
        constexpr uint32_t PCKRDY1 = (1U << 9);  ///< Programmable Clock Ready 1 Interrupt Disable
        constexpr uint32_t PCKRDY2 = (1U << 10);  ///< Programmable Clock Ready 2 Interrupt Disable
        constexpr uint32_t PCKRDY3 = (1U << 11);  ///< Programmable Clock Ready 3 Interrupt Disable
        constexpr uint32_t PCKRDY4 = (1U << 12);  ///< Programmable Clock Ready 4 Interrupt Disable
        constexpr uint32_t PCKRDY5 = (1U << 13);  ///< Programmable Clock Ready 5 Interrupt Disable
        constexpr uint32_t PCKRDY6 = (1U << 14);  ///< Programmable Clock Ready 6 Interrupt Disable
        constexpr uint32_t MOSCSELS = (1U << 16);  ///< Main Clock Source Oscillator Selection Status Interrupt Disable
        constexpr uint32_t MOSCRCS = (1U << 17);  ///< Main RC Status Interrupt Disable
        constexpr uint32_t CFDEV = (1U << 18);  ///< Clock Failure Detector Event Interrupt Disable
        constexpr uint32_t XT32KERR = (1U << 21);  ///< 32.768 kHz Crystal Oscillator Error Interrupt Disable
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t MOSCXTS = (1U << 0);  ///< Main Crystal Oscillator Status
        constexpr uint32_t LOCKA = (1U << 1);  ///< PLLA Lock Status
        constexpr uint32_t MCKRDY = (1U << 3);  ///< Master Clock Status
        constexpr uint32_t LOCKU = (1U << 6);  ///< UTMI PLL Lock Status
        constexpr uint32_t OSCSELS = (1U << 7);  ///< Slow Clock Source Oscillator Selection
        constexpr uint32_t PCKRDY0 = (1U << 8);  ///< Programmable Clock Ready 0 Status
        constexpr uint32_t PCKRDY1 = (1U << 9);  ///< Programmable Clock Ready 1 Status
        constexpr uint32_t PCKRDY2 = (1U << 10);  ///< Programmable Clock Ready 2 Status
        constexpr uint32_t PCKRDY3 = (1U << 11);  ///< Programmable Clock Ready 3 Status
        constexpr uint32_t PCKRDY4 = (1U << 12);  ///< Programmable Clock Ready 4 Status
        constexpr uint32_t PCKRDY5 = (1U << 13);  ///< Programmable Clock Ready 5 Status
        constexpr uint32_t PCKRDY6 = (1U << 14);  ///< Programmable Clock Ready 6 Status
        constexpr uint32_t MOSCSELS = (1U << 16);  ///< Main Clock Source Oscillator Selection Status
        constexpr uint32_t MOSCRCS = (1U << 17);  ///< Main RC Oscillator Status
        constexpr uint32_t CFDEV = (1U << 18);  ///< Clock Failure Detector Event
        constexpr uint32_t CFDS = (1U << 19);  ///< Clock Failure Detector Status
        constexpr uint32_t FOS = (1U << 20);  ///< Clock Failure Detector Fault Output Status
        constexpr uint32_t XT32KERR = (1U << 21);  ///< Slow Crystal Oscillator Error
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t MOSCXTS = (1U << 0);  ///< Main Crystal Oscillator Status Interrupt Mask
        constexpr uint32_t LOCKA = (1U << 1);  ///< PLLA Lock Interrupt Mask
        constexpr uint32_t MCKRDY = (1U << 3);  ///< Master Clock Ready Interrupt Mask
        constexpr uint32_t LOCKU = (1U << 6);  ///< UTMI PLL Lock Interrupt Mask
        constexpr uint32_t PCKRDY0 = (1U << 8);  ///< Programmable Clock Ready 0 Interrupt Mask
        constexpr uint32_t PCKRDY1 = (1U << 9);  ///< Programmable Clock Ready 1 Interrupt Mask
        constexpr uint32_t PCKRDY2 = (1U << 10);  ///< Programmable Clock Ready 2 Interrupt Mask
        constexpr uint32_t PCKRDY3 = (1U << 11);  ///< Programmable Clock Ready 3 Interrupt Mask
        constexpr uint32_t PCKRDY4 = (1U << 12);  ///< Programmable Clock Ready 4 Interrupt Mask
        constexpr uint32_t PCKRDY5 = (1U << 13);  ///< Programmable Clock Ready 5 Interrupt Mask
        constexpr uint32_t PCKRDY6 = (1U << 14);  ///< Programmable Clock Ready 6 Interrupt Mask
        constexpr uint32_t MOSCSELS = (1U << 16);  ///< Main Clock Source Oscillator Selection Status Interrupt Mask
        constexpr uint32_t MOSCRCS = (1U << 17);  ///< Main RC Status Interrupt Mask
        constexpr uint32_t CFDEV = (1U << 18);  ///< Clock Failure Detector Event Interrupt Mask
        constexpr uint32_t XT32KERR = (1U << 21);  ///< 32.768 kHz Crystal Oscillator Error Interrupt Mask
    }

    /// FSMR Register bits
    namespace fsmr_bits {
        constexpr uint32_t FSTT0 = (1U << 0);  ///< Fast Startup Input Enable 0
        constexpr uint32_t FSTT1 = (1U << 1);  ///< Fast Startup Input Enable 1
        constexpr uint32_t FSTT2 = (1U << 2);  ///< Fast Startup Input Enable 2
        constexpr uint32_t FSTT3 = (1U << 3);  ///< Fast Startup Input Enable 3
        constexpr uint32_t FSTT4 = (1U << 4);  ///< Fast Startup Input Enable 4
        constexpr uint32_t FSTT5 = (1U << 5);  ///< Fast Startup Input Enable 5
        constexpr uint32_t FSTT6 = (1U << 6);  ///< Fast Startup Input Enable 6
        constexpr uint32_t FSTT7 = (1U << 7);  ///< Fast Startup Input Enable 7
        constexpr uint32_t FSTT8 = (1U << 8);  ///< Fast Startup Input Enable 8
        constexpr uint32_t FSTT9 = (1U << 9);  ///< Fast Startup Input Enable 9
        constexpr uint32_t FSTT10 = (1U << 10);  ///< Fast Startup Input Enable 10
        constexpr uint32_t FSTT11 = (1U << 11);  ///< Fast Startup Input Enable 11
        constexpr uint32_t FSTT12 = (1U << 12);  ///< Fast Startup Input Enable 12
        constexpr uint32_t FSTT13 = (1U << 13);  ///< Fast Startup Input Enable 13
        constexpr uint32_t FSTT14 = (1U << 14);  ///< Fast Startup Input Enable 14
        constexpr uint32_t FSTT15 = (1U << 15);  ///< Fast Startup Input Enable 15
        constexpr uint32_t RTTAL = (1U << 16);  ///< RTT Alarm Enable
        constexpr uint32_t RTCAL = (1U << 17);  ///< RTC Alarm Enable
        constexpr uint32_t USBAL = (1U << 18);  ///< USB Alarm Enable
        constexpr uint32_t LPM = (1U << 20);  ///< Low-power Mode
        constexpr uint32_t FLPM = (2 << 21);  ///< Flash Low-power Mode
        constexpr uint32_t FFLPM = (1U << 23);  ///< Force Flash Low-power Mode
    }

    /// FSPR Register bits
    namespace fspr_bits {
        constexpr uint32_t FSTP0 = (1U << 0);  ///< Fast Startup Input Polarity 0
        constexpr uint32_t FSTP1 = (1U << 1);  ///< Fast Startup Input Polarity 1
        constexpr uint32_t FSTP2 = (1U << 2);  ///< Fast Startup Input Polarity 2
        constexpr uint32_t FSTP3 = (1U << 3);  ///< Fast Startup Input Polarity 3
        constexpr uint32_t FSTP4 = (1U << 4);  ///< Fast Startup Input Polarity 4
        constexpr uint32_t FSTP5 = (1U << 5);  ///< Fast Startup Input Polarity 5
        constexpr uint32_t FSTP6 = (1U << 6);  ///< Fast Startup Input Polarity 6
        constexpr uint32_t FSTP7 = (1U << 7);  ///< Fast Startup Input Polarity 7
        constexpr uint32_t FSTP8 = (1U << 8);  ///< Fast Startup Input Polarity 8
        constexpr uint32_t FSTP9 = (1U << 9);  ///< Fast Startup Input Polarity 9
        constexpr uint32_t FSTP10 = (1U << 10);  ///< Fast Startup Input Polarity 10
        constexpr uint32_t FSTP11 = (1U << 11);  ///< Fast Startup Input Polarity 11
        constexpr uint32_t FSTP12 = (1U << 12);  ///< Fast Startup Input Polarity 12
        constexpr uint32_t FSTP13 = (1U << 13);  ///< Fast Startup Input Polarity 13
        constexpr uint32_t FSTP14 = (1U << 14);  ///< Fast Startup Input Polarity 14
        constexpr uint32_t FSTP15 = (1U << 15);  ///< Fast Startup Input Polarity 15
    }

    /// FOCR Register bits
    namespace focr_bits {
        constexpr uint32_t FOCLR = (1U << 0);  ///< Fault Output Clear
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

    /// PCER1 Register bits
    namespace pcer1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral Clock 32 Enable
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral Clock 33 Enable
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral Clock 34 Enable
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral Clock 35 Enable
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral Clock 37 Enable
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral Clock 39 Enable
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral Clock 40 Enable
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral Clock 41 Enable
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral Clock 42 Enable
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral Clock 43 Enable
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral Clock 44 Enable
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral Clock 45 Enable
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral Clock 46 Enable
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral Clock 47 Enable
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral Clock 48 Enable
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral Clock 49 Enable
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral Clock 50 Enable
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral Clock 51 Enable
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral Clock 52 Enable
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral Clock 53 Enable
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral Clock 56 Enable
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral Clock 57 Enable
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral Clock 58 Enable
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral Clock 59 Enable
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral Clock 60 Enable
    }

    /// PCDR1 Register bits
    namespace pcdr1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral Clock 32 Disable
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral Clock 33 Disable
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral Clock 34 Disable
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral Clock 35 Disable
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral Clock 37 Disable
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral Clock 39 Disable
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral Clock 40 Disable
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral Clock 41 Disable
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral Clock 42 Disable
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral Clock 43 Disable
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral Clock 44 Disable
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral Clock 45 Disable
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral Clock 46 Disable
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral Clock 47 Disable
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral Clock 48 Disable
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral Clock 49 Disable
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral Clock 50 Disable
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral Clock 51 Disable
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral Clock 52 Disable
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral Clock 53 Disable
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral Clock 56 Disable
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral Clock 57 Disable
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral Clock 58 Disable
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral Clock 59 Disable
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral Clock 60 Disable
    }

    /// PCSR1 Register bits
    namespace pcsr1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral Clock 32 Status
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral Clock 33 Status
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral Clock 34 Status
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral Clock 35 Status
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral Clock 37 Status
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral Clock 39 Status
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral Clock 40 Status
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral Clock 41 Status
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral Clock 42 Status
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral Clock 43 Status
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral Clock 44 Status
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral Clock 45 Status
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral Clock 46 Status
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral Clock 47 Status
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral Clock 48 Status
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral Clock 49 Status
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral Clock 50 Status
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral Clock 51 Status
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral Clock 52 Status
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral Clock 53 Status
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral Clock 56 Status
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral Clock 57 Status
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral Clock 58 Status
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral Clock 59 Status
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral Clock 60 Status
    }

    /// PCR Register bits
    namespace pcr_bits {
        constexpr uint32_t PID = (7 << 0);  ///< Peripheral ID
        constexpr uint32_t GCLKCSS = (3 << 8);  ///< Generic Clock Source Selection
        constexpr uint32_t CMD = (1U << 12);  ///< Command
        constexpr uint32_t GCLKDIV = (8 << 20);  ///< Generic Clock Division Ratio
        constexpr uint32_t EN = (1U << 28);  ///< Enable
        constexpr uint32_t GCLKEN = (1U << 29);  ///< Generic Clock Enable
    }

    /// OCR Register bits
    namespace ocr_bits {
        constexpr uint32_t CAL4 = (7 << 0);  ///< Main RC Oscillator Calibration Bits for 4 MHz
        constexpr uint32_t SEL4 = (1U << 7);  ///< Selection of Main RC Oscillator Calibration Bits for 4 MHz
        constexpr uint32_t CAL8 = (7 << 8);  ///< Main RC Oscillator Calibration Bits for 8 MHz
        constexpr uint32_t SEL8 = (1U << 15);  ///< Selection of Main RC Oscillator Calibration Bits for 8 MHz
        constexpr uint32_t CAL12 = (7 << 16);  ///< Main RC Oscillator Calibration Bits for 12 MHz
        constexpr uint32_t SEL12 = (1U << 23);  ///< Selection of Main RC Oscillator Calibration Bits for 12 MHz
    }

    /// SLPWK_ER0 Register bits
    namespace slpwk_er0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral 7 SleepWalking Enable
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral 8 SleepWalking Enable
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral 9 SleepWalking Enable
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral 10 SleepWalking Enable
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral 11 SleepWalking Enable
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral 12 SleepWalking Enable
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral 13 SleepWalking Enable
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral 14 SleepWalking Enable
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral 15 SleepWalking Enable
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral 16 SleepWalking Enable
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral 17 SleepWalking Enable
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral 18 SleepWalking Enable
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral 19 SleepWalking Enable
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral 20 SleepWalking Enable
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral 21 SleepWalking Enable
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral 22 SleepWalking Enable
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral 23 SleepWalking Enable
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral 24 SleepWalking Enable
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral 25 SleepWalking Enable
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral 26 SleepWalking Enable
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral 27 SleepWalking Enable
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral 28 SleepWalking Enable
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral 29 SleepWalking Enable
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral 30 SleepWalking Enable
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral 31 SleepWalking Enable
    }

    /// SLPWK_DR0 Register bits
    namespace slpwk_dr0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral 7 SleepWalking Disable
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral 8 SleepWalking Disable
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral 9 SleepWalking Disable
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral 10 SleepWalking Disable
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral 11 SleepWalking Disable
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral 12 SleepWalking Disable
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral 13 SleepWalking Disable
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral 14 SleepWalking Disable
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral 15 SleepWalking Disable
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral 16 SleepWalking Disable
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral 17 SleepWalking Disable
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral 18 SleepWalking Disable
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral 19 SleepWalking Disable
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral 20 SleepWalking Disable
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral 21 SleepWalking Disable
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral 22 SleepWalking Disable
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral 23 SleepWalking Disable
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral 24 SleepWalking Disable
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral 25 SleepWalking Disable
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral 26 SleepWalking Disable
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral 27 SleepWalking Disable
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral 28 SleepWalking Disable
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral 29 SleepWalking Disable
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral 30 SleepWalking Disable
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral 31 SleepWalking Disable
    }

    /// SLPWK_SR0 Register bits
    namespace slpwk_sr0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral 7 SleepWalking Status
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral 8 SleepWalking Status
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral 9 SleepWalking Status
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral 10 SleepWalking Status
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral 11 SleepWalking Status
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral 12 SleepWalking Status
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral 13 SleepWalking Status
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral 14 SleepWalking Status
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral 15 SleepWalking Status
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral 16 SleepWalking Status
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral 17 SleepWalking Status
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral 18 SleepWalking Status
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral 19 SleepWalking Status
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral 20 SleepWalking Status
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral 21 SleepWalking Status
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral 22 SleepWalking Status
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral 23 SleepWalking Status
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral 24 SleepWalking Status
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral 25 SleepWalking Status
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral 26 SleepWalking Status
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral 27 SleepWalking Status
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral 28 SleepWalking Status
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral 29 SleepWalking Status
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral 30 SleepWalking Status
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral 31 SleepWalking Status
    }

    /// SLPWK_ASR0 Register bits
    namespace slpwk_asr0_bits {
        constexpr uint32_t PID7 = (1U << 7);  ///< Peripheral 7 Activity Status
        constexpr uint32_t PID8 = (1U << 8);  ///< Peripheral 8 Activity Status
        constexpr uint32_t PID9 = (1U << 9);  ///< Peripheral 9 Activity Status
        constexpr uint32_t PID10 = (1U << 10);  ///< Peripheral 10 Activity Status
        constexpr uint32_t PID11 = (1U << 11);  ///< Peripheral 11 Activity Status
        constexpr uint32_t PID12 = (1U << 12);  ///< Peripheral 12 Activity Status
        constexpr uint32_t PID13 = (1U << 13);  ///< Peripheral 13 Activity Status
        constexpr uint32_t PID14 = (1U << 14);  ///< Peripheral 14 Activity Status
        constexpr uint32_t PID15 = (1U << 15);  ///< Peripheral 15 Activity Status
        constexpr uint32_t PID16 = (1U << 16);  ///< Peripheral 16 Activity Status
        constexpr uint32_t PID17 = (1U << 17);  ///< Peripheral 17 Activity Status
        constexpr uint32_t PID18 = (1U << 18);  ///< Peripheral 18 Activity Status
        constexpr uint32_t PID19 = (1U << 19);  ///< Peripheral 19 Activity Status
        constexpr uint32_t PID20 = (1U << 20);  ///< Peripheral 20 Activity Status
        constexpr uint32_t PID21 = (1U << 21);  ///< Peripheral 21 Activity Status
        constexpr uint32_t PID22 = (1U << 22);  ///< Peripheral 22 Activity Status
        constexpr uint32_t PID23 = (1U << 23);  ///< Peripheral 23 Activity Status
        constexpr uint32_t PID24 = (1U << 24);  ///< Peripheral 24 Activity Status
        constexpr uint32_t PID25 = (1U << 25);  ///< Peripheral 25 Activity Status
        constexpr uint32_t PID26 = (1U << 26);  ///< Peripheral 26 Activity Status
        constexpr uint32_t PID27 = (1U << 27);  ///< Peripheral 27 Activity Status
        constexpr uint32_t PID28 = (1U << 28);  ///< Peripheral 28 Activity Status
        constexpr uint32_t PID29 = (1U << 29);  ///< Peripheral 29 Activity Status
        constexpr uint32_t PID30 = (1U << 30);  ///< Peripheral 30 Activity Status
        constexpr uint32_t PID31 = (1U << 31);  ///< Peripheral 31 Activity Status
    }

    /// PMMR Register bits
    namespace pmmr_bits {
        constexpr uint32_t PLLA_MMAX = (11 << 0);  ///< PLLA Maximum Allowed Multiplier Value
    }

    /// SLPWK_ER1 Register bits
    namespace slpwk_er1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral 32 SleepWalking Enable
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral 33 SleepWalking Enable
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral 34 SleepWalking Enable
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral 35 SleepWalking Enable
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral 37 SleepWalking Enable
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral 39 SleepWalking Enable
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral 40 SleepWalking Enable
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral 41 SleepWalking Enable
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral 42 SleepWalking Enable
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral 43 SleepWalking Enable
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral 44 SleepWalking Enable
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral 45 SleepWalking Enable
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral 46 SleepWalking Enable
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral 47 SleepWalking Enable
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral 48 SleepWalking Enable
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral 49 SleepWalking Enable
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral 50 SleepWalking Enable
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral 51 SleepWalking Enable
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral 52 SleepWalking Enable
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral 53 SleepWalking Enable
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral 56 SleepWalking Enable
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral 57 SleepWalking Enable
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral 58 SleepWalking Enable
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral 59 SleepWalking Enable
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral 60 SleepWalking Enable
    }

    /// SLPWK_DR1 Register bits
    namespace slpwk_dr1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral 32 SleepWalking Disable
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral 33 SleepWalking Disable
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral 34 SleepWalking Disable
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral 35 SleepWalking Disable
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral 37 SleepWalking Disable
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral 39 SleepWalking Disable
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral 40 SleepWalking Disable
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral 41 SleepWalking Disable
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral 42 SleepWalking Disable
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral 43 SleepWalking Disable
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral 44 SleepWalking Disable
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral 45 SleepWalking Disable
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral 46 SleepWalking Disable
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral 47 SleepWalking Disable
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral 48 SleepWalking Disable
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral 49 SleepWalking Disable
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral 50 SleepWalking Disable
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral 51 SleepWalking Disable
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral 52 SleepWalking Disable
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral 53 SleepWalking Disable
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral 56 SleepWalking Disable
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral 57 SleepWalking Disable
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral 58 SleepWalking Disable
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral 59 SleepWalking Disable
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral 60 SleepWalking Disable
    }

    /// SLPWK_SR1 Register bits
    namespace slpwk_sr1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral 32 SleepWalking Status
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral 33 SleepWalking Status
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral 34 SleepWalking Status
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral 35 SleepWalking Status
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral 37 SleepWalking Status
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral 39 SleepWalking Status
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral 40 SleepWalking Status
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral 41 SleepWalking Status
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral 42 SleepWalking Status
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral 43 SleepWalking Status
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral 44 SleepWalking Status
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral 45 SleepWalking Status
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral 46 SleepWalking Status
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral 47 SleepWalking Status
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral 48 SleepWalking Status
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral 49 SleepWalking Status
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral 50 SleepWalking Status
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral 51 SleepWalking Status
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral 52 SleepWalking Status
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral 53 SleepWalking Status
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral 56 SleepWalking Status
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral 57 SleepWalking Status
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral 58 SleepWalking Status
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral 59 SleepWalking Status
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral 60 SleepWalking Status
    }

    /// SLPWK_ASR1 Register bits
    namespace slpwk_asr1_bits {
        constexpr uint32_t PID32 = (1U << 0);  ///< Peripheral 32 Activity Status
        constexpr uint32_t PID33 = (1U << 1);  ///< Peripheral 33 Activity Status
        constexpr uint32_t PID34 = (1U << 2);  ///< Peripheral 34 Activity Status
        constexpr uint32_t PID35 = (1U << 3);  ///< Peripheral 35 Activity Status
        constexpr uint32_t PID37 = (1U << 5);  ///< Peripheral 37 Activity Status
        constexpr uint32_t PID39 = (1U << 7);  ///< Peripheral 39 Activity Status
        constexpr uint32_t PID40 = (1U << 8);  ///< Peripheral 40 Activity Status
        constexpr uint32_t PID41 = (1U << 9);  ///< Peripheral 41 Activity Status
        constexpr uint32_t PID42 = (1U << 10);  ///< Peripheral 42 Activity Status
        constexpr uint32_t PID43 = (1U << 11);  ///< Peripheral 43 Activity Status
        constexpr uint32_t PID44 = (1U << 12);  ///< Peripheral 44 Activity Status
        constexpr uint32_t PID45 = (1U << 13);  ///< Peripheral 45 Activity Status
        constexpr uint32_t PID46 = (1U << 14);  ///< Peripheral 46 Activity Status
        constexpr uint32_t PID47 = (1U << 15);  ///< Peripheral 47 Activity Status
        constexpr uint32_t PID48 = (1U << 16);  ///< Peripheral 48 Activity Status
        constexpr uint32_t PID49 = (1U << 17);  ///< Peripheral 49 Activity Status
        constexpr uint32_t PID50 = (1U << 18);  ///< Peripheral 50 Activity Status
        constexpr uint32_t PID51 = (1U << 19);  ///< Peripheral 51 Activity Status
        constexpr uint32_t PID52 = (1U << 20);  ///< Peripheral 52 Activity Status
        constexpr uint32_t PID53 = (1U << 21);  ///< Peripheral 53 Activity Status
        constexpr uint32_t PID56 = (1U << 24);  ///< Peripheral 56 Activity Status
        constexpr uint32_t PID57 = (1U << 25);  ///< Peripheral 57 Activity Status
        constexpr uint32_t PID58 = (1U << 26);  ///< Peripheral 58 Activity Status
        constexpr uint32_t PID59 = (1U << 27);  ///< Peripheral 59 Activity Status
        constexpr uint32_t PID60 = (1U << 28);  ///< Peripheral 60 Activity Status
    }

    /// SLPWK_AIPR Register bits
    namespace slpwk_aipr_bits {
        constexpr uint32_t AIP = (1U << 0);  ///< Activity In Progress
    }

}

// ============================================================================
// PWM Peripheral
// ============================================================================

namespace pwm {
    /// Base addresses
    constexpr uint32_t PWM0_BASE = 0x40020000;
    constexpr uint32_t PWM1_BASE = 0x4005C000;

    /// PWM Register structure
    struct Registers {
        volatile uint32_t CLK;  ///< Offset: 0x00 - PWM Clock Register
        volatile uint32_t ENA;  ///< Offset: 0x04 - PWM Enable Register
        volatile uint32_t DIS;  ///< Offset: 0x08 - PWM Disable Register
        volatile uint32_t SR;  ///< Offset: 0x0C - PWM Status Register
        volatile uint32_t IER1;  ///< Offset: 0x10 - PWM Interrupt Enable Register 1
        volatile uint32_t IDR1;  ///< Offset: 0x14 - PWM Interrupt Disable Register 1
        volatile uint32_t IMR1;  ///< Offset: 0x18 - PWM Interrupt Mask Register 1
        volatile uint32_t ISR1;  ///< Offset: 0x1C - PWM Interrupt Status Register 1
        volatile uint32_t SCM;  ///< Offset: 0x20 - PWM Sync Channels Mode Register
        volatile uint32_t DMAR;  ///< Offset: 0x24 - PWM DMA Register
        volatile uint32_t SCUC;  ///< Offset: 0x28 - PWM Sync Channels Update Control Register
        volatile uint32_t SCUP;  ///< Offset: 0x2C - PWM Sync Channels Update Period Register
        volatile uint32_t SCUPUPD;  ///< Offset: 0x30 - PWM Sync Channels Update Period Update Register
        volatile uint32_t IER2;  ///< Offset: 0x34 - PWM Interrupt Enable Register 2
        volatile uint32_t IDR2;  ///< Offset: 0x38 - PWM Interrupt Disable Register 2
        volatile uint32_t IMR2;  ///< Offset: 0x3C - PWM Interrupt Mask Register 2
        volatile uint32_t ISR2;  ///< Offset: 0x40 - PWM Interrupt Status Register 2
        volatile uint32_t OOV;  ///< Offset: 0x44 - PWM Output Override Value Register
        volatile uint32_t OS;  ///< Offset: 0x48 - PWM Output Selection Register
        volatile uint32_t OSS;  ///< Offset: 0x4C - PWM Output Selection Set Register
        volatile uint32_t OSC;  ///< Offset: 0x50 - PWM Output Selection Clear Register
        volatile uint32_t OSSUPD;  ///< Offset: 0x54 - PWM Output Selection Set Update Register
        volatile uint32_t OSCUPD;  ///< Offset: 0x58 - PWM Output Selection Clear Update Register
        volatile uint32_t FMR;  ///< Offset: 0x5C - PWM Fault Mode Register
        volatile uint32_t FSR;  ///< Offset: 0x60 - PWM Fault Status Register
        volatile uint32_t FCR;  ///< Offset: 0x64 - PWM Fault Clear Register
        volatile uint32_t FPV1;  ///< Offset: 0x68 - PWM Fault Protection Value Register 1
        volatile uint32_t FPE;  ///< Offset: 0x6C - PWM Fault Protection Enable Register
        volatile uint32_t ELMR__;  ///< Offset: 0x7C - PWM Event Line 0 Mode Register 0 (renamed from ELMR__)
        volatile uint32_t SSPR;  ///< Offset: 0xA0 - PWM Spread Spectrum Register
        volatile uint32_t SSPUP;  ///< Offset: 0xA4 - PWM Spread Spectrum Update Register
        volatile uint32_t SMMR;  ///< Offset: 0xB0 - PWM Stepper Motor Mode Register
        volatile uint32_t FPV2;  ///< Offset: 0xC0 - PWM Fault Protection Value 2 Register
        volatile uint32_t WPCR;  ///< Offset: 0xE4 - PWM Write Protection Control Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - PWM Write Protection Status Register
        volatile uint32_t CMPV;  ///< Offset: 0x00 - PWM Comparison 0 Value Register
        volatile uint32_t CMPVUPD;  ///< Offset: 0x04 - PWM Comparison 0 Value Update Register
        volatile uint32_t CMPM;  ///< Offset: 0x08 - PWM Comparison 0 Mode Register
        volatile uint32_t CMPMUPD;  ///< Offset: 0x0C - PWM Comparison 0 Mode Update Register
        volatile uint32_t CMR;  ///< Offset: 0x00 - PWM Channel Mode Register (ch_num = 0)
        volatile uint32_t CDTY;  ///< Offset: 0x04 - PWM Channel Duty Cycle Register (ch_num = 0)
        volatile uint32_t CDTYUPD;  ///< Offset: 0x08 - PWM Channel Duty Cycle Update Register (ch_num = 0)
        volatile uint32_t CPRD;  ///< Offset: 0x0C - PWM Channel Period Register (ch_num = 0)
        volatile uint32_t CPRDUPD;  ///< Offset: 0x10 - PWM Channel Period Update Register (ch_num = 0)
        volatile uint32_t CCNT;  ///< Offset: 0x14 - PWM Channel Counter Register (ch_num = 0)
        volatile uint32_t DT;  ///< Offset: 0x18 - PWM Channel Dead Time Register (ch_num = 0)
        volatile uint32_t DTUPD;  ///< Offset: 0x1C - PWM Channel Dead Time Update Register (ch_num = 0)
        volatile uint32_t CMUPD0;  ///< Offset: 0x400 - PWM Channel Mode Update Register (ch_num = 0)
        volatile uint32_t CMUPD1;  ///< Offset: 0x420 - PWM Channel Mode Update Register (ch_num = 1)
        volatile uint32_t ETRG1;  ///< Offset: 0x42C - PWM External Trigger Register (trg_num = 1)
        volatile uint32_t LEBR1;  ///< Offset: 0x430 - PWM Leading-Edge Blanking Register (trg_num = 1)
        volatile uint32_t CMUPD2;  ///< Offset: 0x440 - PWM Channel Mode Update Register (ch_num = 2)
        volatile uint32_t ETRG2;  ///< Offset: 0x44C - PWM External Trigger Register (trg_num = 2)
        volatile uint32_t LEBR2;  ///< Offset: 0x450 - PWM Leading-Edge Blanking Register (trg_num = 2)
        volatile uint32_t CMUPD3;  ///< Offset: 0x460 - PWM Channel Mode Update Register (ch_num = 3)
    };

    /// Peripheral instances
    inline Registers* PWM0 = reinterpret_cast<Registers*>(PWM0_BASE);
    inline Registers* PWM1 = reinterpret_cast<Registers*>(PWM1_BASE);

    // Bit definitions
    /// CLK Register bits
    namespace clk_bits {
        constexpr uint32_t DIVA = (8 << 0);  ///< CLKA Divide Factor
        constexpr uint32_t PREA = (4 << 8);  ///< CLKA Source Clock Selection
        constexpr uint32_t DIVB = (8 << 16);  ///< CLKB Divide Factor
        constexpr uint32_t PREB = (4 << 24);  ///< CLKB Source Clock Selection
    }

    /// ENA Register bits
    namespace ena_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Channel ID
        constexpr uint32_t CHID1 = (1U << 1);  ///< Channel ID
        constexpr uint32_t CHID2 = (1U << 2);  ///< Channel ID
        constexpr uint32_t CHID3 = (1U << 3);  ///< Channel ID
    }

    /// DIS Register bits
    namespace dis_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Channel ID
        constexpr uint32_t CHID1 = (1U << 1);  ///< Channel ID
        constexpr uint32_t CHID2 = (1U << 2);  ///< Channel ID
        constexpr uint32_t CHID3 = (1U << 3);  ///< Channel ID
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Channel ID
        constexpr uint32_t CHID1 = (1U << 1);  ///< Channel ID
        constexpr uint32_t CHID2 = (1U << 2);  ///< Channel ID
        constexpr uint32_t CHID3 = (1U << 3);  ///< Channel ID
    }

    /// IER1 Register bits
    namespace ier1_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Counter Event on Channel 0 Interrupt Enable
        constexpr uint32_t CHID1 = (1U << 1);  ///< Counter Event on Channel 1 Interrupt Enable
        constexpr uint32_t CHID2 = (1U << 2);  ///< Counter Event on Channel 2 Interrupt Enable
        constexpr uint32_t CHID3 = (1U << 3);  ///< Counter Event on Channel 3 Interrupt Enable
        constexpr uint32_t FCHID0 = (1U << 16);  ///< Fault Protection Trigger on Channel 0 Interrupt Enable
        constexpr uint32_t FCHID1 = (1U << 17);  ///< Fault Protection Trigger on Channel 1 Interrupt Enable
        constexpr uint32_t FCHID2 = (1U << 18);  ///< Fault Protection Trigger on Channel 2 Interrupt Enable
        constexpr uint32_t FCHID3 = (1U << 19);  ///< Fault Protection Trigger on Channel 3 Interrupt Enable
    }

    /// IDR1 Register bits
    namespace idr1_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Counter Event on Channel 0 Interrupt Disable
        constexpr uint32_t CHID1 = (1U << 1);  ///< Counter Event on Channel 1 Interrupt Disable
        constexpr uint32_t CHID2 = (1U << 2);  ///< Counter Event on Channel 2 Interrupt Disable
        constexpr uint32_t CHID3 = (1U << 3);  ///< Counter Event on Channel 3 Interrupt Disable
        constexpr uint32_t FCHID0 = (1U << 16);  ///< Fault Protection Trigger on Channel 0 Interrupt Disable
        constexpr uint32_t FCHID1 = (1U << 17);  ///< Fault Protection Trigger on Channel 1 Interrupt Disable
        constexpr uint32_t FCHID2 = (1U << 18);  ///< Fault Protection Trigger on Channel 2 Interrupt Disable
        constexpr uint32_t FCHID3 = (1U << 19);  ///< Fault Protection Trigger on Channel 3 Interrupt Disable
    }

    /// IMR1 Register bits
    namespace imr1_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Counter Event on Channel 0 Interrupt Mask
        constexpr uint32_t CHID1 = (1U << 1);  ///< Counter Event on Channel 1 Interrupt Mask
        constexpr uint32_t CHID2 = (1U << 2);  ///< Counter Event on Channel 2 Interrupt Mask
        constexpr uint32_t CHID3 = (1U << 3);  ///< Counter Event on Channel 3 Interrupt Mask
        constexpr uint32_t FCHID0 = (1U << 16);  ///< Fault Protection Trigger on Channel 0 Interrupt Mask
        constexpr uint32_t FCHID1 = (1U << 17);  ///< Fault Protection Trigger on Channel 1 Interrupt Mask
        constexpr uint32_t FCHID2 = (1U << 18);  ///< Fault Protection Trigger on Channel 2 Interrupt Mask
        constexpr uint32_t FCHID3 = (1U << 19);  ///< Fault Protection Trigger on Channel 3 Interrupt Mask
    }

    /// ISR1 Register bits
    namespace isr1_bits {
        constexpr uint32_t CHID0 = (1U << 0);  ///< Counter Event on Channel 0
        constexpr uint32_t CHID1 = (1U << 1);  ///< Counter Event on Channel 1
        constexpr uint32_t CHID2 = (1U << 2);  ///< Counter Event on Channel 2
        constexpr uint32_t CHID3 = (1U << 3);  ///< Counter Event on Channel 3
        constexpr uint32_t FCHID0 = (1U << 16);  ///< Fault Protection Trigger on Channel 0
        constexpr uint32_t FCHID1 = (1U << 17);  ///< Fault Protection Trigger on Channel 1
        constexpr uint32_t FCHID2 = (1U << 18);  ///< Fault Protection Trigger on Channel 2
        constexpr uint32_t FCHID3 = (1U << 19);  ///< Fault Protection Trigger on Channel 3
    }

    /// SCM Register bits
    namespace scm_bits {
        constexpr uint32_t SYNC0 = (1U << 0);  ///< Synchronous Channel 0
        constexpr uint32_t SYNC1 = (1U << 1);  ///< Synchronous Channel 1
        constexpr uint32_t SYNC2 = (1U << 2);  ///< Synchronous Channel 2
        constexpr uint32_t SYNC3 = (1U << 3);  ///< Synchronous Channel 3
        constexpr uint32_t UPDM = (2 << 16);  ///< Synchronous Channels Update Mode
        constexpr uint32_t PTRM = (1U << 20);  ///< DMA Controller Transfer Request Mode
        constexpr uint32_t PTRCS = (3 << 21);  ///< DMA Controller Transfer Request Comparison Selection
    }

    /// DMAR Register bits
    namespace dmar_bits {
        constexpr uint32_t DMADUTY = (24 << 0);  ///< Duty-Cycle Holding Register for DMA Access
    }

    /// SCUC Register bits
    namespace scuc_bits {
        constexpr uint32_t UPDULOCK = (1U << 0);  ///< Synchronous Channels Update Unlock
    }

    /// SCUP Register bits
    namespace scup_bits {
        constexpr uint32_t UPR = (4 << 0);  ///< Update Period
        constexpr uint32_t UPRCNT = (4 << 4);  ///< Update Period Counter
    }

    /// SCUPUPD Register bits
    namespace scupupd_bits {
        constexpr uint32_t UPRUPD = (4 << 0);  ///< Update Period Update
    }

    /// IER2 Register bits
    namespace ier2_bits {
        constexpr uint32_t WRDY = (1U << 0);  ///< Write Ready for Synchronous Channels Update Interrupt Enable
        constexpr uint32_t UNRE = (1U << 3);  ///< Synchronous Channels Update Underrun Error Interrupt Enable
        constexpr uint32_t CMPM0 = (1U << 8);  ///< Comparison 0 Match Interrupt Enable
        constexpr uint32_t CMPM1 = (1U << 9);  ///< Comparison 1 Match Interrupt Enable
        constexpr uint32_t CMPM2 = (1U << 10);  ///< Comparison 2 Match Interrupt Enable
        constexpr uint32_t CMPM3 = (1U << 11);  ///< Comparison 3 Match Interrupt Enable
        constexpr uint32_t CMPM4 = (1U << 12);  ///< Comparison 4 Match Interrupt Enable
        constexpr uint32_t CMPM5 = (1U << 13);  ///< Comparison 5 Match Interrupt Enable
        constexpr uint32_t CMPM6 = (1U << 14);  ///< Comparison 6 Match Interrupt Enable
        constexpr uint32_t CMPM7 = (1U << 15);  ///< Comparison 7 Match Interrupt Enable
        constexpr uint32_t CMPU0 = (1U << 16);  ///< Comparison 0 Update Interrupt Enable
        constexpr uint32_t CMPU1 = (1U << 17);  ///< Comparison 1 Update Interrupt Enable
        constexpr uint32_t CMPU2 = (1U << 18);  ///< Comparison 2 Update Interrupt Enable
        constexpr uint32_t CMPU3 = (1U << 19);  ///< Comparison 3 Update Interrupt Enable
        constexpr uint32_t CMPU4 = (1U << 20);  ///< Comparison 4 Update Interrupt Enable
        constexpr uint32_t CMPU5 = (1U << 21);  ///< Comparison 5 Update Interrupt Enable
        constexpr uint32_t CMPU6 = (1U << 22);  ///< Comparison 6 Update Interrupt Enable
        constexpr uint32_t CMPU7 = (1U << 23);  ///< Comparison 7 Update Interrupt Enable
    }

    /// IDR2 Register bits
    namespace idr2_bits {
        constexpr uint32_t WRDY = (1U << 0);  ///< Write Ready for Synchronous Channels Update Interrupt Disable
        constexpr uint32_t UNRE = (1U << 3);  ///< Synchronous Channels Update Underrun Error Interrupt Disable
        constexpr uint32_t CMPM0 = (1U << 8);  ///< Comparison 0 Match Interrupt Disable
        constexpr uint32_t CMPM1 = (1U << 9);  ///< Comparison 1 Match Interrupt Disable
        constexpr uint32_t CMPM2 = (1U << 10);  ///< Comparison 2 Match Interrupt Disable
        constexpr uint32_t CMPM3 = (1U << 11);  ///< Comparison 3 Match Interrupt Disable
        constexpr uint32_t CMPM4 = (1U << 12);  ///< Comparison 4 Match Interrupt Disable
        constexpr uint32_t CMPM5 = (1U << 13);  ///< Comparison 5 Match Interrupt Disable
        constexpr uint32_t CMPM6 = (1U << 14);  ///< Comparison 6 Match Interrupt Disable
        constexpr uint32_t CMPM7 = (1U << 15);  ///< Comparison 7 Match Interrupt Disable
        constexpr uint32_t CMPU0 = (1U << 16);  ///< Comparison 0 Update Interrupt Disable
        constexpr uint32_t CMPU1 = (1U << 17);  ///< Comparison 1 Update Interrupt Disable
        constexpr uint32_t CMPU2 = (1U << 18);  ///< Comparison 2 Update Interrupt Disable
        constexpr uint32_t CMPU3 = (1U << 19);  ///< Comparison 3 Update Interrupt Disable
        constexpr uint32_t CMPU4 = (1U << 20);  ///< Comparison 4 Update Interrupt Disable
        constexpr uint32_t CMPU5 = (1U << 21);  ///< Comparison 5 Update Interrupt Disable
        constexpr uint32_t CMPU6 = (1U << 22);  ///< Comparison 6 Update Interrupt Disable
        constexpr uint32_t CMPU7 = (1U << 23);  ///< Comparison 7 Update Interrupt Disable
    }

    /// IMR2 Register bits
    namespace imr2_bits {
        constexpr uint32_t WRDY = (1U << 0);  ///< Write Ready for Synchronous Channels Update Interrupt Mask
        constexpr uint32_t UNRE = (1U << 3);  ///< Synchronous Channels Update Underrun Error Interrupt Mask
        constexpr uint32_t CMPM0 = (1U << 8);  ///< Comparison 0 Match Interrupt Mask
        constexpr uint32_t CMPM1 = (1U << 9);  ///< Comparison 1 Match Interrupt Mask
        constexpr uint32_t CMPM2 = (1U << 10);  ///< Comparison 2 Match Interrupt Mask
        constexpr uint32_t CMPM3 = (1U << 11);  ///< Comparison 3 Match Interrupt Mask
        constexpr uint32_t CMPM4 = (1U << 12);  ///< Comparison 4 Match Interrupt Mask
        constexpr uint32_t CMPM5 = (1U << 13);  ///< Comparison 5 Match Interrupt Mask
        constexpr uint32_t CMPM6 = (1U << 14);  ///< Comparison 6 Match Interrupt Mask
        constexpr uint32_t CMPM7 = (1U << 15);  ///< Comparison 7 Match Interrupt Mask
        constexpr uint32_t CMPU0 = (1U << 16);  ///< Comparison 0 Update Interrupt Mask
        constexpr uint32_t CMPU1 = (1U << 17);  ///< Comparison 1 Update Interrupt Mask
        constexpr uint32_t CMPU2 = (1U << 18);  ///< Comparison 2 Update Interrupt Mask
        constexpr uint32_t CMPU3 = (1U << 19);  ///< Comparison 3 Update Interrupt Mask
        constexpr uint32_t CMPU4 = (1U << 20);  ///< Comparison 4 Update Interrupt Mask
        constexpr uint32_t CMPU5 = (1U << 21);  ///< Comparison 5 Update Interrupt Mask
        constexpr uint32_t CMPU6 = (1U << 22);  ///< Comparison 6 Update Interrupt Mask
        constexpr uint32_t CMPU7 = (1U << 23);  ///< Comparison 7 Update Interrupt Mask
    }

    /// ISR2 Register bits
    namespace isr2_bits {
        constexpr uint32_t WRDY = (1U << 0);  ///< Write Ready for Synchronous Channels Update
        constexpr uint32_t UNRE = (1U << 3);  ///< Synchronous Channels Update Underrun Error
        constexpr uint32_t CMPM0 = (1U << 8);  ///< Comparison 0 Match
        constexpr uint32_t CMPM1 = (1U << 9);  ///< Comparison 1 Match
        constexpr uint32_t CMPM2 = (1U << 10);  ///< Comparison 2 Match
        constexpr uint32_t CMPM3 = (1U << 11);  ///< Comparison 3 Match
        constexpr uint32_t CMPM4 = (1U << 12);  ///< Comparison 4 Match
        constexpr uint32_t CMPM5 = (1U << 13);  ///< Comparison 5 Match
        constexpr uint32_t CMPM6 = (1U << 14);  ///< Comparison 6 Match
        constexpr uint32_t CMPM7 = (1U << 15);  ///< Comparison 7 Match
        constexpr uint32_t CMPU0 = (1U << 16);  ///< Comparison 0 Update
        constexpr uint32_t CMPU1 = (1U << 17);  ///< Comparison 1 Update
        constexpr uint32_t CMPU2 = (1U << 18);  ///< Comparison 2 Update
        constexpr uint32_t CMPU3 = (1U << 19);  ///< Comparison 3 Update
        constexpr uint32_t CMPU4 = (1U << 20);  ///< Comparison 4 Update
        constexpr uint32_t CMPU5 = (1U << 21);  ///< Comparison 5 Update
        constexpr uint32_t CMPU6 = (1U << 22);  ///< Comparison 6 Update
        constexpr uint32_t CMPU7 = (1U << 23);  ///< Comparison 7 Update
    }

    /// OOV Register bits
    namespace oov_bits {
        constexpr uint32_t OOVH0 = (1U << 0);  ///< Output Override Value for PWMH output of the channel 0
        constexpr uint32_t OOVH1 = (1U << 1);  ///< Output Override Value for PWMH output of the channel 1
        constexpr uint32_t OOVH2 = (1U << 2);  ///< Output Override Value for PWMH output of the channel 2
        constexpr uint32_t OOVH3 = (1U << 3);  ///< Output Override Value for PWMH output of the channel 3
        constexpr uint32_t OOVL0 = (1U << 16);  ///< Output Override Value for PWML output of the channel 0
        constexpr uint32_t OOVL1 = (1U << 17);  ///< Output Override Value for PWML output of the channel 1
        constexpr uint32_t OOVL2 = (1U << 18);  ///< Output Override Value for PWML output of the channel 2
        constexpr uint32_t OOVL3 = (1U << 19);  ///< Output Override Value for PWML output of the channel 3
    }

    /// OS Register bits
    namespace os_bits {
        constexpr uint32_t OSH0 = (1U << 0);  ///< Output Selection for PWMH output of the channel 0
        constexpr uint32_t OSH1 = (1U << 1);  ///< Output Selection for PWMH output of the channel 1
        constexpr uint32_t OSH2 = (1U << 2);  ///< Output Selection for PWMH output of the channel 2
        constexpr uint32_t OSH3 = (1U << 3);  ///< Output Selection for PWMH output of the channel 3
        constexpr uint32_t OSL0 = (1U << 16);  ///< Output Selection for PWML output of the channel 0
        constexpr uint32_t OSL1 = (1U << 17);  ///< Output Selection for PWML output of the channel 1
        constexpr uint32_t OSL2 = (1U << 18);  ///< Output Selection for PWML output of the channel 2
        constexpr uint32_t OSL3 = (1U << 19);  ///< Output Selection for PWML output of the channel 3
    }

    /// OSS Register bits
    namespace oss_bits {
        constexpr uint32_t OSSH0 = (1U << 0);  ///< Output Selection Set for PWMH output of the channel 0
        constexpr uint32_t OSSH1 = (1U << 1);  ///< Output Selection Set for PWMH output of the channel 1
        constexpr uint32_t OSSH2 = (1U << 2);  ///< Output Selection Set for PWMH output of the channel 2
        constexpr uint32_t OSSH3 = (1U << 3);  ///< Output Selection Set for PWMH output of the channel 3
        constexpr uint32_t OSSL0 = (1U << 16);  ///< Output Selection Set for PWML output of the channel 0
        constexpr uint32_t OSSL1 = (1U << 17);  ///< Output Selection Set for PWML output of the channel 1
        constexpr uint32_t OSSL2 = (1U << 18);  ///< Output Selection Set for PWML output of the channel 2
        constexpr uint32_t OSSL3 = (1U << 19);  ///< Output Selection Set for PWML output of the channel 3
    }

    /// OSC Register bits
    namespace osc_bits {
        constexpr uint32_t OSCH0 = (1U << 0);  ///< Output Selection Clear for PWMH output of the channel 0
        constexpr uint32_t OSCH1 = (1U << 1);  ///< Output Selection Clear for PWMH output of the channel 1
        constexpr uint32_t OSCH2 = (1U << 2);  ///< Output Selection Clear for PWMH output of the channel 2
        constexpr uint32_t OSCH3 = (1U << 3);  ///< Output Selection Clear for PWMH output of the channel 3
        constexpr uint32_t OSCL0 = (1U << 16);  ///< Output Selection Clear for PWML output of the channel 0
        constexpr uint32_t OSCL1 = (1U << 17);  ///< Output Selection Clear for PWML output of the channel 1
        constexpr uint32_t OSCL2 = (1U << 18);  ///< Output Selection Clear for PWML output of the channel 2
        constexpr uint32_t OSCL3 = (1U << 19);  ///< Output Selection Clear for PWML output of the channel 3
    }

    /// OSSUPD Register bits
    namespace ossupd_bits {
        constexpr uint32_t OSSUPH0 = (1U << 0);  ///< Output Selection Set for PWMH output of the channel 0
        constexpr uint32_t OSSUPH1 = (1U << 1);  ///< Output Selection Set for PWMH output of the channel 1
        constexpr uint32_t OSSUPH2 = (1U << 2);  ///< Output Selection Set for PWMH output of the channel 2
        constexpr uint32_t OSSUPH3 = (1U << 3);  ///< Output Selection Set for PWMH output of the channel 3
        constexpr uint32_t OSSUPL0 = (1U << 16);  ///< Output Selection Set for PWML output of the channel 0
        constexpr uint32_t OSSUPL1 = (1U << 17);  ///< Output Selection Set for PWML output of the channel 1
        constexpr uint32_t OSSUPL2 = (1U << 18);  ///< Output Selection Set for PWML output of the channel 2
        constexpr uint32_t OSSUPL3 = (1U << 19);  ///< Output Selection Set for PWML output of the channel 3
    }

    /// OSCUPD Register bits
    namespace oscupd_bits {
        constexpr uint32_t OSCUPH0 = (1U << 0);  ///< Output Selection Clear for PWMH output of the channel 0
        constexpr uint32_t OSCUPH1 = (1U << 1);  ///< Output Selection Clear for PWMH output of the channel 1
        constexpr uint32_t OSCUPH2 = (1U << 2);  ///< Output Selection Clear for PWMH output of the channel 2
        constexpr uint32_t OSCUPH3 = (1U << 3);  ///< Output Selection Clear for PWMH output of the channel 3
        constexpr uint32_t OSCUPL0 = (1U << 16);  ///< Output Selection Clear for PWML output of the channel 0
        constexpr uint32_t OSCUPL1 = (1U << 17);  ///< Output Selection Clear for PWML output of the channel 1
        constexpr uint32_t OSCUPL2 = (1U << 18);  ///< Output Selection Clear for PWML output of the channel 2
        constexpr uint32_t OSCUPL3 = (1U << 19);  ///< Output Selection Clear for PWML output of the channel 3
    }

    /// FMR Register bits
    namespace fmr_bits {
        constexpr uint32_t FPOL = (8 << 0);  ///< Fault Polarity
        constexpr uint32_t FMOD = (8 << 8);  ///< Fault Activation Mode
        constexpr uint32_t FFIL = (8 << 16);  ///< Fault Filtering
    }

    /// FSR Register bits
    namespace fsr_bits {
        constexpr uint32_t FIV = (8 << 0);  ///< Fault Input Value
        constexpr uint32_t FS = (8 << 8);  ///< Fault Status
    }

    /// FCR Register bits
    namespace fcr_bits {
        constexpr uint32_t FCLR = (8 << 0);  ///< Fault Clear
    }

    /// FPV1 Register bits
    namespace fpv1_bits {
        constexpr uint32_t FPVH0 = (1U << 0);  ///< Fault Protection Value for PWMH output on channel 0
        constexpr uint32_t FPVH1 = (1U << 1);  ///< Fault Protection Value for PWMH output on channel 1
        constexpr uint32_t FPVH2 = (1U << 2);  ///< Fault Protection Value for PWMH output on channel 2
        constexpr uint32_t FPVH3 = (1U << 3);  ///< Fault Protection Value for PWMH output on channel 3
        constexpr uint32_t FPVL0 = (1U << 16);  ///< Fault Protection Value for PWML output on channel 0
        constexpr uint32_t FPVL1 = (1U << 17);  ///< Fault Protection Value for PWML output on channel 1
        constexpr uint32_t FPVL2 = (1U << 18);  ///< Fault Protection Value for PWML output on channel 2
        constexpr uint32_t FPVL3 = (1U << 19);  ///< Fault Protection Value for PWML output on channel 3
    }

    /// FPE Register bits
    namespace fpe_bits {
        constexpr uint32_t FPE0 = (8 << 0);  ///< Fault Protection Enable for channel 0
        constexpr uint32_t FPE1 = (8 << 8);  ///< Fault Protection Enable for channel 1
        constexpr uint32_t FPE2 = (8 << 16);  ///< Fault Protection Enable for channel 2
        constexpr uint32_t FPE3 = (8 << 24);  ///< Fault Protection Enable for channel 3
    }

    /// ELMR__ Register bits
    namespace elmr___bits {
        constexpr uint32_t CSEL0 = (1U << 0);  ///< Comparison 0 Selection
        constexpr uint32_t CSEL1 = (1U << 1);  ///< Comparison 1 Selection
        constexpr uint32_t CSEL2 = (1U << 2);  ///< Comparison 2 Selection
        constexpr uint32_t CSEL3 = (1U << 3);  ///< Comparison 3 Selection
        constexpr uint32_t CSEL4 = (1U << 4);  ///< Comparison 4 Selection
        constexpr uint32_t CSEL5 = (1U << 5);  ///< Comparison 5 Selection
        constexpr uint32_t CSEL6 = (1U << 6);  ///< Comparison 6 Selection
        constexpr uint32_t CSEL7 = (1U << 7);  ///< Comparison 7 Selection
    }

    /// SSPR Register bits
    namespace sspr_bits {
        constexpr uint32_t SPRD = (24 << 0);  ///< Spread Spectrum Limit Value
        constexpr uint32_t SPRDM = (1U << 24);  ///< Spread Spectrum Counter Mode
    }

    /// SSPUP Register bits
    namespace sspup_bits {
        constexpr uint32_t SPRDUP = (24 << 0);  ///< Spread Spectrum Limit Value Update
    }

    /// SMMR Register bits
    namespace smmr_bits {
        constexpr uint32_t GCEN0 = (1U << 0);  ///< Gray Count ENable
        constexpr uint32_t GCEN1 = (1U << 1);  ///< Gray Count ENable
        constexpr uint32_t DOWN0 = (1U << 16);  ///< DOWN Count
        constexpr uint32_t DOWN1 = (1U << 17);  ///< DOWN Count
    }

    /// FPV2 Register bits
    namespace fpv2_bits {
        constexpr uint32_t FPZH0 = (1U << 0);  ///< Fault Protection to Hi-Z for PWMH output on channel 0
        constexpr uint32_t FPZH1 = (1U << 1);  ///< Fault Protection to Hi-Z for PWMH output on channel 1
        constexpr uint32_t FPZH2 = (1U << 2);  ///< Fault Protection to Hi-Z for PWMH output on channel 2
        constexpr uint32_t FPZH3 = (1U << 3);  ///< Fault Protection to Hi-Z for PWMH output on channel 3
        constexpr uint32_t FPZL0 = (1U << 16);  ///< Fault Protection to Hi-Z for PWML output on channel 0
        constexpr uint32_t FPZL1 = (1U << 17);  ///< Fault Protection to Hi-Z for PWML output on channel 1
        constexpr uint32_t FPZL2 = (1U << 18);  ///< Fault Protection to Hi-Z for PWML output on channel 2
        constexpr uint32_t FPZL3 = (1U << 19);  ///< Fault Protection to Hi-Z for PWML output on channel 3
    }

    /// WPCR Register bits
    namespace wpcr_bits {
        constexpr uint32_t WPCMD = (2 << 0);  ///< Write Protection Command
        constexpr uint32_t WPRG0 = (1U << 2);  ///< Write Protection Register Group 0
        constexpr uint32_t WPRG1 = (1U << 3);  ///< Write Protection Register Group 1
        constexpr uint32_t WPRG2 = (1U << 4);  ///< Write Protection Register Group 2
        constexpr uint32_t WPRG3 = (1U << 5);  ///< Write Protection Register Group 3
        constexpr uint32_t WPRG4 = (1U << 6);  ///< Write Protection Register Group 4
        constexpr uint32_t WPRG5 = (1U << 7);  ///< Write Protection Register Group 5
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPSWS0 = (1U << 0);  ///< Write Protect SW Status
        constexpr uint32_t WPSWS1 = (1U << 1);  ///< Write Protect SW Status
        constexpr uint32_t WPSWS2 = (1U << 2);  ///< Write Protect SW Status
        constexpr uint32_t WPSWS3 = (1U << 3);  ///< Write Protect SW Status
        constexpr uint32_t WPSWS4 = (1U << 4);  ///< Write Protect SW Status
        constexpr uint32_t WPSWS5 = (1U << 5);  ///< Write Protect SW Status
        constexpr uint32_t WPVS = (1U << 7);  ///< Write Protect Violation Status
        constexpr uint32_t WPHWS0 = (1U << 8);  ///< Write Protect HW Status
        constexpr uint32_t WPHWS1 = (1U << 9);  ///< Write Protect HW Status
        constexpr uint32_t WPHWS2 = (1U << 10);  ///< Write Protect HW Status
        constexpr uint32_t WPHWS3 = (1U << 11);  ///< Write Protect HW Status
        constexpr uint32_t WPHWS4 = (1U << 12);  ///< Write Protect HW Status
        constexpr uint32_t WPHWS5 = (1U << 13);  ///< Write Protect HW Status
        constexpr uint32_t WPVSRC = (16 << 16);  ///< Write Protect Violation Source
    }

    /// CMPV Register bits
    namespace cmpv_bits {
        constexpr uint32_t CV = (24 << 0);  ///< Comparison x Value
        constexpr uint32_t CVM = (1U << 24);  ///< Comparison x Value Mode
    }

    /// CMPVUPD Register bits
    namespace cmpvupd_bits {
        constexpr uint32_t CVUPD = (24 << 0);  ///< Comparison x Value Update
        constexpr uint32_t CVMUPD = (1U << 24);  ///< Comparison x Value Mode Update
    }

    /// CMPM Register bits
    namespace cmpm_bits {
        constexpr uint32_t CEN = (1U << 0);  ///< Comparison x Enable
        constexpr uint32_t CTR = (4 << 4);  ///< Comparison x Trigger
        constexpr uint32_t CPR = (4 << 8);  ///< Comparison x Period
        constexpr uint32_t CPRCNT = (4 << 12);  ///< Comparison x Period Counter
        constexpr uint32_t CUPR = (4 << 16);  ///< Comparison x Update Period
        constexpr uint32_t CUPRCNT = (4 << 20);  ///< Comparison x Update Period Counter
    }

    /// CMPMUPD Register bits
    namespace cmpmupd_bits {
        constexpr uint32_t CENUPD = (1U << 0);  ///< Comparison x Enable Update
        constexpr uint32_t CTRUPD = (4 << 4);  ///< Comparison x Trigger Update
        constexpr uint32_t CPRUPD = (4 << 8);  ///< Comparison x Period Update
        constexpr uint32_t CUPRUPD = (4 << 16);  ///< Comparison x Update Period Update
    }

    /// CMR Register bits
    namespace cmr_bits {
        constexpr uint32_t CPRE = (4 << 0);  ///< Channel Pre-scaler
        constexpr uint32_t CALG = (1U << 8);  ///< Channel Alignment
        constexpr uint32_t CPOL = (1U << 9);  ///< Channel Polarity
        constexpr uint32_t CES = (1U << 10);  ///< Counter Event Selection
        constexpr uint32_t UPDS = (1U << 11);  ///< Update Selection
        constexpr uint32_t DPOLI = (1U << 12);  ///< Disabled Polarity Inverted
        constexpr uint32_t TCTS = (1U << 13);  ///< Timer Counter Trigger Selection
        constexpr uint32_t DTE = (1U << 16);  ///< Dead-Time Generator Enable
        constexpr uint32_t DTHI = (1U << 17);  ///< Dead-Time PWMHx Output Inverted
        constexpr uint32_t DTLI = (1U << 18);  ///< Dead-Time PWMLx Output Inverted
        constexpr uint32_t PPM = (1U << 19);  ///< Push-Pull Mode
    }

    /// CDTY Register bits
    namespace cdty_bits {
        constexpr uint32_t CDTY = (24 << 0);  ///< Channel Duty-Cycle
    }

    /// CDTYUPD Register bits
    namespace cdtyupd_bits {
        constexpr uint32_t CDTYUPD = (24 << 0);  ///< Channel Duty-Cycle Update
    }

    /// CPRD Register bits
    namespace cprd_bits {
        constexpr uint32_t CPRD = (24 << 0);  ///< Channel Period
    }

    /// CPRDUPD Register bits
    namespace cprdupd_bits {
        constexpr uint32_t CPRDUPD = (24 << 0);  ///< Channel Period Update
    }

    /// CCNT Register bits
    namespace ccnt_bits {
        constexpr uint32_t CNT = (24 << 0);  ///< Channel Counter Register
    }

    /// DT Register bits
    namespace dt_bits {
        constexpr uint32_t DTH = (16 << 0);  ///< Dead-Time Value for PWMHx Output
        constexpr uint32_t DTL = (16 << 16);  ///< Dead-Time Value for PWMLx Output
    }

    /// DTUPD Register bits
    namespace dtupd_bits {
        constexpr uint32_t DTHUPD = (16 << 0);  ///< Dead-Time Value Update for PWMHx Output
        constexpr uint32_t DTLUPD = (16 << 16);  ///< Dead-Time Value Update for PWMLx Output
    }

    /// CMUPD0 Register bits
    namespace cmupd0_bits {
        constexpr uint32_t CPOLUP = (1U << 9);  ///< Channel Polarity Update
        constexpr uint32_t CPOLINVUP = (1U << 13);  ///< Channel Polarity Inversion Update
    }

    /// CMUPD1 Register bits
    namespace cmupd1_bits {
        constexpr uint32_t CPOLUP = (1U << 9);  ///< Channel Polarity Update
        constexpr uint32_t CPOLINVUP = (1U << 13);  ///< Channel Polarity Inversion Update
    }

    /// ETRG1 Register bits
    namespace etrg1_bits {
        constexpr uint32_t MAXCNT = (24 << 0);  ///< Maximum Counter value
        constexpr uint32_t TRGMODE = (2 << 24);  ///< External Trigger Mode
        constexpr uint32_t TRGEDGE = (1U << 28);  ///< Edge Selection
        constexpr uint32_t TRGFILT = (1U << 29);  ///< Filtered input
        constexpr uint32_t TRGSRC = (1U << 30);  ///< Trigger Source
        constexpr uint32_t RFEN = (1U << 31);  ///< Recoverable Fault Enable
    }

    /// LEBR1 Register bits
    namespace lebr1_bits {
        constexpr uint32_t LEBDELAY = (7 << 0);  ///< Leading-Edge Blanking Delay for TRGINx
        constexpr uint32_t PWMLFEN = (1U << 16);  ///< PWML Falling Edge Enable
        constexpr uint32_t PWMLREN = (1U << 17);  ///< PWML Rising Edge Enable
        constexpr uint32_t PWMHFEN = (1U << 18);  ///< PWMH Falling Edge Enable
        constexpr uint32_t PWMHREN = (1U << 19);  ///< PWMH Rising Edge Enable
    }

    /// CMUPD2 Register bits
    namespace cmupd2_bits {
        constexpr uint32_t CPOLUP = (1U << 9);  ///< Channel Polarity Update
        constexpr uint32_t CPOLINVUP = (1U << 13);  ///< Channel Polarity Inversion Update
    }

    /// ETRG2 Register bits
    namespace etrg2_bits {
        constexpr uint32_t MAXCNT = (24 << 0);  ///< Maximum Counter value
        constexpr uint32_t TRGMODE = (2 << 24);  ///< External Trigger Mode
        constexpr uint32_t TRGEDGE = (1U << 28);  ///< Edge Selection
        constexpr uint32_t TRGFILT = (1U << 29);  ///< Filtered input
        constexpr uint32_t TRGSRC = (1U << 30);  ///< Trigger Source
        constexpr uint32_t RFEN = (1U << 31);  ///< Recoverable Fault Enable
    }

    /// LEBR2 Register bits
    namespace lebr2_bits {
        constexpr uint32_t LEBDELAY = (7 << 0);  ///< Leading-Edge Blanking Delay for TRGINx
        constexpr uint32_t PWMLFEN = (1U << 16);  ///< PWML Falling Edge Enable
        constexpr uint32_t PWMLREN = (1U << 17);  ///< PWML Rising Edge Enable
        constexpr uint32_t PWMHFEN = (1U << 18);  ///< PWMH Falling Edge Enable
        constexpr uint32_t PWMHREN = (1U << 19);  ///< PWMH Rising Edge Enable
    }

    /// CMUPD3 Register bits
    namespace cmupd3_bits {
        constexpr uint32_t CPOLUP = (1U << 9);  ///< Channel Polarity Update
        constexpr uint32_t CPOLINVUP = (1U << 13);  ///< Channel Polarity Inversion Update
    }

}

// ============================================================================
// SPI Peripheral
// ============================================================================

namespace spi {
    /// Base addresses
    constexpr uint32_t QSPI_BASE = 0x4007C000;
    constexpr uint32_t SPI0_BASE = 0x40008000;
    constexpr uint32_t SPI1_BASE = 0x40058000;

    /// SPI Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t RDR;  ///< Offset: 0x08 - Receive Data Register
        volatile uint32_t TDR;  ///< Offset: 0x0C - Transmit Data Register
        volatile uint32_t SR;  ///< Offset: 0x10 - Status Register
        volatile uint32_t IER;  ///< Offset: 0x14 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x18 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x1C - Interrupt Mask Register
        volatile uint32_t SCR;  ///< Offset: 0x20 - Serial Clock Register
        volatile uint32_t IAR;  ///< Offset: 0x30 - Instruction Address Register
        volatile uint32_t ICR;  ///< Offset: 0x34 - Instruction Code Register
        volatile uint32_t IFR;  ///< Offset: 0x38 - Instruction Frame Register
        volatile uint32_t SMR;  ///< Offset: 0x40 - Scrambling Mode Register
        volatile uint32_t SKR;  ///< Offset: 0x44 - Scrambling Key Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* QSPI = reinterpret_cast<Registers*>(QSPI_BASE);
    inline Registers* SPI0 = reinterpret_cast<Registers*>(SPI0_BASE);
    inline Registers* SPI1 = reinterpret_cast<Registers*>(SPI1_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t QSPIEN = (1U << 0);  ///< QSPI Enable
        constexpr uint32_t QSPIDIS = (1U << 1);  ///< QSPI Disable
        constexpr uint32_t SWRST = (1U << 7);  ///< QSPI Software Reset
        constexpr uint32_t LASTXFER = (1U << 24);  ///< Last Transfer
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t SMM = (1U << 0);  ///< Serial Memory Mode
        constexpr uint32_t LLB = (1U << 1);  ///< Local Loopback Enable
        constexpr uint32_t WDRBT = (1U << 2);  ///< Wait Data Read Before Transfer
        constexpr uint32_t CSMODE = (2 << 4);  ///< Chip Select Mode
        constexpr uint32_t NBBITS = (4 << 8);  ///< Number Of Bits Per Transfer
        constexpr uint32_t DLYBCT = (8 << 16);  ///< Delay Between Consecutive Transfers
        constexpr uint32_t DLYCS = (8 << 24);  ///< Minimum Inactive QCS Delay
    }

    /// RDR Register bits
    namespace rdr_bits {
        constexpr uint32_t RD = (16 << 0);  ///< Receive Data
    }

    /// TDR Register bits
    namespace tdr_bits {
        constexpr uint32_t TD = (16 << 0);  ///< Transmit Data
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t RDRF = (1U << 0);  ///< Receive Data Register Full (cleared by reading SPI_RDR)
        constexpr uint32_t TDRE = (1U << 1);  ///< Transmit Data Register Empty (cleared by writing SPI_TDR)
        constexpr uint32_t TXEMPTY = (1U << 2);  ///< Transmission Registers Empty (cleared by writing SPI_TDR)
        constexpr uint32_t OVRES = (1U << 3);  ///< Overrun Error Status (cleared on read)
        constexpr uint32_t CSR = (1U << 8);  ///< Chip Select Rise (cleared on read)
        constexpr uint32_t CSS = (1U << 9);  ///< Chip Select Status
        constexpr uint32_t INSTRE = (1U << 10);  ///< Instruction End Status (cleared on read)
        constexpr uint32_t QSPIENS = (1U << 24);  ///< QSPI Enable Status
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t RDRF = (1U << 0);  ///< Receive Data Register Full Interrupt Enable
        constexpr uint32_t TDRE = (1U << 1);  ///< Transmit Data Register Empty Interrupt Enable
        constexpr uint32_t TXEMPTY = (1U << 2);  ///< Transmission Registers Empty Enable
        constexpr uint32_t OVRES = (1U << 3);  ///< Overrun Error Interrupt Enable
        constexpr uint32_t CSR = (1U << 8);  ///< Chip Select Rise Interrupt Enable
        constexpr uint32_t CSS = (1U << 9);  ///< Chip Select Status Interrupt Enable
        constexpr uint32_t INSTRE = (1U << 10);  ///< Instruction End Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t RDRF = (1U << 0);  ///< Receive Data Register Full Interrupt Disable
        constexpr uint32_t TDRE = (1U << 1);  ///< Transmit Data Register Empty Interrupt Disable
        constexpr uint32_t TXEMPTY = (1U << 2);  ///< Transmission Registers Empty Disable
        constexpr uint32_t OVRES = (1U << 3);  ///< Overrun Error Interrupt Disable
        constexpr uint32_t CSR = (1U << 8);  ///< Chip Select Rise Interrupt Disable
        constexpr uint32_t CSS = (1U << 9);  ///< Chip Select Status Interrupt Disable
        constexpr uint32_t INSTRE = (1U << 10);  ///< Instruction End Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t RDRF = (1U << 0);  ///< Receive Data Register Full Interrupt Mask
        constexpr uint32_t TDRE = (1U << 1);  ///< Transmit Data Register Empty Interrupt Mask
        constexpr uint32_t TXEMPTY = (1U << 2);  ///< Transmission Registers Empty Mask
        constexpr uint32_t OVRES = (1U << 3);  ///< Overrun Error Interrupt Mask
        constexpr uint32_t CSR = (1U << 8);  ///< Chip Select Rise Interrupt Mask
        constexpr uint32_t CSS = (1U << 9);  ///< Chip Select Status Interrupt Mask
        constexpr uint32_t INSTRE = (1U << 10);  ///< Instruction End Interrupt Mask
    }

    /// SCR Register bits
    namespace scr_bits {
        constexpr uint32_t CPOL = (1U << 0);  ///< Clock Polarity
        constexpr uint32_t CPHA = (1U << 1);  ///< Clock Phase
        constexpr uint32_t SCBR = (8 << 8);  ///< Serial Clock Baud Rate
        constexpr uint32_t DLYBS = (8 << 16);  ///< Delay Before QSCK
    }

    /// IAR Register bits
    namespace iar_bits {
        constexpr uint32_t ADDR = (32 << 0);  ///< Address
    }

    /// ICR Register bits
    namespace icr_bits {
        constexpr uint32_t INST = (8 << 0);  ///< Instruction Code
        constexpr uint32_t OPT = (8 << 16);  ///< Option Code
    }

    /// IFR Register bits
    namespace ifr_bits {
        constexpr uint32_t WIDTH = (3 << 0);  ///< Width of Instruction Code, Address, Option Code and Data
        constexpr uint32_t INSTEN = (1U << 4);  ///< Instruction Enable
        constexpr uint32_t ADDREN = (1U << 5);  ///< Address Enable
        constexpr uint32_t OPTEN = (1U << 6);  ///< Option Enable
        constexpr uint32_t DATAEN = (1U << 7);  ///< Data Enable
        constexpr uint32_t OPTL = (2 << 8);  ///< Option Code Length
        constexpr uint32_t ADDRL = (1U << 10);  ///< Address Length
        constexpr uint32_t TFRTYP = (2 << 12);  ///< Data Transfer Type
        constexpr uint32_t CRM = (1U << 14);  ///< Continuous Read Mode
        constexpr uint32_t NBDUM = (5 << 16);  ///< Number Of Dummy Cycles
    }

    /// SMR Register bits
    namespace smr_bits {
        constexpr uint32_t SCREN = (1U << 0);  ///< Scrambling/Unscrambling Enable
        constexpr uint32_t RVDIS = (1U << 1);  ///< Scrambling/Unscrambling Random Value Disable
    }

    /// SKR Register bits
    namespace skr_bits {
        constexpr uint32_t USRK = (32 << 0);  ///< Scrambling User Key
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (8 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// RSTC Peripheral
// ============================================================================

namespace rstc {
    /// Base addresses
    constexpr uint32_t RSTC_BASE = 0x400E1800;

    /// RSTC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t SR;  ///< Offset: 0x04 - Status Register
        volatile uint32_t MR;  ///< Offset: 0x08 - Mode Register
    };

    /// Peripheral instances
    inline Registers* RSTC = reinterpret_cast<Registers*>(RSTC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t PROCRST = (1U << 0);  ///< Processor Reset
        constexpr uint32_t EXTRST = (1U << 3);  ///< External Reset
        constexpr uint32_t KEY = (8 << 24);  ///< System Reset Key
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t URSTS = (1U << 0);  ///< User Reset Status
        constexpr uint32_t RSTTYP = (3 << 8);  ///< Reset Type
        constexpr uint32_t NRSTL = (1U << 16);  ///< NRST Pin Level
        constexpr uint32_t SRCMP = (1U << 17);  ///< Software Reset Command in Progress
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t URSTEN = (1U << 0);  ///< User Reset Enable
        constexpr uint32_t URSTIEN = (1U << 4);  ///< User Reset Interrupt Enable
        constexpr uint32_t ERSTL = (4 << 8);  ///< External Reset Length
        constexpr uint32_t KEY = (8 << 24);  ///< Write Access Password
    }

}

// ============================================================================
// WDG Peripheral
// ============================================================================

namespace wdg {
    /// Base addresses
    constexpr uint32_t RSWDT_BASE = 0x400E1900;
    constexpr uint32_t WDT_BASE = 0x400E1850;

    /// WDG Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t SR;  ///< Offset: 0x08 - Status Register
    };

    /// Peripheral instances
    inline Registers* RSWDT = reinterpret_cast<Registers*>(RSWDT_BASE);
    inline Registers* WDT = reinterpret_cast<Registers*>(WDT_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t WDRSTT = (1U << 0);  ///< Watchdog Restart
        constexpr uint32_t KEY = (8 << 24);  ///< Password
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t WDV = (12 << 0);  ///< Watchdog Counter Value
        constexpr uint32_t WDFIEN = (1U << 12);  ///< Watchdog Fault Interrupt Enable
        constexpr uint32_t WDRSTEN = (1U << 13);  ///< Watchdog Reset Enable
        constexpr uint32_t WDDIS = (1U << 15);  ///< Watchdog Disable
        constexpr uint32_t ALLONES = (12 << 16);  ///< Must Always Be Written with 0xFFF
        constexpr uint32_t WDDBGHLT = (1U << 28);  ///< Watchdog Debug Halt
        constexpr uint32_t WDIDLEHLT = (1U << 29);  ///< Watchdog Idle Halt
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t WDUNF = (1U << 0);  ///< Watchdog Underflow
    }

}

// ============================================================================
// RTC Peripheral
// ============================================================================

namespace rtc {
    /// Base addresses
    constexpr uint32_t RTC_BASE = 0x400E1860;

    /// RTC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t TIMR;  ///< Offset: 0x08 - Time Register
        volatile uint32_t CALR;  ///< Offset: 0x0C - Calendar Register
        volatile uint32_t TIMALR;  ///< Offset: 0x10 - Time Alarm Register
        volatile uint32_t CALALR;  ///< Offset: 0x14 - Calendar Alarm Register
        volatile uint32_t SR;  ///< Offset: 0x18 - Status Register
        volatile uint32_t SCCR;  ///< Offset: 0x1C - Status Clear Command Register
        volatile uint32_t IER;  ///< Offset: 0x20 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x24 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x28 - Interrupt Mask Register
        volatile uint32_t VER;  ///< Offset: 0x2C - Valid Entry Register
    };

    /// Peripheral instances
    inline Registers* RTC = reinterpret_cast<Registers*>(RTC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t UPDTIM = (1U << 0);  ///< Update Request Time Register
        constexpr uint32_t UPDCAL = (1U << 1);  ///< Update Request Calendar Register
        constexpr uint32_t TIMEVSEL = (2 << 8);  ///< Time Event Selection
        constexpr uint32_t CALEVSEL = (2 << 16);  ///< Calendar Event Selection
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t HRMOD = (1U << 0);  ///< 12-/24-hour Mode
        constexpr uint32_t PERSIAN = (1U << 1);  ///< PERSIAN Calendar
        constexpr uint32_t NEGPPM = (1U << 4);  ///< NEGative PPM Correction
        constexpr uint32_t CORRECTION = (7 << 8);  ///< Slow Clock Correction
        constexpr uint32_t HIGHPPM = (1U << 15);  ///< HIGH PPM Correction
        constexpr uint32_t OUT0 = (3 << 16);  ///< RTCOUT0 OutputSource Selection
        constexpr uint32_t OUT1 = (3 << 20);  ///< RTCOUT1 Output Source Selection
        constexpr uint32_t THIGH = (3 << 24);  ///< High Duration of the Output Pulse
        constexpr uint32_t TPERIOD = (2 << 28);  ///< Period of the Output Pulse
    }

    /// TIMR Register bits
    namespace timr_bits {
        constexpr uint32_t SEC = (7 << 0);  ///< Current Second
        constexpr uint32_t MIN = (7 << 8);  ///< Current Minute
        constexpr uint32_t HOUR = (6 << 16);  ///< Current Hour
        constexpr uint32_t AMPM = (1U << 22);  ///< Ante Meridiem Post Meridiem Indicator
    }

    /// CALR Register bits
    namespace calr_bits {
        constexpr uint32_t CENT = (7 << 0);  ///< Current Century
        constexpr uint32_t YEAR = (8 << 8);  ///< Current Year
        constexpr uint32_t MONTH = (5 << 16);  ///< Current Month
        constexpr uint32_t DAY = (3 << 21);  ///< Current Day in Current Week
        constexpr uint32_t DATE = (6 << 24);  ///< Current Day in Current Month
    }

    /// TIMALR Register bits
    namespace timalr_bits {
        constexpr uint32_t SEC = (7 << 0);  ///< Second Alarm
        constexpr uint32_t SECEN = (1U << 7);  ///< Second Alarm Enable
        constexpr uint32_t MIN = (7 << 8);  ///< Minute Alarm
        constexpr uint32_t MINEN = (1U << 15);  ///< Minute Alarm Enable
        constexpr uint32_t HOUR = (6 << 16);  ///< Hour Alarm
        constexpr uint32_t AMPM = (1U << 22);  ///< AM/PM Indicator
        constexpr uint32_t HOUREN = (1U << 23);  ///< Hour Alarm Enable
    }

    /// CALALR Register bits
    namespace calalr_bits {
        constexpr uint32_t MONTH = (5 << 16);  ///< Month Alarm
        constexpr uint32_t MTHEN = (1U << 23);  ///< Month Alarm Enable
        constexpr uint32_t DATE = (6 << 24);  ///< Date Alarm
        constexpr uint32_t DATEEN = (1U << 31);  ///< Date Alarm Enable
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t ACKUPD = (1U << 0);  ///< Acknowledge for Update
        constexpr uint32_t ALARM = (1U << 1);  ///< Alarm Flag
        constexpr uint32_t SEC = (1U << 2);  ///< Second Event
        constexpr uint32_t TIMEV = (1U << 3);  ///< Time Event
        constexpr uint32_t CALEV = (1U << 4);  ///< Calendar Event
        constexpr uint32_t TDERR = (1U << 5);  ///< Time and/or Date Free Running Error
    }

    /// SCCR Register bits
    namespace sccr_bits {
        constexpr uint32_t ACKCLR = (1U << 0);  ///< Acknowledge Clear
        constexpr uint32_t ALRCLR = (1U << 1);  ///< Alarm Clear
        constexpr uint32_t SECCLR = (1U << 2);  ///< Second Clear
        constexpr uint32_t TIMCLR = (1U << 3);  ///< Time Clear
        constexpr uint32_t CALCLR = (1U << 4);  ///< Calendar Clear
        constexpr uint32_t TDERRCLR = (1U << 5);  ///< Time and/or Date Free Running Error Clear
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t ACKEN = (1U << 0);  ///< Acknowledge Update Interrupt Enable
        constexpr uint32_t ALREN = (1U << 1);  ///< Alarm Interrupt Enable
        constexpr uint32_t SECEN = (1U << 2);  ///< Second Event Interrupt Enable
        constexpr uint32_t TIMEN = (1U << 3);  ///< Time Event Interrupt Enable
        constexpr uint32_t CALEN = (1U << 4);  ///< Calendar Event Interrupt Enable
        constexpr uint32_t TDERREN = (1U << 5);  ///< Time and/or Date Error Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t ACKDIS = (1U << 0);  ///< Acknowledge Update Interrupt Disable
        constexpr uint32_t ALRDIS = (1U << 1);  ///< Alarm Interrupt Disable
        constexpr uint32_t SECDIS = (1U << 2);  ///< Second Event Interrupt Disable
        constexpr uint32_t TIMDIS = (1U << 3);  ///< Time Event Interrupt Disable
        constexpr uint32_t CALDIS = (1U << 4);  ///< Calendar Event Interrupt Disable
        constexpr uint32_t TDERRDIS = (1U << 5);  ///< Time and/or Date Error Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t ACK = (1U << 0);  ///< Acknowledge Update Interrupt Mask
        constexpr uint32_t ALR = (1U << 1);  ///< Alarm Interrupt Mask
        constexpr uint32_t SEC = (1U << 2);  ///< Second Event Interrupt Mask
        constexpr uint32_t TIM = (1U << 3);  ///< Time Event Interrupt Mask
        constexpr uint32_t CAL = (1U << 4);  ///< Calendar Event Interrupt Mask
        constexpr uint32_t TDERR = (1U << 5);  ///< Time and/or Date Error Mask
    }

    /// VER Register bits
    namespace ver_bits {
        constexpr uint32_t NVTIM = (1U << 0);  ///< Non-valid Time
        constexpr uint32_t NVCAL = (1U << 1);  ///< Non-valid Calendar
        constexpr uint32_t NVTIMALR = (1U << 2);  ///< Non-valid Time Alarm
        constexpr uint32_t NVCALALR = (1U << 3);  ///< Non-valid Calendar Alarm
    }

}

// ============================================================================
// RTT Peripheral
// ============================================================================

namespace rtt {
    /// Base addresses
    constexpr uint32_t RTT_BASE = 0x400E1830;

    /// RTT Register structure
    struct Registers {
        volatile uint32_t MR;  ///< Offset: 0x00 - Mode Register
        volatile uint32_t AR;  ///< Offset: 0x04 - Alarm Register
        volatile uint32_t VR;  ///< Offset: 0x08 - Value Register
        volatile uint32_t SR;  ///< Offset: 0x0C - Status Register
    };

    /// Peripheral instances
    inline Registers* RTT = reinterpret_cast<Registers*>(RTT_BASE);

    // Bit definitions
    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t RTPRES = (16 << 0);  ///< Real-time Timer Prescaler Value
        constexpr uint32_t ALMIEN = (1U << 16);  ///< Alarm Interrupt Enable
        constexpr uint32_t RTTINCIEN = (1U << 17);  ///< Real-time Timer Increment Interrupt Enable
        constexpr uint32_t RTTRST = (1U << 18);  ///< Real-time Timer Restart
        constexpr uint32_t RTTDIS = (1U << 20);  ///< Real-time Timer Disable
        constexpr uint32_t RTC1HZ = (1U << 24);  ///< Real-Time Clock 1Hz Clock Selection
    }

    /// AR Register bits
    namespace ar_bits {
        constexpr uint32_t ALMV = (32 << 0);  ///< Alarm Value
    }

    /// VR Register bits
    namespace vr_bits {
        constexpr uint32_t CRTV = (32 << 0);  ///< Current Real-time Value
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t ALMS = (1U << 0);  ///< Real-time Alarm Status (cleared on read)
        constexpr uint32_t RTTINC = (1U << 1);  ///< Prescaler Roll-over Status (cleared on read)
    }

}

// ============================================================================
// SDRAMC Peripheral
// ============================================================================

namespace sdramc {
    /// Base addresses
    constexpr uint32_t SDRAMC_BASE = 0x40084000;

    /// SDRAMC Register structure
    struct Registers {
        volatile uint32_t MR;  ///< Offset: 0x00 - SDRAMC Mode Register
        volatile uint32_t TR;  ///< Offset: 0x04 - SDRAMC Refresh Timer Register
        volatile uint32_t CR;  ///< Offset: 0x08 - SDRAMC Configuration Register
        volatile uint32_t LPR;  ///< Offset: 0x10 - SDRAMC Low Power Register
        volatile uint32_t IER;  ///< Offset: 0x14 - SDRAMC Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x18 - SDRAMC Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x1C - SDRAMC Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x20 - SDRAMC Interrupt Status Register
        volatile uint32_t MDR;  ///< Offset: 0x24 - SDRAMC Memory Device Register
        volatile uint32_t CFR1;  ///< Offset: 0x28 - SDRAMC Configuration Register 1
        volatile uint32_t OCMS;  ///< Offset: 0x2C - SDRAMC OCMS Register
        volatile uint32_t OCMS_KEY1;  ///< Offset: 0x30 - SDRAMC OCMS KEY1 Register
        volatile uint32_t OCMS_KEY2;  ///< Offset: 0x34 - SDRAMC OCMS KEY2 Register
    };

    /// Peripheral instances
    inline Registers* SDRAMC = reinterpret_cast<Registers*>(SDRAMC_BASE);

    // Bit definitions
    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t MODE = (3 << 0);  ///< SDRAMC Command Mode
    }

    /// TR Register bits
    namespace tr_bits {
        constexpr uint32_t COUNT = (12 << 0);  ///< SDRAMC Refresh Timer Count
    }

    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t NC = (2 << 0);  ///< Number of Column Bits
        constexpr uint32_t NR = (2 << 2);  ///< Number of Row Bits
        constexpr uint32_t NB = (1U << 4);  ///< Number of Banks
        constexpr uint32_t CAS = (2 << 5);  ///< CAS Latency
        constexpr uint32_t DBW = (1U << 7);  ///< Data Bus Width
        constexpr uint32_t TWR = (4 << 8);  ///< Write Recovery Delay
        constexpr uint32_t TRC_TRFC = (4 << 12);  ///< Row Cycle Delay and Row Refresh Cycle
        constexpr uint32_t TRP = (4 << 16);  ///< Row Precharge Delay
        constexpr uint32_t TRCD = (4 << 20);  ///< Row to Column Delay
        constexpr uint32_t TRAS = (4 << 24);  ///< Active to Precharge Delay
        constexpr uint32_t TXSR = (4 << 28);  ///< Exit Self Refresh to Active Delay
    }

    /// LPR Register bits
    namespace lpr_bits {
        constexpr uint32_t LPCB = (2 << 0);  ///< Low-power Configuration Bits
        constexpr uint32_t PASR = (3 << 4);  ///< Partial Array Self-refresh (only for low-power SDRAM)
        constexpr uint32_t TCSR = (2 << 8);  ///< Temperature Compensated Self-Refresh (only for low-power SDRAM)
        constexpr uint32_t DS = (2 << 10);  ///< Drive Strength (only for low-power SDRAM)
        constexpr uint32_t TIMEOUT = (2 << 12);  ///< Time to Define When Low-power Mode Is Enabled
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t RES = (1U << 0);  ///< Refresh Error Status
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t RES = (1U << 0);  ///< Refresh Error Status
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t RES = (1U << 0);  ///< Refresh Error Status
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t RES = (1U << 0);  ///< Refresh Error Status (cleared on read)
    }

    /// MDR Register bits
    namespace mdr_bits {
        constexpr uint32_t MD = (2 << 0);  ///< Memory Device Type
    }

    /// CFR1 Register bits
    namespace cfr1_bits {
        constexpr uint32_t TMRD = (4 << 0);  ///< Load Mode Register Command to Active or Refresh Command
        constexpr uint32_t UNAL = (1U << 8);  ///< Support Unaligned Access
    }

    /// OCMS Register bits
    namespace ocms_bits {
        constexpr uint32_t SDR_SE = (1U << 0);  ///< SDRAM Memory Controller Scrambling Enable
    }

    /// OCMS_KEY1 Register bits
    namespace ocms_key1_bits {
        constexpr uint32_t KEY1 = (32 << 0);  ///< Off-chip Memory Scrambling (OCMS) Key Part 1
    }

    /// OCMS_KEY2 Register bits
    namespace ocms_key2_bits {
        constexpr uint32_t KEY2 = (32 << 0);  ///< Off-chip Memory Scrambling (OCMS) Key Part 2
    }

}

// ============================================================================
// SMC Peripheral
// ============================================================================

namespace smc {
    /// Base addresses
    constexpr uint32_t SMC_BASE = 0x40080000;

    /// SMC Register structure
    struct Registers {
        volatile uint32_t SETUP;  ///< Offset: 0x00 - SMC Setup Register (CS_number = 0)
        volatile uint32_t PULSE;  ///< Offset: 0x04 - SMC Pulse Register (CS_number = 0)
        volatile uint32_t CYCLE;  ///< Offset: 0x08 - SMC Cycle Register (CS_number = 0)
        volatile uint32_t MODE;  ///< Offset: 0x0C - SMC MODE Register (CS_number = 0)
        volatile uint32_t OCMS;  ///< Offset: 0x80 - SMC OCMS MODE Register
        volatile uint32_t KEY1;  ///< Offset: 0x84 - SMC OCMS KEY1 Register
        volatile uint32_t KEY2;  ///< Offset: 0x88 - SMC OCMS KEY2 Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - SMC Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - SMC Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* SMC = reinterpret_cast<Registers*>(SMC_BASE);

    // Bit definitions
    /// SETUP Register bits
    namespace setup_bits {
        constexpr uint32_t NWE_SETUP = (6 << 0);  ///< NWE Setup Length
        constexpr uint32_t NCS_WR_SETUP = (6 << 8);  ///< NCS Setup Length in WRITE Access
        constexpr uint32_t NRD_SETUP = (6 << 16);  ///< NRD Setup Length
        constexpr uint32_t NCS_RD_SETUP = (6 << 24);  ///< NCS Setup Length in READ Access
    }

    /// PULSE Register bits
    namespace pulse_bits {
        constexpr uint32_t NWE_PULSE = (7 << 0);  ///< NWE Pulse Length
        constexpr uint32_t NCS_WR_PULSE = (7 << 8);  ///< NCS Pulse Length in WRITE Access
        constexpr uint32_t NRD_PULSE = (7 << 16);  ///< NRD Pulse Length
        constexpr uint32_t NCS_RD_PULSE = (7 << 24);  ///< NCS Pulse Length in READ Access
    }

    /// CYCLE Register bits
    namespace cycle_bits {
        constexpr uint32_t NWE_CYCLE = (9 << 0);  ///< Total Write Cycle Length
        constexpr uint32_t NRD_CYCLE = (9 << 16);  ///< Total Read Cycle Length
    }

    /// MODE Register bits
    namespace mode_bits {
        constexpr uint32_t READ_MODE = (1U << 0);  ///< Read Mode
        constexpr uint32_t WRITE_MODE = (1U << 1);  ///< Write Mode
        constexpr uint32_t EXNW_MODE = (2 << 4);  ///< NWAIT Mode
        constexpr uint32_t BAT = (1U << 8);  ///< Byte Access Type
        constexpr uint32_t DBW = (1U << 12);  ///< Data Bus Width
        constexpr uint32_t TDF_CYCLES = (4 << 16);  ///< Data Float Time
        constexpr uint32_t TDF_MODE = (1U << 20);  ///< TDF Optimization
        constexpr uint32_t PMEN = (1U << 24);  ///< Page Mode Enabled
        constexpr uint32_t PS = (2 << 28);  ///< Page Size
    }

    /// OCMS Register bits
    namespace ocms_bits {
        constexpr uint32_t SMSE = (1U << 0);  ///< Static Memory Controller Scrambling Enable
        constexpr uint32_t CS0SE = (1U << 8);  ///< Chip Select 0 Scrambling Enable
        constexpr uint32_t CS1SE = (1U << 9);  ///< Chip Select 1 Scrambling Enable
        constexpr uint32_t CS2SE = (1U << 10);  ///< Chip Select 2 Scrambling Enable
        constexpr uint32_t CS3SE = (1U << 11);  ///< Chip Select 3 Scrambling Enable
    }

    /// KEY1 Register bits
    namespace key1_bits {
        constexpr uint32_t KEY1 = (32 << 0);  ///< Off Chip Memory Scrambling (OCMS) Key Part 1
    }

    /// KEY2 Register bits
    namespace key2_bits {
        constexpr uint32_t KEY2 = (32 << 0);  ///< Off Chip Memory Scrambling (OCMS) Key Part 2
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protect Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// SSC Peripheral
// ============================================================================

namespace ssc {
    /// Base addresses
    constexpr uint32_t SSC_BASE = 0x40004000;

    /// SSC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t CMR;  ///< Offset: 0x04 - Clock Mode Register
        volatile uint32_t RCMR;  ///< Offset: 0x10 - Receive Clock Mode Register
        volatile uint32_t RFMR;  ///< Offset: 0x14 - Receive Frame Mode Register
        volatile uint32_t TCMR;  ///< Offset: 0x18 - Transmit Clock Mode Register
        volatile uint32_t TFMR;  ///< Offset: 0x1C - Transmit Frame Mode Register
        volatile uint32_t RHR;  ///< Offset: 0x20 - Receive Holding Register
        volatile uint32_t THR;  ///< Offset: 0x24 - Transmit Holding Register
        volatile uint32_t RSHR;  ///< Offset: 0x30 - Receive Sync. Holding Register
        volatile uint32_t TSHR;  ///< Offset: 0x34 - Transmit Sync. Holding Register
        volatile uint32_t RC0R;  ///< Offset: 0x38 - Receive Compare 0 Register
        volatile uint32_t RC1R;  ///< Offset: 0x3C - Receive Compare 1 Register
        volatile uint32_t SR;  ///< Offset: 0x40 - Status Register
        volatile uint32_t IER;  ///< Offset: 0x44 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x48 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x4C - Interrupt Mask Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* SSC = reinterpret_cast<Registers*>(SSC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t RXEN = (1U << 0);  ///< Receive Enable
        constexpr uint32_t RXDIS = (1U << 1);  ///< Receive Disable
        constexpr uint32_t TXEN = (1U << 8);  ///< Transmit Enable
        constexpr uint32_t TXDIS = (1U << 9);  ///< Transmit Disable
        constexpr uint32_t SWRST = (1U << 15);  ///< Software Reset
    }

    /// CMR Register bits
    namespace cmr_bits {
        constexpr uint32_t DIV = (12 << 0);  ///< Clock Divider
    }

    /// RCMR Register bits
    namespace rcmr_bits {
        constexpr uint32_t CKS = (2 << 0);  ///< Receive Clock Selection
        constexpr uint32_t CKO = (3 << 2);  ///< Receive Clock Output Mode Selection
        constexpr uint32_t CKI = (1U << 5);  ///< Receive Clock Inversion
        constexpr uint32_t CKG = (2 << 6);  ///< Receive Clock Gating Selection
        constexpr uint32_t START = (4 << 8);  ///< Receive Start Selection
        constexpr uint32_t STOP = (1U << 12);  ///< Receive Stop Selection
        constexpr uint32_t STTDLY = (8 << 16);  ///< Receive Start Delay
        constexpr uint32_t PERIOD = (8 << 24);  ///< Receive Period Divider Selection
    }

    /// RFMR Register bits
    namespace rfmr_bits {
        constexpr uint32_t DATLEN = (5 << 0);  ///< Data Length
        constexpr uint32_t LOOP = (1U << 5);  ///< Loop Mode
        constexpr uint32_t MSBF = (1U << 7);  ///< Most Significant Bit First
        constexpr uint32_t DATNB = (4 << 8);  ///< Data Number per Frame
        constexpr uint32_t FSLEN = (4 << 16);  ///< Receive Frame Sync Length
        constexpr uint32_t FSOS = (3 << 20);  ///< Receive Frame Sync Output Selection
        constexpr uint32_t FSEDGE = (1U << 24);  ///< Frame Sync Edge Detection
        constexpr uint32_t FSLEN_EXT = (4 << 28);  ///< FSLEN Field Extension
    }

    /// TCMR Register bits
    namespace tcmr_bits {
        constexpr uint32_t CKS = (2 << 0);  ///< Transmit Clock Selection
        constexpr uint32_t CKO = (3 << 2);  ///< Transmit Clock Output Mode Selection
        constexpr uint32_t CKI = (1U << 5);  ///< Transmit Clock Inversion
        constexpr uint32_t CKG = (2 << 6);  ///< Transmit Clock Gating Selection
        constexpr uint32_t START = (4 << 8);  ///< Transmit Start Selection
        constexpr uint32_t STTDLY = (8 << 16);  ///< Transmit Start Delay
        constexpr uint32_t PERIOD = (8 << 24);  ///< Transmit Period Divider Selection
    }

    /// TFMR Register bits
    namespace tfmr_bits {
        constexpr uint32_t DATLEN = (5 << 0);  ///< Data Length
        constexpr uint32_t DATDEF = (1U << 5);  ///< Data Default Value
        constexpr uint32_t MSBF = (1U << 7);  ///< Most Significant Bit First
        constexpr uint32_t DATNB = (4 << 8);  ///< Data Number per Frame
        constexpr uint32_t FSLEN = (4 << 16);  ///< Transmit Frame Sync Length
        constexpr uint32_t FSOS = (3 << 20);  ///< Transmit Frame Sync Output Selection
        constexpr uint32_t FSDEN = (1U << 23);  ///< Frame Sync Data Enable
        constexpr uint32_t FSEDGE = (1U << 24);  ///< Frame Sync Edge Detection
        constexpr uint32_t FSLEN_EXT = (4 << 28);  ///< FSLEN Field Extension
    }

    /// RHR Register bits
    namespace rhr_bits {
        constexpr uint32_t RDAT = (32 << 0);  ///< Receive Data
    }

    /// THR Register bits
    namespace thr_bits {
        constexpr uint32_t TDAT = (32 << 0);  ///< Transmit Data
    }

    /// RSHR Register bits
    namespace rshr_bits {
        constexpr uint32_t RSDAT = (16 << 0);  ///< Receive Synchronization Data
    }

    /// TSHR Register bits
    namespace tshr_bits {
        constexpr uint32_t TSDAT = (16 << 0);  ///< Transmit Synchronization Data
    }

    /// RC0R Register bits
    namespace rc0r_bits {
        constexpr uint32_t CP0 = (16 << 0);  ///< Receive Compare Data 0
    }

    /// RC1R Register bits
    namespace rc1r_bits {
        constexpr uint32_t CP1 = (16 << 0);  ///< Receive Compare Data 1
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t TXRDY = (1U << 0);  ///< Transmit Ready
        constexpr uint32_t TXEMPTY = (1U << 1);  ///< Transmit Empty
        constexpr uint32_t RXRDY = (1U << 4);  ///< Receive Ready
        constexpr uint32_t OVRUN = (1U << 5);  ///< Receive Overrun
        constexpr uint32_t CP0 = (1U << 8);  ///< Compare 0
        constexpr uint32_t CP1 = (1U << 9);  ///< Compare 1
        constexpr uint32_t TXSYN = (1U << 10);  ///< Transmit Sync
        constexpr uint32_t RXSYN = (1U << 11);  ///< Receive Sync
        constexpr uint32_t TXEN = (1U << 16);  ///< Transmit Enable
        constexpr uint32_t RXEN = (1U << 17);  ///< Receive Enable
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t TXRDY = (1U << 0);  ///< Transmit Ready Interrupt Enable
        constexpr uint32_t TXEMPTY = (1U << 1);  ///< Transmit Empty Interrupt Enable
        constexpr uint32_t RXRDY = (1U << 4);  ///< Receive Ready Interrupt Enable
        constexpr uint32_t OVRUN = (1U << 5);  ///< Receive Overrun Interrupt Enable
        constexpr uint32_t CP0 = (1U << 8);  ///< Compare 0 Interrupt Enable
        constexpr uint32_t CP1 = (1U << 9);  ///< Compare 1 Interrupt Enable
        constexpr uint32_t TXSYN = (1U << 10);  ///< Tx Sync Interrupt Enable
        constexpr uint32_t RXSYN = (1U << 11);  ///< Rx Sync Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t TXRDY = (1U << 0);  ///< Transmit Ready Interrupt Disable
        constexpr uint32_t TXEMPTY = (1U << 1);  ///< Transmit Empty Interrupt Disable
        constexpr uint32_t RXRDY = (1U << 4);  ///< Receive Ready Interrupt Disable
        constexpr uint32_t OVRUN = (1U << 5);  ///< Receive Overrun Interrupt Disable
        constexpr uint32_t CP0 = (1U << 8);  ///< Compare 0 Interrupt Disable
        constexpr uint32_t CP1 = (1U << 9);  ///< Compare 1 Interrupt Disable
        constexpr uint32_t TXSYN = (1U << 10);  ///< Tx Sync Interrupt Enable
        constexpr uint32_t RXSYN = (1U << 11);  ///< Rx Sync Interrupt Enable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t TXRDY = (1U << 0);  ///< Transmit Ready Interrupt Mask
        constexpr uint32_t TXEMPTY = (1U << 1);  ///< Transmit Empty Interrupt Mask
        constexpr uint32_t RXRDY = (1U << 4);  ///< Receive Ready Interrupt Mask
        constexpr uint32_t OVRUN = (1U << 5);  ///< Receive Overrun Interrupt Mask
        constexpr uint32_t CP0 = (1U << 8);  ///< Compare 0 Interrupt Mask
        constexpr uint32_t CP1 = (1U << 9);  ///< Compare 1 Interrupt Mask
        constexpr uint32_t TXSYN = (1U << 10);  ///< Tx Sync Interrupt Mask
        constexpr uint32_t RXSYN = (1U << 11);  ///< Rx Sync Interrupt Mask
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (16 << 8);  ///< Write Protect Violation Source
    }

}

// ============================================================================
// SUPC Peripheral
// ============================================================================

namespace supc {
    /// Base addresses
    constexpr uint32_t SUPC_BASE = 0x400E1810;

    /// SUPC Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Supply Controller Control Register
        volatile uint32_t SMMR;  ///< Offset: 0x04 - Supply Controller Supply Monitor Mode Register
        volatile uint32_t MR;  ///< Offset: 0x08 - Supply Controller Mode Register
        volatile uint32_t WUMR;  ///< Offset: 0x0C - Supply Controller Wake-up Mode Register
        volatile uint32_t WUIR;  ///< Offset: 0x10 - Supply Controller Wake-up Inputs Register
        volatile uint32_t SR;  ///< Offset: 0x14 - Supply Controller Status Register
    };

    /// Peripheral instances
    inline Registers* SUPC = reinterpret_cast<Registers*>(SUPC_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t VROFF = (1U << 2);  ///< Voltage Regulator Off
        constexpr uint32_t XTALSEL = (1U << 3);  ///< Crystal Oscillator Select
        constexpr uint32_t KEY = (8 << 24);  ///< Password
    }

    /// SMMR Register bits
    namespace smmr_bits {
        constexpr uint32_t SMTH = (4 << 0);  ///< Supply Monitor Threshold
        constexpr uint32_t SMSMPL = (3 << 8);  ///< Supply Monitor Sampling Period
        constexpr uint32_t SMRSTEN = (1U << 12);  ///< Supply Monitor Reset Enable
        constexpr uint32_t SMIEN = (1U << 13);  ///< Supply Monitor Interrupt Enable
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t BODRSTEN = (1U << 12);  ///< Brownout Detector Reset Enable
        constexpr uint32_t BODDIS = (1U << 13);  ///< Brownout Detector Disable
        constexpr uint32_t ONREG = (1U << 14);  ///< Voltage Regulator Enable
        constexpr uint32_t BKUPRETON = (1U << 17);  ///< SRAM On In Backup Mode
        constexpr uint32_t OSCBYPASS = (1U << 20);  ///< Oscillator Bypass
        constexpr uint32_t KEY = (8 << 24);  ///< Password Key
    }

    /// WUMR Register bits
    namespace wumr_bits {
        constexpr uint32_t SMEN = (1U << 1);  ///< Supply Monitor Wake-up Enable
        constexpr uint32_t RTTEN = (1U << 2);  ///< Real-time Timer Wake-up Enable
        constexpr uint32_t RTCEN = (1U << 3);  ///< Real-time Clock Wake-up Enable
        constexpr uint32_t LPDBCEN0 = (1U << 5);  ///< Low-power Debouncer Enable WKUP0
        constexpr uint32_t LPDBCEN1 = (1U << 6);  ///< Low-power Debouncer Enable WKUP1
        constexpr uint32_t LPDBCCLR = (1U << 7);  ///< Low-power Debouncer Clear
        constexpr uint32_t WKUPDBC = (3 << 12);  ///< Wake-up Inputs Debouncer Period
        constexpr uint32_t LPDBC = (3 << 16);  ///< Low-power Debouncer Period
    }

    /// WUIR Register bits
    namespace wuir_bits {
        constexpr uint32_t WKUPEN0 = (1U << 0);  ///< Wake-up Input Enable 0 to 0
        constexpr uint32_t WKUPEN1 = (1U << 1);  ///< Wake-up Input Enable 0 to 1
        constexpr uint32_t WKUPEN2 = (1U << 2);  ///< Wake-up Input Enable 0 to 2
        constexpr uint32_t WKUPEN3 = (1U << 3);  ///< Wake-up Input Enable 0 to 3
        constexpr uint32_t WKUPEN4 = (1U << 4);  ///< Wake-up Input Enable 0 to 4
        constexpr uint32_t WKUPEN5 = (1U << 5);  ///< Wake-up Input Enable 0 to 5
        constexpr uint32_t WKUPEN6 = (1U << 6);  ///< Wake-up Input Enable 0 to 6
        constexpr uint32_t WKUPEN7 = (1U << 7);  ///< Wake-up Input Enable 0 to 7
        constexpr uint32_t WKUPEN8 = (1U << 8);  ///< Wake-up Input Enable 0 to 8
        constexpr uint32_t WKUPEN9 = (1U << 9);  ///< Wake-up Input Enable 0 to 9
        constexpr uint32_t WKUPEN10 = (1U << 10);  ///< Wake-up Input Enable 0 to 10
        constexpr uint32_t WKUPEN11 = (1U << 11);  ///< Wake-up Input Enable 0 to 11
        constexpr uint32_t WKUPEN12 = (1U << 12);  ///< Wake-up Input Enable 0 to 12
        constexpr uint32_t WKUPEN13 = (1U << 13);  ///< Wake-up Input Enable 0 to 13
        constexpr uint32_t WKUPT0 = (1U << 16);  ///< Wake-up Input Type 0 to 0
        constexpr uint32_t WKUPT1 = (1U << 17);  ///< Wake-up Input Type 0 to 1
        constexpr uint32_t WKUPT2 = (1U << 18);  ///< Wake-up Input Type 0 to 2
        constexpr uint32_t WKUPT3 = (1U << 19);  ///< Wake-up Input Type 0 to 3
        constexpr uint32_t WKUPT4 = (1U << 20);  ///< Wake-up Input Type 0 to 4
        constexpr uint32_t WKUPT5 = (1U << 21);  ///< Wake-up Input Type 0 to 5
        constexpr uint32_t WKUPT6 = (1U << 22);  ///< Wake-up Input Type 0 to 6
        constexpr uint32_t WKUPT7 = (1U << 23);  ///< Wake-up Input Type 0 to 7
        constexpr uint32_t WKUPT8 = (1U << 24);  ///< Wake-up Input Type 0 to 8
        constexpr uint32_t WKUPT9 = (1U << 25);  ///< Wake-up Input Type 0 to 9
        constexpr uint32_t WKUPT10 = (1U << 26);  ///< Wake-up Input Type 0 to 10
        constexpr uint32_t WKUPT11 = (1U << 27);  ///< Wake-up Input Type 0 to 11
        constexpr uint32_t WKUPT12 = (1U << 28);  ///< Wake-up Input Type 0 to 12
        constexpr uint32_t WKUPT13 = (1U << 29);  ///< Wake-up Input Type 0 to 13
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t WKUPS = (1U << 1);  ///< WKUP Wake-up Status (cleared on read)
        constexpr uint32_t SMWS = (1U << 2);  ///< Supply Monitor Detection Wake-up Status (cleared on read)
        constexpr uint32_t BODRSTS = (1U << 3);  ///< Brownout Detector Reset Status (cleared on read)
        constexpr uint32_t SMRSTS = (1U << 4);  ///< Supply Monitor Reset Status (cleared on read)
        constexpr uint32_t SMS = (1U << 5);  ///< Supply Monitor Status (cleared on read)
        constexpr uint32_t SMOS = (1U << 6);  ///< Supply Monitor Output Status
        constexpr uint32_t OSCSEL = (1U << 7);  ///< 32-kHz Oscillator Selection Status
        constexpr uint32_t LPDBCS0 = (1U << 13);  ///< Low-power Debouncer Wake-up Status on WKUP0 (cleared on read)
        constexpr uint32_t LPDBCS1 = (1U << 14);  ///< Low-power Debouncer Wake-up Status on WKUP1 (cleared on read)
        constexpr uint32_t WKUPIS0 = (1U << 16);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS1 = (1U << 17);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS2 = (1U << 18);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS3 = (1U << 19);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS4 = (1U << 20);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS5 = (1U << 21);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS6 = (1U << 22);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS7 = (1U << 23);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS8 = (1U << 24);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS9 = (1U << 25);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS10 = (1U << 26);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS11 = (1U << 27);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS12 = (1U << 28);  ///< WKUPx Input Status (cleared on read)
        constexpr uint32_t WKUPIS13 = (1U << 29);  ///< WKUPx Input Status (cleared on read)
    }

}

// ============================================================================
// TIM Peripheral
// ============================================================================

namespace tim {
    /// Base addresses
    constexpr uint32_t TC0_BASE = 0x4000C000;
    constexpr uint32_t TC1_BASE = 0x40010000;
    constexpr uint32_t TC2_BASE = 0x40014000;
    constexpr uint32_t TC3_BASE = 0x40054000;

    /// TIM Register structure
    struct Registers {
        volatile uint32_t CCR;  ///< Offset: 0x00 - Channel Control Register (channel = 0)
        volatile uint32_t CMR;  ///< Offset: 0x04 - Channel Mode Register (channel = 0)
        volatile uint32_t SMMR;  ///< Offset: 0x08 - Stepper Motor Mode Register (channel = 0)
        volatile uint32_t RAB;  ///< Offset: 0x0C - Register AB (channel = 0)
        volatile uint32_t CV;  ///< Offset: 0x10 - Counter Value (channel = 0)
        volatile uint32_t RA;  ///< Offset: 0x14 - Register A (channel = 0)
        volatile uint32_t RB;  ///< Offset: 0x18 - Register B (channel = 0)
        volatile uint32_t RC;  ///< Offset: 0x1C - Register C (channel = 0)
        volatile uint32_t SR;  ///< Offset: 0x20 - Status Register (channel = 0)
        volatile uint32_t IER;  ///< Offset: 0x24 - Interrupt Enable Register (channel = 0)
        volatile uint32_t IDR;  ///< Offset: 0x28 - Interrupt Disable Register (channel = 0)
        volatile uint32_t IMR;  ///< Offset: 0x2C - Interrupt Mask Register (channel = 0)
        volatile uint32_t EMR;  ///< Offset: 0x30 - Extended Mode Register (channel = 0)
        volatile uint32_t BCR;  ///< Offset: 0xC0 - Block Control Register
        volatile uint32_t BMR;  ///< Offset: 0xC4 - Block Mode Register
        volatile uint32_t QIER;  ///< Offset: 0xC8 - QDEC Interrupt Enable Register
        volatile uint32_t QIDR;  ///< Offset: 0xCC - QDEC Interrupt Disable Register
        volatile uint32_t QIMR;  ///< Offset: 0xD0 - QDEC Interrupt Mask Register
        volatile uint32_t QISR;  ///< Offset: 0xD4 - QDEC Interrupt Status Register
        volatile uint32_t FMR;  ///< Offset: 0xD8 - Fault Mode Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
    };

    /// Peripheral instances
    inline Registers* TC0 = reinterpret_cast<Registers*>(TC0_BASE);
    inline Registers* TC1 = reinterpret_cast<Registers*>(TC1_BASE);
    inline Registers* TC2 = reinterpret_cast<Registers*>(TC2_BASE);
    inline Registers* TC3 = reinterpret_cast<Registers*>(TC3_BASE);

    // Bit definitions
    /// CCR Register bits
    namespace ccr_bits {
        constexpr uint32_t CLKEN = (1U << 0);  ///< Counter Clock Enable Command
        constexpr uint32_t CLKDIS = (1U << 1);  ///< Counter Clock Disable Command
        constexpr uint32_t SWTRG = (1U << 2);  ///< Software Trigger Command
    }

    /// CMR Register bits
    namespace cmr_bits {
        constexpr uint32_t TCCLKS = (3 << 0);  ///< Clock Selection
        constexpr uint32_t CLKI = (1U << 3);  ///< Clock Invert
        constexpr uint32_t BURST = (2 << 4);  ///< Burst Signal Selection
        constexpr uint32_t LDBSTOP = (1U << 6);  ///< Counter Clock Stopped with RB Loading
        constexpr uint32_t LDBDIS = (1U << 7);  ///< Counter Clock Disable with RB Loading
        constexpr uint32_t ETRGEDG = (2 << 8);  ///< External Trigger Edge Selection
        constexpr uint32_t ABETRG = (1U << 10);  ///< TIOAx or TIOBx External Trigger Selection
        constexpr uint32_t CPCTRG = (1U << 14);  ///< RC Compare Trigger Enable
        constexpr uint32_t WAVE = (1U << 15);  ///< Waveform Mode
        constexpr uint32_t LDRA = (2 << 16);  ///< RA Loading Edge Selection
        constexpr uint32_t LDRB = (2 << 18);  ///< RB Loading Edge Selection
        constexpr uint32_t SBSMPLR = (3 << 20);  ///< Loading Edge Subsampling Ratio
    }

    /// SMMR Register bits
    namespace smmr_bits {
        constexpr uint32_t GCEN = (1U << 0);  ///< Gray Count Enable
        constexpr uint32_t DOWN = (1U << 1);  ///< Down Count
    }

    /// RAB Register bits
    namespace rab_bits {
        constexpr uint32_t RAB = (32 << 0);  ///< Register A or Register B
    }

    /// CV Register bits
    namespace cv_bits {
        constexpr uint32_t CV = (32 << 0);  ///< Counter Value
    }

    /// RA Register bits
    namespace ra_bits {
        constexpr uint32_t RA = (32 << 0);  ///< Register A
    }

    /// RB Register bits
    namespace rb_bits {
        constexpr uint32_t RB = (32 << 0);  ///< Register B
    }

    /// RC Register bits
    namespace rc_bits {
        constexpr uint32_t RC = (32 << 0);  ///< Register C
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t COVFS = (1U << 0);  ///< Counter Overflow Status (cleared on read)
        constexpr uint32_t LOVRS = (1U << 1);  ///< Load Overrun Status (cleared on read)
        constexpr uint32_t CPAS = (1U << 2);  ///< RA Compare Status (cleared on read)
        constexpr uint32_t CPBS = (1U << 3);  ///< RB Compare Status (cleared on read)
        constexpr uint32_t CPCS = (1U << 4);  ///< RC Compare Status (cleared on read)
        constexpr uint32_t LDRAS = (1U << 5);  ///< RA Loading Status (cleared on read)
        constexpr uint32_t LDRBS = (1U << 6);  ///< RB Loading Status (cleared on read)
        constexpr uint32_t ETRGS = (1U << 7);  ///< External Trigger Status (cleared on read)
        constexpr uint32_t CLKSTA = (1U << 16);  ///< Clock Enabling Status
        constexpr uint32_t MTIOA = (1U << 17);  ///< TIOAx Mirror
        constexpr uint32_t MTIOB = (1U << 18);  ///< TIOBx Mirror
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t COVFS = (1U << 0);  ///< Counter Overflow
        constexpr uint32_t LOVRS = (1U << 1);  ///< Load Overrun
        constexpr uint32_t CPAS = (1U << 2);  ///< RA Compare
        constexpr uint32_t CPBS = (1U << 3);  ///< RB Compare
        constexpr uint32_t CPCS = (1U << 4);  ///< RC Compare
        constexpr uint32_t LDRAS = (1U << 5);  ///< RA Loading
        constexpr uint32_t LDRBS = (1U << 6);  ///< RB Loading
        constexpr uint32_t ETRGS = (1U << 7);  ///< External Trigger
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t COVFS = (1U << 0);  ///< Counter Overflow
        constexpr uint32_t LOVRS = (1U << 1);  ///< Load Overrun
        constexpr uint32_t CPAS = (1U << 2);  ///< RA Compare
        constexpr uint32_t CPBS = (1U << 3);  ///< RB Compare
        constexpr uint32_t CPCS = (1U << 4);  ///< RC Compare
        constexpr uint32_t LDRAS = (1U << 5);  ///< RA Loading
        constexpr uint32_t LDRBS = (1U << 6);  ///< RB Loading
        constexpr uint32_t ETRGS = (1U << 7);  ///< External Trigger
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t COVFS = (1U << 0);  ///< Counter Overflow
        constexpr uint32_t LOVRS = (1U << 1);  ///< Load Overrun
        constexpr uint32_t CPAS = (1U << 2);  ///< RA Compare
        constexpr uint32_t CPBS = (1U << 3);  ///< RB Compare
        constexpr uint32_t CPCS = (1U << 4);  ///< RC Compare
        constexpr uint32_t LDRAS = (1U << 5);  ///< RA Loading
        constexpr uint32_t LDRBS = (1U << 6);  ///< RB Loading
        constexpr uint32_t ETRGS = (1U << 7);  ///< External Trigger
    }

    /// EMR Register bits
    namespace emr_bits {
        constexpr uint32_t TRIGSRCA = (2 << 0);  ///< Trigger Source for Input A
        constexpr uint32_t TRIGSRCB = (2 << 4);  ///< Trigger Source for Input B
        constexpr uint32_t NODIVCLK = (1U << 8);  ///< No Divided Clock
    }

    /// BCR Register bits
    namespace bcr_bits {
        constexpr uint32_t SYNC = (1U << 0);  ///< Synchro Command
    }

    /// BMR Register bits
    namespace bmr_bits {
        constexpr uint32_t TC0XC0S = (2 << 0);  ///< External Clock Signal 0 Selection
        constexpr uint32_t TC1XC1S = (2 << 2);  ///< External Clock Signal 1 Selection
        constexpr uint32_t TC2XC2S = (2 << 4);  ///< External Clock Signal 2 Selection
        constexpr uint32_t QDEN = (1U << 8);  ///< Quadrature Decoder Enabled
        constexpr uint32_t POSEN = (1U << 9);  ///< Position Enabled
        constexpr uint32_t SPEEDEN = (1U << 10);  ///< Speed Enabled
        constexpr uint32_t QDTRANS = (1U << 11);  ///< Quadrature Decoding Transparent
        constexpr uint32_t EDGPHA = (1U << 12);  ///< Edge on PHA Count Mode
        constexpr uint32_t INVA = (1U << 13);  ///< Inverted PHA
        constexpr uint32_t INVB = (1U << 14);  ///< Inverted PHB
        constexpr uint32_t INVIDX = (1U << 15);  ///< Inverted Index
        constexpr uint32_t SWAP = (1U << 16);  ///< Swap PHA and PHB
        constexpr uint32_t IDXPHB = (1U << 17);  ///< Index Pin is PHB Pin
        constexpr uint32_t MAXFILT = (6 << 20);  ///< Maximum Filter
    }

    /// QIER Register bits
    namespace qier_bits {
        constexpr uint32_t IDX = (1U << 0);  ///< Index
        constexpr uint32_t DIRCHG = (1U << 1);  ///< Direction Change
        constexpr uint32_t QERR = (1U << 2);  ///< Quadrature Error
    }

    /// QIDR Register bits
    namespace qidr_bits {
        constexpr uint32_t IDX = (1U << 0);  ///< Index
        constexpr uint32_t DIRCHG = (1U << 1);  ///< Direction Change
        constexpr uint32_t QERR = (1U << 2);  ///< Quadrature Error
    }

    /// QIMR Register bits
    namespace qimr_bits {
        constexpr uint32_t IDX = (1U << 0);  ///< Index
        constexpr uint32_t DIRCHG = (1U << 1);  ///< Direction Change
        constexpr uint32_t QERR = (1U << 2);  ///< Quadrature Error
    }

    /// QISR Register bits
    namespace qisr_bits {
        constexpr uint32_t IDX = (1U << 0);  ///< Index
        constexpr uint32_t DIRCHG = (1U << 1);  ///< Direction Change
        constexpr uint32_t QERR = (1U << 2);  ///< Quadrature Error
        constexpr uint32_t DIR = (1U << 8);  ///< Direction
    }

    /// FMR Register bits
    namespace fmr_bits {
        constexpr uint32_t ENCF0 = (1U << 0);  ///< Enable Compare Fault Channel 0
        constexpr uint32_t ENCF1 = (1U << 1);  ///< Enable Compare Fault Channel 1
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

}

// ============================================================================
// RNG Peripheral
// ============================================================================

namespace rng {
    /// Base addresses
    constexpr uint32_t TRNG_BASE = 0x40070000;

    /// RNG Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t IER;  ///< Offset: 0x10 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x14 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x18 - Interrupt Mask Register
        volatile uint32_t ISR;  ///< Offset: 0x1C - Interrupt Status Register
        volatile uint32_t ODATA;  ///< Offset: 0x50 - Output Data Register
    };

    /// Peripheral instances
    inline Registers* TRNG = reinterpret_cast<Registers*>(TRNG_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< Enables the TRNG to Provide Random Values
        constexpr uint32_t KEY = (24 << 8);  ///< Security Key
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready Interrupt Mask
    }

    /// ISR Register bits
    namespace isr_bits {
        constexpr uint32_t DATRDY = (1U << 0);  ///< Data Ready
    }

    /// ODATA Register bits
    namespace odata_bits {
        constexpr uint32_t ODATA = (32 << 0);  ///< Output Data
    }

}

// ============================================================================
// I2C Peripheral
// ============================================================================

namespace i2c {
    /// Base addresses
    constexpr uint32_t TWIHS0_BASE = 0x40018000;
    constexpr uint32_t TWIHS1_BASE = 0x4001C000;
    constexpr uint32_t TWIHS2_BASE = 0x40060000;

    /// I2C Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MMR;  ///< Offset: 0x04 - Master Mode Register
        volatile uint32_t SMR;  ///< Offset: 0x08 - Slave Mode Register
        volatile uint32_t IADR;  ///< Offset: 0x0C - Internal Address Register
        volatile uint32_t CWGR;  ///< Offset: 0x10 - Clock Waveform Generator Register
        volatile uint32_t SR;  ///< Offset: 0x20 - Status Register
        volatile uint32_t IER;  ///< Offset: 0x24 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x28 - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x2C - Interrupt Mask Register
        volatile uint32_t RHR;  ///< Offset: 0x30 - Receive Holding Register
        volatile uint32_t THR;  ///< Offset: 0x34 - Transmit Holding Register
        volatile uint32_t SMBTR;  ///< Offset: 0x38 - SMBus Timing Register
        volatile uint32_t FILTR;  ///< Offset: 0x44 - Filter Register
        volatile uint32_t SWMR;  ///< Offset: 0x4C - SleepWalking Matching Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
        volatile uint32_t WPSR;  ///< Offset: 0xE8 - Write Protection Status Register
    };

    /// Peripheral instances
    inline Registers* TWIHS0 = reinterpret_cast<Registers*>(TWIHS0_BASE);
    inline Registers* TWIHS1 = reinterpret_cast<Registers*>(TWIHS1_BASE);
    inline Registers* TWIHS2 = reinterpret_cast<Registers*>(TWIHS2_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t START = (1U << 0);  ///< Send a START Condition
        constexpr uint32_t STOP = (1U << 1);  ///< Send a STOP Condition
        constexpr uint32_t MSEN = (1U << 2);  ///< TWIHS Master Mode Enabled
        constexpr uint32_t MSDIS = (1U << 3);  ///< TWIHS Master Mode Disabled
        constexpr uint32_t SVEN = (1U << 4);  ///< TWIHS Slave Mode Enabled
        constexpr uint32_t SVDIS = (1U << 5);  ///< TWIHS Slave Mode Disabled
        constexpr uint32_t QUICK = (1U << 6);  ///< SMBus Quick Command
        constexpr uint32_t SWRST = (1U << 7);  ///< Software Reset
        constexpr uint32_t HSEN = (1U << 8);  ///< TWIHS High-Speed Mode Enabled
        constexpr uint32_t HSDIS = (1U << 9);  ///< TWIHS High-Speed Mode Disabled
        constexpr uint32_t SMBEN = (1U << 10);  ///< SMBus Mode Enabled
        constexpr uint32_t SMBDIS = (1U << 11);  ///< SMBus Mode Disabled
        constexpr uint32_t PECEN = (1U << 12);  ///< Packet Error Checking Enable
        constexpr uint32_t PECDIS = (1U << 13);  ///< Packet Error Checking Disable
        constexpr uint32_t PECRQ = (1U << 14);  ///< PEC Request
        constexpr uint32_t CLEAR = (1U << 15);  ///< Bus CLEAR Command
        constexpr uint32_t ACMEN = (1U << 16);  ///< Alternative Command Mode Enable
        constexpr uint32_t ACMDIS = (1U << 17);  ///< Alternative Command Mode Disable
        constexpr uint32_t THRCLR = (1U << 24);  ///< Transmit Holding Register Clear
        constexpr uint32_t LOCKCLR = (1U << 26);  ///< Lock Clear
        constexpr uint32_t FIFOEN = (1U << 28);  ///< FIFO Enable
        constexpr uint32_t FIFODIS = (1U << 29);  ///< FIFO Disable
    }

    /// MMR Register bits
    namespace mmr_bits {
        constexpr uint32_t IADRSZ = (2 << 8);  ///< Internal Device Address Size
        constexpr uint32_t MREAD = (1U << 12);  ///< Master Read Direction
        constexpr uint32_t DADR = (7 << 16);  ///< Device Address
    }

    /// SMR Register bits
    namespace smr_bits {
        constexpr uint32_t NACKEN = (1U << 0);  ///< Slave Receiver Data Phase NACK enable
        constexpr uint32_t SMDA = (1U << 2);  ///< SMBus Default Address
        constexpr uint32_t SMHH = (1U << 3);  ///< SMBus Host Header
        constexpr uint32_t SCLWSDIS = (1U << 6);  ///< Clock Wait State Disable
        constexpr uint32_t MASK = (7 << 8);  ///< Slave Address Mask
        constexpr uint32_t SADR = (7 << 16);  ///< Slave Address
        constexpr uint32_t SADR1EN = (1U << 28);  ///< Slave Address 1 Enable
        constexpr uint32_t SADR2EN = (1U << 29);  ///< Slave Address 2 Enable
        constexpr uint32_t SADR3EN = (1U << 30);  ///< Slave Address 3 Enable
        constexpr uint32_t DATAMEN = (1U << 31);  ///< Data Matching Enable
    }

    /// IADR Register bits
    namespace iadr_bits {
        constexpr uint32_t IADR = (24 << 0);  ///< Internal Address
    }

    /// CWGR Register bits
    namespace cwgr_bits {
        constexpr uint32_t CLDIV = (8 << 0);  ///< Clock Low Divider
        constexpr uint32_t CHDIV = (8 << 8);  ///< Clock High Divider
        constexpr uint32_t CKDIV = (3 << 16);  ///< Clock Divider
        constexpr uint32_t HOLD = (6 << 24);  ///< TWD Hold Time Versus TWCK Falling
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t TXCOMP = (1U << 0);  ///< Transmission Completed (cleared by writing TWIHS_THR)
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receive Holding Register Ready (cleared by reading TWIHS_RHR)
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Holding Register Ready (cleared by writing TWIHS_THR)
        constexpr uint32_t SVREAD = (1U << 3);  ///< Slave Read
        constexpr uint32_t SVACC = (1U << 4);  ///< Slave Access
        constexpr uint32_t GACC = (1U << 5);  ///< General Call Access (cleared on read)
        constexpr uint32_t OVRE = (1U << 6);  ///< Overrun Error (cleared on read)
        constexpr uint32_t UNRE = (1U << 7);  ///< Underrun Error (cleared on read)
        constexpr uint32_t NACK = (1U << 8);  ///< Not Acknowledged (cleared on read)
        constexpr uint32_t ARBLST = (1U << 9);  ///< Arbitration Lost (cleared on read)
        constexpr uint32_t SCLWS = (1U << 10);  ///< Clock Wait State
        constexpr uint32_t EOSACC = (1U << 11);  ///< End Of Slave Access (cleared on read)
        constexpr uint32_t MCACK = (1U << 16);  ///< Master Code Acknowledge (cleared on read)
        constexpr uint32_t TOUT = (1U << 18);  ///< Timeout Error (cleared on read)
        constexpr uint32_t PECERR = (1U << 19);  ///< PEC Error (cleared on read)
        constexpr uint32_t SMBDAM = (1U << 20);  ///< SMBus Default Address Match (cleared on read)
        constexpr uint32_t SMBHHM = (1U << 21);  ///< SMBus Host Header Address Match (cleared on read)
        constexpr uint32_t SCL = (1U << 24);  ///< SCL Line Value
        constexpr uint32_t SDA = (1U << 25);  ///< SDA Line Value
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t TXCOMP = (1U << 0);  ///< Transmission Completed Interrupt Enable
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receive Holding Register Ready Interrupt Enable
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Holding Register Ready Interrupt Enable
        constexpr uint32_t SVACC = (1U << 4);  ///< Slave Access Interrupt Enable
        constexpr uint32_t GACC = (1U << 5);  ///< General Call Access Interrupt Enable
        constexpr uint32_t OVRE = (1U << 6);  ///< Overrun Error Interrupt Enable
        constexpr uint32_t UNRE = (1U << 7);  ///< Underrun Error Interrupt Enable
        constexpr uint32_t NACK = (1U << 8);  ///< Not Acknowledge Interrupt Enable
        constexpr uint32_t ARBLST = (1U << 9);  ///< Arbitration Lost Interrupt Enable
        constexpr uint32_t SCL_WS = (1U << 10);  ///< Clock Wait State Interrupt Enable
        constexpr uint32_t EOSACC = (1U << 11);  ///< End Of Slave Access Interrupt Enable
        constexpr uint32_t MCACK = (1U << 16);  ///< Master Code Acknowledge Interrupt Enable
        constexpr uint32_t TOUT = (1U << 18);  ///< Timeout Error Interrupt Enable
        constexpr uint32_t PECERR = (1U << 19);  ///< PEC Error Interrupt Enable
        constexpr uint32_t SMBDAM = (1U << 20);  ///< SMBus Default Address Match Interrupt Enable
        constexpr uint32_t SMBHHM = (1U << 21);  ///< SMBus Host Header Address Match Interrupt Enable
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t TXCOMP = (1U << 0);  ///< Transmission Completed Interrupt Disable
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receive Holding Register Ready Interrupt Disable
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Holding Register Ready Interrupt Disable
        constexpr uint32_t SVACC = (1U << 4);  ///< Slave Access Interrupt Disable
        constexpr uint32_t GACC = (1U << 5);  ///< General Call Access Interrupt Disable
        constexpr uint32_t OVRE = (1U << 6);  ///< Overrun Error Interrupt Disable
        constexpr uint32_t UNRE = (1U << 7);  ///< Underrun Error Interrupt Disable
        constexpr uint32_t NACK = (1U << 8);  ///< Not Acknowledge Interrupt Disable
        constexpr uint32_t ARBLST = (1U << 9);  ///< Arbitration Lost Interrupt Disable
        constexpr uint32_t SCL_WS = (1U << 10);  ///< Clock Wait State Interrupt Disable
        constexpr uint32_t EOSACC = (1U << 11);  ///< End Of Slave Access Interrupt Disable
        constexpr uint32_t MCACK = (1U << 16);  ///< Master Code Acknowledge Interrupt Disable
        constexpr uint32_t TOUT = (1U << 18);  ///< Timeout Error Interrupt Disable
        constexpr uint32_t PECERR = (1U << 19);  ///< PEC Error Interrupt Disable
        constexpr uint32_t SMBDAM = (1U << 20);  ///< SMBus Default Address Match Interrupt Disable
        constexpr uint32_t SMBHHM = (1U << 21);  ///< SMBus Host Header Address Match Interrupt Disable
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t TXCOMP = (1U << 0);  ///< Transmission Completed Interrupt Mask
        constexpr uint32_t RXRDY = (1U << 1);  ///< Receive Holding Register Ready Interrupt Mask
        constexpr uint32_t TXRDY = (1U << 2);  ///< Transmit Holding Register Ready Interrupt Mask
        constexpr uint32_t SVACC = (1U << 4);  ///< Slave Access Interrupt Mask
        constexpr uint32_t GACC = (1U << 5);  ///< General Call Access Interrupt Mask
        constexpr uint32_t OVRE = (1U << 6);  ///< Overrun Error Interrupt Mask
        constexpr uint32_t UNRE = (1U << 7);  ///< Underrun Error Interrupt Mask
        constexpr uint32_t NACK = (1U << 8);  ///< Not Acknowledge Interrupt Mask
        constexpr uint32_t ARBLST = (1U << 9);  ///< Arbitration Lost Interrupt Mask
        constexpr uint32_t SCL_WS = (1U << 10);  ///< Clock Wait State Interrupt Mask
        constexpr uint32_t EOSACC = (1U << 11);  ///< End Of Slave Access Interrupt Mask
        constexpr uint32_t MCACK = (1U << 16);  ///< Master Code Acknowledge Interrupt Mask
        constexpr uint32_t TOUT = (1U << 18);  ///< Timeout Error Interrupt Mask
        constexpr uint32_t PECERR = (1U << 19);  ///< PEC Error Interrupt Mask
        constexpr uint32_t SMBDAM = (1U << 20);  ///< SMBus Default Address Match Interrupt Mask
        constexpr uint32_t SMBHHM = (1U << 21);  ///< SMBus Host Header Address Match Interrupt Mask
    }

    /// RHR Register bits
    namespace rhr_bits {
        constexpr uint32_t RXDATA = (8 << 0);  ///< Master or Slave Receive Holding Data
    }

    /// THR Register bits
    namespace thr_bits {
        constexpr uint32_t TXDATA = (8 << 0);  ///< Master or Slave Transmit Holding Data
    }

    /// SMBTR Register bits
    namespace smbtr_bits {
        constexpr uint32_t PRESC = (4 << 0);  ///< SMBus Clock Prescaler
        constexpr uint32_t TLOWS = (8 << 8);  ///< Slave Clock Stretch Maximum Cycles
        constexpr uint32_t TLOWM = (8 << 16);  ///< Master Clock Stretch Maximum Cycles
        constexpr uint32_t THMAX = (8 << 24);  ///< Clock High Maximum Cycles
    }

    /// FILTR Register bits
    namespace filtr_bits {
        constexpr uint32_t FILT = (1U << 0);  ///< RX Digital Filter
        constexpr uint32_t PADFEN = (1U << 1);  ///< PAD Filter Enable
        constexpr uint32_t PADFCFG = (1U << 2);  ///< PAD Filter Config
        constexpr uint32_t THRES = (3 << 8);  ///< Digital Filter Threshold
    }

    /// SWMR Register bits
    namespace swmr_bits {
        constexpr uint32_t SADR1 = (7 << 0);  ///< Slave Address 1
        constexpr uint32_t SADR2 = (7 << 8);  ///< Slave Address 2
        constexpr uint32_t SADR3 = (7 << 16);  ///< Slave Address 3
        constexpr uint32_t DATAM = (8 << 24);  ///< Data Match
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

    /// WPSR Register bits
    namespace wpsr_bits {
        constexpr uint32_t WPVS = (1U << 0);  ///< Write Protection Violation Status
        constexpr uint32_t WPVSRC = (24 << 8);  ///< Write Protection Violation Source
    }

}

// ============================================================================
// USART Peripheral
// ============================================================================

namespace usart {
    /// Base addresses
    constexpr uint32_t UART0_BASE = 0x400E0800;
    constexpr uint32_t UART1_BASE = 0x400E0A00;
    constexpr uint32_t UART2_BASE = 0x400E1A00;
    constexpr uint32_t UART3_BASE = 0x400E1C00;
    constexpr uint32_t UART4_BASE = 0x400E1E00;
    constexpr uint32_t USART0_BASE = 0x40024000;
    constexpr uint32_t USART1_BASE = 0x40028000;
    constexpr uint32_t USART2_BASE = 0x4002C000;

    /// USART Register structure
    struct Registers {
        volatile uint32_t CR;  ///< Offset: 0x00 - Control Register
        volatile uint32_t MR;  ///< Offset: 0x04 - Mode Register
        volatile uint32_t IER;  ///< Offset: 0x08 - Interrupt Enable Register
        volatile uint32_t IDR;  ///< Offset: 0x0C - Interrupt Disable Register
        volatile uint32_t IMR;  ///< Offset: 0x10 - Interrupt Mask Register
        volatile uint32_t SR;  ///< Offset: 0x14 - Status Register
        volatile uint32_t RHR;  ///< Offset: 0x18 - Receive Holding Register
        volatile uint32_t THR;  ///< Offset: 0x1C - Transmit Holding Register
        volatile uint32_t BRGR;  ///< Offset: 0x20 - Baud Rate Generator Register
        volatile uint32_t CMPR;  ///< Offset: 0x24 - Comparison Register
        volatile uint32_t WPMR;  ///< Offset: 0xE4 - Write Protection Mode Register
    };

    /// Peripheral instances
    inline Registers* UART0 = reinterpret_cast<Registers*>(UART0_BASE);
    inline Registers* UART1 = reinterpret_cast<Registers*>(UART1_BASE);
    inline Registers* UART2 = reinterpret_cast<Registers*>(UART2_BASE);
    inline Registers* UART3 = reinterpret_cast<Registers*>(UART3_BASE);
    inline Registers* UART4 = reinterpret_cast<Registers*>(UART4_BASE);
    inline Registers* USART0 = reinterpret_cast<Registers*>(USART0_BASE);
    inline Registers* USART1 = reinterpret_cast<Registers*>(USART1_BASE);
    inline Registers* USART2 = reinterpret_cast<Registers*>(USART2_BASE);

    // Bit definitions
    /// CR Register bits
    namespace cr_bits {
        constexpr uint32_t RSTRX = (1U << 2);  ///< Reset Receiver
        constexpr uint32_t RSTTX = (1U << 3);  ///< Reset Transmitter
        constexpr uint32_t RXEN = (1U << 4);  ///< Receiver Enable
        constexpr uint32_t RXDIS = (1U << 5);  ///< Receiver Disable
        constexpr uint32_t TXEN = (1U << 6);  ///< Transmitter Enable
        constexpr uint32_t TXDIS = (1U << 7);  ///< Transmitter Disable
        constexpr uint32_t RSTSTA = (1U << 8);  ///< Reset Status
        constexpr uint32_t REQCLR = (1U << 12);  ///< Request Clear
    }

    /// MR Register bits
    namespace mr_bits {
        constexpr uint32_t FILTER = (1U << 4);  ///< Receiver Digital Filter
        constexpr uint32_t PAR = (3 << 9);  ///< Parity Type
        constexpr uint32_t BRSRCCK = (1U << 12);  ///< Baud Rate Source Clock
        constexpr uint32_t CHMODE = (2 << 14);  ///< Channel Mode
    }

    /// IER Register bits
    namespace ier_bits {
        constexpr uint32_t RXRDY = (1U << 0);  ///< Enable RXRDY Interrupt
        constexpr uint32_t TXRDY = (1U << 1);  ///< Enable TXRDY Interrupt
        constexpr uint32_t OVRE = (1U << 5);  ///< Enable Overrun Error Interrupt
        constexpr uint32_t FRAME = (1U << 6);  ///< Enable Framing Error Interrupt
        constexpr uint32_t PARE = (1U << 7);  ///< Enable Parity Error Interrupt
        constexpr uint32_t TXEMPTY = (1U << 9);  ///< Enable TXEMPTY Interrupt
        constexpr uint32_t CMP = (1U << 15);  ///< Enable Comparison Interrupt
    }

    /// IDR Register bits
    namespace idr_bits {
        constexpr uint32_t RXRDY = (1U << 0);  ///< Disable RXRDY Interrupt
        constexpr uint32_t TXRDY = (1U << 1);  ///< Disable TXRDY Interrupt
        constexpr uint32_t OVRE = (1U << 5);  ///< Disable Overrun Error Interrupt
        constexpr uint32_t FRAME = (1U << 6);  ///< Disable Framing Error Interrupt
        constexpr uint32_t PARE = (1U << 7);  ///< Disable Parity Error Interrupt
        constexpr uint32_t TXEMPTY = (1U << 9);  ///< Disable TXEMPTY Interrupt
        constexpr uint32_t CMP = (1U << 15);  ///< Disable Comparison Interrupt
    }

    /// IMR Register bits
    namespace imr_bits {
        constexpr uint32_t RXRDY = (1U << 0);  ///< Mask RXRDY Interrupt
        constexpr uint32_t TXRDY = (1U << 1);  ///< Disable TXRDY Interrupt
        constexpr uint32_t OVRE = (1U << 5);  ///< Mask Overrun Error Interrupt
        constexpr uint32_t FRAME = (1U << 6);  ///< Mask Framing Error Interrupt
        constexpr uint32_t PARE = (1U << 7);  ///< Mask Parity Error Interrupt
        constexpr uint32_t TXEMPTY = (1U << 9);  ///< Mask TXEMPTY Interrupt
        constexpr uint32_t CMP = (1U << 15);  ///< Mask Comparison Interrupt
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t RXRDY = (1U << 0);  ///< Receiver Ready
        constexpr uint32_t TXRDY = (1U << 1);  ///< Transmitter Ready
        constexpr uint32_t OVRE = (1U << 5);  ///< Overrun Error
        constexpr uint32_t FRAME = (1U << 6);  ///< Framing Error
        constexpr uint32_t PARE = (1U << 7);  ///< Parity Error
        constexpr uint32_t TXEMPTY = (1U << 9);  ///< Transmitter Empty
        constexpr uint32_t CMP = (1U << 15);  ///< Comparison Match
    }

    /// RHR Register bits
    namespace rhr_bits {
        constexpr uint32_t RXCHR = (8 << 0);  ///< Received Character
    }

    /// THR Register bits
    namespace thr_bits {
        constexpr uint32_t TXCHR = (8 << 0);  ///< Character to be Transmitted
    }

    /// BRGR Register bits
    namespace brgr_bits {
        constexpr uint32_t CD = (16 << 0);  ///< Clock Divisor
    }

    /// CMPR Register bits
    namespace cmpr_bits {
        constexpr uint32_t VAL1 = (8 << 0);  ///< First Comparison Value for Received Character
        constexpr uint32_t CMPMODE = (1U << 12);  ///< Comparison Mode
        constexpr uint32_t CMPPAR = (1U << 14);  ///< Compare Parity
        constexpr uint32_t VAL2 = (8 << 16);  ///< Second Comparison Value for Received Character
    }

    /// WPMR Register bits
    namespace wpmr_bits {
        constexpr uint32_t WPEN = (1U << 0);  ///< Write Protection Enable
        constexpr uint32_t WPKEY = (24 << 8);  ///< Write Protection Key
    }

}

// ============================================================================
// USB Peripheral
// ============================================================================

namespace usb {
    /// Base addresses
    constexpr uint32_t USBHS_BASE = 0x40038000;

    /// USB Register structure
    struct Registers {
        volatile uint32_t DEVCTRL;  ///< Offset: 0x00 - Device General Control Register
        volatile uint32_t DEVISR;  ///< Offset: 0x04 - Device Global Interrupt Status Register
        volatile uint32_t DEVICR;  ///< Offset: 0x08 - Device Global Interrupt Clear Register
        volatile uint32_t DEVIFR;  ///< Offset: 0x0C - Device Global Interrupt Set Register
        volatile uint32_t DEVIMR;  ///< Offset: 0x10 - Device Global Interrupt Mask Register
        volatile uint32_t DEVIDR;  ///< Offset: 0x14 - Device Global Interrupt Disable Register
        volatile uint32_t DEVIER;  ///< Offset: 0x18 - Device Global Interrupt Enable Register
        volatile uint32_t DEVEPT;  ///< Offset: 0x1C - Device Endpoint Register
        volatile uint32_t DEVFNUM;  ///< Offset: 0x20 - Device Frame Number Register
        volatile uint32_t DEVEPTCFG__;  ///< Offset: 0x100 - Device Endpoint Configuration Register (n = 0) 0 (renamed from DEVEPTCFG__)
        volatile uint32_t DEVEPTISR__;  ///< Offset: 0x130 - Device Endpoint Status Register (n = 0) 0 (renamed from DEVEPTISR__)
        volatile uint32_t DEVEPTICR__;  ///< Offset: 0x160 - Device Endpoint Clear Register (n = 0) 0 (renamed from DEVEPTICR__)
        volatile uint32_t DEVEPTIFR__;  ///< Offset: 0x190 - Device Endpoint Set Register (n = 0) 0 (renamed from DEVEPTIFR__)
        volatile uint32_t DEVEPTIMR__;  ///< Offset: 0x1C0 - Device Endpoint Mask Register (n = 0) 0 (renamed from DEVEPTIMR__)
        volatile uint32_t DEVEPTIER__;  ///< Offset: 0x1F0 - Device Endpoint Enable Register (n = 0) 0 (renamed from DEVEPTIER__)
        volatile uint32_t DEVEPTIDR__;  ///< Offset: 0x220 - Device Endpoint Disable Register (n = 0) 0 (renamed from DEVEPTIDR__)
        volatile uint32_t DEVDMANXTDSC;  ///< Offset: 0x00 - Device DMA Channel Next Descriptor Address Register (n = 1)
        volatile uint32_t DEVDMAADDRESS;  ///< Offset: 0x04 - Device DMA Channel Address Register (n = 1)
        volatile uint32_t DEVDMACONTROL;  ///< Offset: 0x08 - Device DMA Channel Control Register (n = 1)
        volatile uint32_t DEVDMASTATUS;  ///< Offset: 0x0C - Device DMA Channel Status Register (n = 1)
        volatile uint32_t HSTCTRL;  ///< Offset: 0x400 - Host General Control Register
        volatile uint32_t HSTISR;  ///< Offset: 0x404 - Host Global Interrupt Status Register
        volatile uint32_t HSTICR;  ///< Offset: 0x408 - Host Global Interrupt Clear Register
        volatile uint32_t HSTIFR;  ///< Offset: 0x40C - Host Global Interrupt Set Register
        volatile uint32_t HSTIMR;  ///< Offset: 0x410 - Host Global Interrupt Mask Register
        volatile uint32_t HSTIDR;  ///< Offset: 0x414 - Host Global Interrupt Disable Register
        volatile uint32_t HSTIER;  ///< Offset: 0x418 - Host Global Interrupt Enable Register
        volatile uint32_t HSTPIP;  ///< Offset: 0x41C - Host Pipe Register
        volatile uint32_t HSTFNUM;  ///< Offset: 0x420 - Host Frame Number Register
        volatile uint32_t HSTADDR1;  ///< Offset: 0x424 - Host Address 1 Register
        volatile uint32_t HSTADDR2;  ///< Offset: 0x428 - Host Address 2 Register
        volatile uint32_t HSTADDR3;  ///< Offset: 0x42C - Host Address 3 Register
        volatile uint32_t HSTPIPCFG__;  ///< Offset: 0x500 - Host Pipe Configuration Register (n = 0) 0 (renamed from HSTPIPCFG__)
        volatile uint32_t HSTPIPISR__;  ///< Offset: 0x530 - Host Pipe Status Register (n = 0) 0 (renamed from HSTPIPISR__)
        volatile uint32_t HSTPIPICR__;  ///< Offset: 0x560 - Host Pipe Clear Register (n = 0) 0 (renamed from HSTPIPICR__)
        volatile uint32_t HSTPIPIFR__;  ///< Offset: 0x590 - Host Pipe Set Register (n = 0) 0 (renamed from HSTPIPIFR__)
        volatile uint32_t HSTPIPIMR__;  ///< Offset: 0x5C0 - Host Pipe Mask Register (n = 0) 0 (renamed from HSTPIPIMR__)
        volatile uint32_t HSTPIPIER__;  ///< Offset: 0x5F0 - Host Pipe Enable Register (n = 0) 0 (renamed from HSTPIPIER__)
        volatile uint32_t HSTPIPIDR__;  ///< Offset: 0x620 - Host Pipe Disable Register (n = 0) 0 (renamed from HSTPIPIDR__)
        volatile uint32_t HSTPIPINRQ__;  ///< Offset: 0x650 - Host Pipe IN Request Register (n = 0) 0 (renamed from HSTPIPINRQ__)
        volatile uint32_t HSTPIPERR__;  ///< Offset: 0x680 - Host Pipe Error Register (n = 0) 0 (renamed from HSTPIPERR__)
        volatile uint32_t HSTDMANXTDSC;  ///< Offset: 0x00 - Host DMA Channel Next Descriptor Address Register (n = 1)
        volatile uint32_t HSTDMAADDRESS;  ///< Offset: 0x04 - Host DMA Channel Address Register (n = 1)
        volatile uint32_t HSTDMACONTROL;  ///< Offset: 0x08 - Host DMA Channel Control Register (n = 1)
        volatile uint32_t HSTDMASTATUS;  ///< Offset: 0x0C - Host DMA Channel Status Register (n = 1)
        volatile uint32_t CTRL;  ///< Offset: 0x800 - General Control Register
        volatile uint32_t SR;  ///< Offset: 0x804 - General Status Register
        volatile uint32_t SCR;  ///< Offset: 0x808 - General Status Clear Register
        volatile uint32_t SFR;  ///< Offset: 0x80C - General Status Set Register
    };

    /// Peripheral instances
    inline Registers* USBHS = reinterpret_cast<Registers*>(USBHS_BASE);

    // Bit definitions
    /// DEVCTRL Register bits
    namespace devctrl_bits {
        constexpr uint32_t UADD = (7 << 0);  ///< USB Address
        constexpr uint32_t ADDEN = (1U << 7);  ///< Address Enable
        constexpr uint32_t DETACH = (1U << 8);  ///< Detach
        constexpr uint32_t RMWKUP = (1U << 9);  ///< Remote Wake-Up
        constexpr uint32_t SPDCONF = (2 << 10);  ///< Mode Configuration
        constexpr uint32_t LS = (1U << 12);  ///< Low-Speed Mode Force
        constexpr uint32_t TSTJ = (1U << 13);  ///< Test mode J
        constexpr uint32_t TSTK = (1U << 14);  ///< Test mode K
        constexpr uint32_t TSTPCKT = (1U << 15);  ///< Test packet mode
        constexpr uint32_t OPMODE2 = (1U << 16);  ///< Specific Operational mode
    }

    /// DEVISR Register bits
    namespace devisr_bits {
        constexpr uint32_t SUSP = (1U << 0);  ///< Suspend Interrupt
        constexpr uint32_t MSOF = (1U << 1);  ///< Micro Start of Frame Interrupt
        constexpr uint32_t SOF = (1U << 2);  ///< Start of Frame Interrupt
        constexpr uint32_t EORST = (1U << 3);  ///< End of Reset Interrupt
        constexpr uint32_t WAKEUP = (1U << 4);  ///< Wake-Up Interrupt
        constexpr uint32_t EORSM = (1U << 5);  ///< End of Resume Interrupt
        constexpr uint32_t UPRSM = (1U << 6);  ///< Upstream Resume Interrupt
        constexpr uint32_t PEP_0 = (1U << 12);  ///< Endpoint 0 Interrupt
        constexpr uint32_t PEP_1 = (1U << 13);  ///< Endpoint 1 Interrupt
        constexpr uint32_t PEP_2 = (1U << 14);  ///< Endpoint 2 Interrupt
        constexpr uint32_t PEP_3 = (1U << 15);  ///< Endpoint 3 Interrupt
        constexpr uint32_t PEP_4 = (1U << 16);  ///< Endpoint 4 Interrupt
        constexpr uint32_t PEP_5 = (1U << 17);  ///< Endpoint 5 Interrupt
        constexpr uint32_t PEP_6 = (1U << 18);  ///< Endpoint 6 Interrupt
        constexpr uint32_t PEP_7 = (1U << 19);  ///< Endpoint 7 Interrupt
        constexpr uint32_t PEP_8 = (1U << 20);  ///< Endpoint 8 Interrupt
        constexpr uint32_t PEP_9 = (1U << 21);  ///< Endpoint 9 Interrupt
        constexpr uint32_t PEP_10 = (1U << 22);  ///< Endpoint 10 Interrupt
        constexpr uint32_t PEP_11 = (1U << 23);  ///< Endpoint 11 Interrupt
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt
    }

    /// DEVICR Register bits
    namespace devicr_bits {
        constexpr uint32_t SUSPC = (1U << 0);  ///< Suspend Interrupt Clear
        constexpr uint32_t MSOFC = (1U << 1);  ///< Micro Start of Frame Interrupt Clear
        constexpr uint32_t SOFC = (1U << 2);  ///< Start of Frame Interrupt Clear
        constexpr uint32_t EORSTC = (1U << 3);  ///< End of Reset Interrupt Clear
        constexpr uint32_t WAKEUPC = (1U << 4);  ///< Wake-Up Interrupt Clear
        constexpr uint32_t EORSMC = (1U << 5);  ///< End of Resume Interrupt Clear
        constexpr uint32_t UPRSMC = (1U << 6);  ///< Upstream Resume Interrupt Clear
    }

    /// DEVIFR Register bits
    namespace devifr_bits {
        constexpr uint32_t SUSPS = (1U << 0);  ///< Suspend Interrupt Set
        constexpr uint32_t MSOFS = (1U << 1);  ///< Micro Start of Frame Interrupt Set
        constexpr uint32_t SOFS = (1U << 2);  ///< Start of Frame Interrupt Set
        constexpr uint32_t EORSTS = (1U << 3);  ///< End of Reset Interrupt Set
        constexpr uint32_t WAKEUPS = (1U << 4);  ///< Wake-Up Interrupt Set
        constexpr uint32_t EORSMS = (1U << 5);  ///< End of Resume Interrupt Set
        constexpr uint32_t UPRSMS = (1U << 6);  ///< Upstream Resume Interrupt Set
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Set
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Set
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Set
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Set
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Set
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Set
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Set
    }

    /// DEVIMR Register bits
    namespace devimr_bits {
        constexpr uint32_t SUSPE = (1U << 0);  ///< Suspend Interrupt Mask
        constexpr uint32_t MSOFE = (1U << 1);  ///< Micro Start of Frame Interrupt Mask
        constexpr uint32_t SOFE = (1U << 2);  ///< Start of Frame Interrupt Mask
        constexpr uint32_t EORSTE = (1U << 3);  ///< End of Reset Interrupt Mask
        constexpr uint32_t WAKEUPE = (1U << 4);  ///< Wake-Up Interrupt Mask
        constexpr uint32_t EORSME = (1U << 5);  ///< End of Resume Interrupt Mask
        constexpr uint32_t UPRSME = (1U << 6);  ///< Upstream Resume Interrupt Mask
        constexpr uint32_t PEP_0 = (1U << 12);  ///< Endpoint 0 Interrupt Mask
        constexpr uint32_t PEP_1 = (1U << 13);  ///< Endpoint 1 Interrupt Mask
        constexpr uint32_t PEP_2 = (1U << 14);  ///< Endpoint 2 Interrupt Mask
        constexpr uint32_t PEP_3 = (1U << 15);  ///< Endpoint 3 Interrupt Mask
        constexpr uint32_t PEP_4 = (1U << 16);  ///< Endpoint 4 Interrupt Mask
        constexpr uint32_t PEP_5 = (1U << 17);  ///< Endpoint 5 Interrupt Mask
        constexpr uint32_t PEP_6 = (1U << 18);  ///< Endpoint 6 Interrupt Mask
        constexpr uint32_t PEP_7 = (1U << 19);  ///< Endpoint 7 Interrupt Mask
        constexpr uint32_t PEP_8 = (1U << 20);  ///< Endpoint 8 Interrupt Mask
        constexpr uint32_t PEP_9 = (1U << 21);  ///< Endpoint 9 Interrupt Mask
        constexpr uint32_t PEP_10 = (1U << 22);  ///< Endpoint 10 Interrupt Mask
        constexpr uint32_t PEP_11 = (1U << 23);  ///< Endpoint 11 Interrupt Mask
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Mask
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Mask
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Mask
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Mask
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Mask
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Mask
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Mask
    }

    /// DEVIDR Register bits
    namespace devidr_bits {
        constexpr uint32_t SUSPEC = (1U << 0);  ///< Suspend Interrupt Disable
        constexpr uint32_t MSOFEC = (1U << 1);  ///< Micro Start of Frame Interrupt Disable
        constexpr uint32_t SOFEC = (1U << 2);  ///< Start of Frame Interrupt Disable
        constexpr uint32_t EORSTEC = (1U << 3);  ///< End of Reset Interrupt Disable
        constexpr uint32_t WAKEUPEC = (1U << 4);  ///< Wake-Up Interrupt Disable
        constexpr uint32_t EORSMEC = (1U << 5);  ///< End of Resume Interrupt Disable
        constexpr uint32_t UPRSMEC = (1U << 6);  ///< Upstream Resume Interrupt Disable
        constexpr uint32_t PEP_0 = (1U << 12);  ///< Endpoint 0 Interrupt Disable
        constexpr uint32_t PEP_1 = (1U << 13);  ///< Endpoint 1 Interrupt Disable
        constexpr uint32_t PEP_2 = (1U << 14);  ///< Endpoint 2 Interrupt Disable
        constexpr uint32_t PEP_3 = (1U << 15);  ///< Endpoint 3 Interrupt Disable
        constexpr uint32_t PEP_4 = (1U << 16);  ///< Endpoint 4 Interrupt Disable
        constexpr uint32_t PEP_5 = (1U << 17);  ///< Endpoint 5 Interrupt Disable
        constexpr uint32_t PEP_6 = (1U << 18);  ///< Endpoint 6 Interrupt Disable
        constexpr uint32_t PEP_7 = (1U << 19);  ///< Endpoint 7 Interrupt Disable
        constexpr uint32_t PEP_8 = (1U << 20);  ///< Endpoint 8 Interrupt Disable
        constexpr uint32_t PEP_9 = (1U << 21);  ///< Endpoint 9 Interrupt Disable
        constexpr uint32_t PEP_10 = (1U << 22);  ///< Endpoint 10 Interrupt Disable
        constexpr uint32_t PEP_11 = (1U << 23);  ///< Endpoint 11 Interrupt Disable
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Disable
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Disable
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Disable
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Disable
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Disable
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Disable
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Disable
    }

    /// DEVIER Register bits
    namespace devier_bits {
        constexpr uint32_t SUSPES = (1U << 0);  ///< Suspend Interrupt Enable
        constexpr uint32_t MSOFES = (1U << 1);  ///< Micro Start of Frame Interrupt Enable
        constexpr uint32_t SOFES = (1U << 2);  ///< Start of Frame Interrupt Enable
        constexpr uint32_t EORSTES = (1U << 3);  ///< End of Reset Interrupt Enable
        constexpr uint32_t WAKEUPES = (1U << 4);  ///< Wake-Up Interrupt Enable
        constexpr uint32_t EORSMES = (1U << 5);  ///< End of Resume Interrupt Enable
        constexpr uint32_t UPRSMES = (1U << 6);  ///< Upstream Resume Interrupt Enable
        constexpr uint32_t PEP_0 = (1U << 12);  ///< Endpoint 0 Interrupt Enable
        constexpr uint32_t PEP_1 = (1U << 13);  ///< Endpoint 1 Interrupt Enable
        constexpr uint32_t PEP_2 = (1U << 14);  ///< Endpoint 2 Interrupt Enable
        constexpr uint32_t PEP_3 = (1U << 15);  ///< Endpoint 3 Interrupt Enable
        constexpr uint32_t PEP_4 = (1U << 16);  ///< Endpoint 4 Interrupt Enable
        constexpr uint32_t PEP_5 = (1U << 17);  ///< Endpoint 5 Interrupt Enable
        constexpr uint32_t PEP_6 = (1U << 18);  ///< Endpoint 6 Interrupt Enable
        constexpr uint32_t PEP_7 = (1U << 19);  ///< Endpoint 7 Interrupt Enable
        constexpr uint32_t PEP_8 = (1U << 20);  ///< Endpoint 8 Interrupt Enable
        constexpr uint32_t PEP_9 = (1U << 21);  ///< Endpoint 9 Interrupt Enable
        constexpr uint32_t PEP_10 = (1U << 22);  ///< Endpoint 10 Interrupt Enable
        constexpr uint32_t PEP_11 = (1U << 23);  ///< Endpoint 11 Interrupt Enable
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Enable
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Enable
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Enable
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Enable
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Enable
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Enable
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Enable
    }

    /// DEVEPT Register bits
    namespace devept_bits {
        constexpr uint32_t EPEN0 = (1U << 0);  ///< Endpoint 0 Enable
        constexpr uint32_t EPEN1 = (1U << 1);  ///< Endpoint 1 Enable
        constexpr uint32_t EPEN2 = (1U << 2);  ///< Endpoint 2 Enable
        constexpr uint32_t EPEN3 = (1U << 3);  ///< Endpoint 3 Enable
        constexpr uint32_t EPEN4 = (1U << 4);  ///< Endpoint 4 Enable
        constexpr uint32_t EPEN5 = (1U << 5);  ///< Endpoint 5 Enable
        constexpr uint32_t EPEN6 = (1U << 6);  ///< Endpoint 6 Enable
        constexpr uint32_t EPEN7 = (1U << 7);  ///< Endpoint 7 Enable
        constexpr uint32_t EPEN8 = (1U << 8);  ///< Endpoint 8 Enable
        constexpr uint32_t EPEN9 = (1U << 9);  ///< Endpoint 9 Enable
        constexpr uint32_t EPRST0 = (1U << 16);  ///< Endpoint 0 Reset
        constexpr uint32_t EPRST1 = (1U << 17);  ///< Endpoint 1 Reset
        constexpr uint32_t EPRST2 = (1U << 18);  ///< Endpoint 2 Reset
        constexpr uint32_t EPRST3 = (1U << 19);  ///< Endpoint 3 Reset
        constexpr uint32_t EPRST4 = (1U << 20);  ///< Endpoint 4 Reset
        constexpr uint32_t EPRST5 = (1U << 21);  ///< Endpoint 5 Reset
        constexpr uint32_t EPRST6 = (1U << 22);  ///< Endpoint 6 Reset
        constexpr uint32_t EPRST7 = (1U << 23);  ///< Endpoint 7 Reset
        constexpr uint32_t EPRST8 = (1U << 24);  ///< Endpoint 8 Reset
        constexpr uint32_t EPRST9 = (1U << 25);  ///< Endpoint 9 Reset
    }

    /// DEVFNUM Register bits
    namespace devfnum_bits {
        constexpr uint32_t MFNUM = (3 << 0);  ///< Micro Frame Number
        constexpr uint32_t FNUM = (11 << 3);  ///< Frame Number
        constexpr uint32_t FNCERR = (1U << 15);  ///< Frame Number CRC Error
    }

    /// DEVEPTCFG__ Register bits
    namespace deveptcfg___bits {
        constexpr uint32_t ALLOC = (1U << 1);  ///< Endpoint Memory Allocate
        constexpr uint32_t EPBK = (2 << 2);  ///< Endpoint Banks
        constexpr uint32_t EPSIZE = (3 << 4);  ///< Endpoint Size
        constexpr uint32_t EPDIR = (1U << 8);  ///< Endpoint Direction
        constexpr uint32_t AUTOSW = (1U << 9);  ///< Automatic Switch
        constexpr uint32_t EPTYPE = (2 << 11);  ///< Endpoint Type
        constexpr uint32_t NBTRANS = (2 << 13);  ///< Number of transactions per microframe for isochronous endpoint
    }

    /// DEVEPTISR__ Register bits
    namespace deveptisr___bits {
        constexpr uint32_t TXINI = (1U << 0);  ///< Transmitted IN Data Interrupt
        constexpr uint32_t RXOUTI = (1U << 1);  ///< Received OUT Data Interrupt
        constexpr uint32_t RXSTPI = (1U << 2);  ///< Received SETUP Interrupt
        constexpr uint32_t NAKOUTI = (1U << 3);  ///< NAKed OUT Interrupt
        constexpr uint32_t NAKINI = (1U << 4);  ///< NAKed IN Interrupt
        constexpr uint32_t OVERFI = (1U << 5);  ///< Overflow Interrupt
        constexpr uint32_t STALLEDI = (1U << 6);  ///< STALLed Interrupt
        constexpr uint32_t SHORTPACKET = (1U << 7);  ///< Short Packet Interrupt
        constexpr uint32_t DTSEQ = (2 << 8);  ///< Data Toggle Sequence
        constexpr uint32_t NBUSYBK = (2 << 12);  ///< Number of Busy Banks
        constexpr uint32_t CURRBK = (2 << 14);  ///< Current Bank
        constexpr uint32_t RWALL = (1U << 16);  ///< Read/Write Allowed
        constexpr uint32_t CTRLDIR = (1U << 17);  ///< Control Direction
        constexpr uint32_t CFGOK = (1U << 18);  ///< Configuration OK Status
        constexpr uint32_t BYCT = (11 << 20);  ///< Byte Count
    }

    /// DEVEPTICR__ Register bits
    namespace devepticr___bits {
        constexpr uint32_t TXINIC = (1U << 0);  ///< Transmitted IN Data Interrupt Clear
        constexpr uint32_t RXOUTIC = (1U << 1);  ///< Received OUT Data Interrupt Clear
        constexpr uint32_t RXSTPIC = (1U << 2);  ///< Received SETUP Interrupt Clear
        constexpr uint32_t NAKOUTIC = (1U << 3);  ///< NAKed OUT Interrupt Clear
        constexpr uint32_t NAKINIC = (1U << 4);  ///< NAKed IN Interrupt Clear
        constexpr uint32_t OVERFIC = (1U << 5);  ///< Overflow Interrupt Clear
        constexpr uint32_t STALLEDIC = (1U << 6);  ///< STALLed Interrupt Clear
        constexpr uint32_t SHORTPACKETC = (1U << 7);  ///< Short Packet Interrupt Clear
    }

    /// DEVEPTIFR__ Register bits
    namespace deveptifr___bits {
        constexpr uint32_t TXINIS = (1U << 0);  ///< Transmitted IN Data Interrupt Set
        constexpr uint32_t RXOUTIS = (1U << 1);  ///< Received OUT Data Interrupt Set
        constexpr uint32_t RXSTPIS = (1U << 2);  ///< Received SETUP Interrupt Set
        constexpr uint32_t NAKOUTIS = (1U << 3);  ///< NAKed OUT Interrupt Set
        constexpr uint32_t NAKINIS = (1U << 4);  ///< NAKed IN Interrupt Set
        constexpr uint32_t OVERFIS = (1U << 5);  ///< Overflow Interrupt Set
        constexpr uint32_t STALLEDIS = (1U << 6);  ///< STALLed Interrupt Set
        constexpr uint32_t SHORTPACKETS = (1U << 7);  ///< Short Packet Interrupt Set
        constexpr uint32_t NBUSYBKS = (1U << 12);  ///< Number of Busy Banks Interrupt Set
    }

    /// DEVEPTIMR__ Register bits
    namespace deveptimr___bits {
        constexpr uint32_t TXINE = (1U << 0);  ///< Transmitted IN Data Interrupt
        constexpr uint32_t RXOUTE = (1U << 1);  ///< Received OUT Data Interrupt
        constexpr uint32_t RXSTPE = (1U << 2);  ///< Received SETUP Interrupt
        constexpr uint32_t NAKOUTE = (1U << 3);  ///< NAKed OUT Interrupt
        constexpr uint32_t NAKINE = (1U << 4);  ///< NAKed IN Interrupt
        constexpr uint32_t OVERFE = (1U << 5);  ///< Overflow Interrupt
        constexpr uint32_t STALLEDE = (1U << 6);  ///< STALLed Interrupt
        constexpr uint32_t SHORTPACKETE = (1U << 7);  ///< Short Packet Interrupt
        constexpr uint32_t NBUSYBKE = (1U << 12);  ///< Number of Busy Banks Interrupt
        constexpr uint32_t KILLBK = (1U << 13);  ///< Kill IN Bank
        constexpr uint32_t FIFOCON = (1U << 14);  ///< FIFO Control
        constexpr uint32_t EPDISHDMA = (1U << 16);  ///< Endpoint Interrupts Disable HDMA Request
        constexpr uint32_t NYETDIS = (1U << 17);  ///< NYET Token Disable
        constexpr uint32_t RSTDT = (1U << 18);  ///< Reset Data Toggle
        constexpr uint32_t STALLRQ = (1U << 19);  ///< STALL Request
    }

    /// DEVEPTIER__ Register bits
    namespace deveptier___bits {
        constexpr uint32_t TXINES = (1U << 0);  ///< Transmitted IN Data Interrupt Enable
        constexpr uint32_t RXOUTES = (1U << 1);  ///< Received OUT Data Interrupt Enable
        constexpr uint32_t RXSTPES = (1U << 2);  ///< Received SETUP Interrupt Enable
        constexpr uint32_t NAKOUTES = (1U << 3);  ///< NAKed OUT Interrupt Enable
        constexpr uint32_t NAKINES = (1U << 4);  ///< NAKed IN Interrupt Enable
        constexpr uint32_t OVERFES = (1U << 5);  ///< Overflow Interrupt Enable
        constexpr uint32_t STALLEDES = (1U << 6);  ///< STALLed Interrupt Enable
        constexpr uint32_t SHORTPACKETES = (1U << 7);  ///< Short Packet Interrupt Enable
        constexpr uint32_t NBUSYBKES = (1U << 12);  ///< Number of Busy Banks Interrupt Enable
        constexpr uint32_t KILLBKS = (1U << 13);  ///< Kill IN Bank
        constexpr uint32_t FIFOCONS = (1U << 14);  ///< FIFO Control
        constexpr uint32_t EPDISHDMAS = (1U << 16);  ///< Endpoint Interrupts Disable HDMA Request Enable
        constexpr uint32_t NYETDISS = (1U << 17);  ///< NYET Token Disable Enable
        constexpr uint32_t RSTDTS = (1U << 18);  ///< Reset Data Toggle Enable
        constexpr uint32_t STALLRQS = (1U << 19);  ///< STALL Request Enable
    }

    /// DEVEPTIDR__ Register bits
    namespace deveptidr___bits {
        constexpr uint32_t TXINEC = (1U << 0);  ///< Transmitted IN Interrupt Clear
        constexpr uint32_t RXOUTEC = (1U << 1);  ///< Received OUT Data Interrupt Clear
        constexpr uint32_t RXSTPEC = (1U << 2);  ///< Received SETUP Interrupt Clear
        constexpr uint32_t NAKOUTEC = (1U << 3);  ///< NAKed OUT Interrupt Clear
        constexpr uint32_t NAKINEC = (1U << 4);  ///< NAKed IN Interrupt Clear
        constexpr uint32_t OVERFEC = (1U << 5);  ///< Overflow Interrupt Clear
        constexpr uint32_t STALLEDEC = (1U << 6);  ///< STALLed Interrupt Clear
        constexpr uint32_t SHORTPACKETEC = (1U << 7);  ///< Shortpacket Interrupt Clear
        constexpr uint32_t NBUSYBKEC = (1U << 12);  ///< Number of Busy Banks Interrupt Clear
        constexpr uint32_t FIFOCONC = (1U << 14);  ///< FIFO Control Clear
        constexpr uint32_t EPDISHDMAC = (1U << 16);  ///< Endpoint Interrupts Disable HDMA Request Clear
        constexpr uint32_t NYETDISC = (1U << 17);  ///< NYET Token Disable Clear
        constexpr uint32_t STALLRQC = (1U << 19);  ///< STALL Request Clear
    }

    /// DEVDMANXTDSC Register bits
    namespace devdmanxtdsc_bits {
        constexpr uint32_t NXT_DSC_ADD = (32 << 0);  ///< Next Descriptor Address
    }

    /// DEVDMAADDRESS Register bits
    namespace devdmaaddress_bits {
        constexpr uint32_t BUFF_ADD = (32 << 0);  ///< Buffer Address
    }

    /// DEVDMACONTROL Register bits
    namespace devdmacontrol_bits {
        constexpr uint32_t CHANN_ENB = (1U << 0);  ///< Channel Enable Command
        constexpr uint32_t LDNXT_DSC = (1U << 1);  ///< Load Next Channel Transfer Descriptor Enable Command
        constexpr uint32_t END_TR_EN = (1U << 2);  ///< End of Transfer Enable Control (OUT transfers only)
        constexpr uint32_t END_B_EN = (1U << 3);  ///< End of Buffer Enable Control
        constexpr uint32_t END_TR_IT = (1U << 4);  ///< End of Transfer Interrupt Enable
        constexpr uint32_t END_BUFFIT = (1U << 5);  ///< End of Buffer Interrupt Enable
        constexpr uint32_t DESC_LD_IT = (1U << 6);  ///< Descriptor Loaded Interrupt Enable
        constexpr uint32_t BURST_LCK = (1U << 7);  ///< Burst Lock Enable
        constexpr uint32_t BUFF_LENGTH = (16 << 16);  ///< Buffer Byte Length (Write-only)
    }

    /// DEVDMASTATUS Register bits
    namespace devdmastatus_bits {
        constexpr uint32_t CHANN_ENB = (1U << 0);  ///< Channel Enable Status
        constexpr uint32_t CHANN_ACT = (1U << 1);  ///< Channel Active Status
        constexpr uint32_t END_TR_ST = (1U << 4);  ///< End of Channel Transfer Status
        constexpr uint32_t END_BF_ST = (1U << 5);  ///< End of Channel Buffer Status
        constexpr uint32_t DESC_LDST = (1U << 6);  ///< Descriptor Loaded Status
        constexpr uint32_t BUFF_COUNT = (16 << 16);  ///< Buffer Byte Count
    }

    /// HSTCTRL Register bits
    namespace hstctrl_bits {
        constexpr uint32_t SOFE = (1U << 8);  ///< Start of Frame Generation Enable
        constexpr uint32_t RESET = (1U << 9);  ///< Send USB Reset
        constexpr uint32_t RESUME = (1U << 10);  ///< Send USB Resume
        constexpr uint32_t SPDCONF = (2 << 12);  ///< Mode Configuration
    }

    /// HSTISR Register bits
    namespace hstisr_bits {
        constexpr uint32_t DCONNI = (1U << 0);  ///< Device Connection Interrupt
        constexpr uint32_t DDISCI = (1U << 1);  ///< Device Disconnection Interrupt
        constexpr uint32_t RSTI = (1U << 2);  ///< USB Reset Sent Interrupt
        constexpr uint32_t RSMEDI = (1U << 3);  ///< Downstream Resume Sent Interrupt
        constexpr uint32_t RXRSMI = (1U << 4);  ///< Upstream Resume Received Interrupt
        constexpr uint32_t HSOFI = (1U << 5);  ///< Host Start of Frame Interrupt
        constexpr uint32_t HWUPI = (1U << 6);  ///< Host Wake-Up Interrupt
        constexpr uint32_t PEP_0 = (1U << 8);  ///< Pipe 0 Interrupt
        constexpr uint32_t PEP_1 = (1U << 9);  ///< Pipe 1 Interrupt
        constexpr uint32_t PEP_2 = (1U << 10);  ///< Pipe 2 Interrupt
        constexpr uint32_t PEP_3 = (1U << 11);  ///< Pipe 3 Interrupt
        constexpr uint32_t PEP_4 = (1U << 12);  ///< Pipe 4 Interrupt
        constexpr uint32_t PEP_5 = (1U << 13);  ///< Pipe 5 Interrupt
        constexpr uint32_t PEP_6 = (1U << 14);  ///< Pipe 6 Interrupt
        constexpr uint32_t PEP_7 = (1U << 15);  ///< Pipe 7 Interrupt
        constexpr uint32_t PEP_8 = (1U << 16);  ///< Pipe 8 Interrupt
        constexpr uint32_t PEP_9 = (1U << 17);  ///< Pipe 9 Interrupt
        constexpr uint32_t PEP_10 = (1U << 18);  ///< Pipe 10 Interrupt
        constexpr uint32_t PEP_11 = (1U << 19);  ///< Pipe 11 Interrupt
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt
    }

    /// HSTICR Register bits
    namespace hsticr_bits {
        constexpr uint32_t DCONNIC = (1U << 0);  ///< Device Connection Interrupt Clear
        constexpr uint32_t DDISCIC = (1U << 1);  ///< Device Disconnection Interrupt Clear
        constexpr uint32_t RSTIC = (1U << 2);  ///< USB Reset Sent Interrupt Clear
        constexpr uint32_t RSMEDIC = (1U << 3);  ///< Downstream Resume Sent Interrupt Clear
        constexpr uint32_t RXRSMIC = (1U << 4);  ///< Upstream Resume Received Interrupt Clear
        constexpr uint32_t HSOFIC = (1U << 5);  ///< Host Start of Frame Interrupt Clear
        constexpr uint32_t HWUPIC = (1U << 6);  ///< Host Wake-Up Interrupt Clear
    }

    /// HSTIFR Register bits
    namespace hstifr_bits {
        constexpr uint32_t DCONNIS = (1U << 0);  ///< Device Connection Interrupt Set
        constexpr uint32_t DDISCIS = (1U << 1);  ///< Device Disconnection Interrupt Set
        constexpr uint32_t RSTIS = (1U << 2);  ///< USB Reset Sent Interrupt Set
        constexpr uint32_t RSMEDIS = (1U << 3);  ///< Downstream Resume Sent Interrupt Set
        constexpr uint32_t RXRSMIS = (1U << 4);  ///< Upstream Resume Received Interrupt Set
        constexpr uint32_t HSOFIS = (1U << 5);  ///< Host Start of Frame Interrupt Set
        constexpr uint32_t HWUPIS = (1U << 6);  ///< Host Wake-Up Interrupt Set
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Set
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Set
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Set
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Set
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Set
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Set
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Set
    }

    /// HSTIMR Register bits
    namespace hstimr_bits {
        constexpr uint32_t DCONNIE = (1U << 0);  ///< Device Connection Interrupt Enable
        constexpr uint32_t DDISCIE = (1U << 1);  ///< Device Disconnection Interrupt Enable
        constexpr uint32_t RSTIE = (1U << 2);  ///< USB Reset Sent Interrupt Enable
        constexpr uint32_t RSMEDIE = (1U << 3);  ///< Downstream Resume Sent Interrupt Enable
        constexpr uint32_t RXRSMIE = (1U << 4);  ///< Upstream Resume Received Interrupt Enable
        constexpr uint32_t HSOFIE = (1U << 5);  ///< Host Start of Frame Interrupt Enable
        constexpr uint32_t HWUPIE = (1U << 6);  ///< Host Wake-Up Interrupt Enable
        constexpr uint32_t PEP_0 = (1U << 8);  ///< Pipe 0 Interrupt Enable
        constexpr uint32_t PEP_1 = (1U << 9);  ///< Pipe 1 Interrupt Enable
        constexpr uint32_t PEP_2 = (1U << 10);  ///< Pipe 2 Interrupt Enable
        constexpr uint32_t PEP_3 = (1U << 11);  ///< Pipe 3 Interrupt Enable
        constexpr uint32_t PEP_4 = (1U << 12);  ///< Pipe 4 Interrupt Enable
        constexpr uint32_t PEP_5 = (1U << 13);  ///< Pipe 5 Interrupt Enable
        constexpr uint32_t PEP_6 = (1U << 14);  ///< Pipe 6 Interrupt Enable
        constexpr uint32_t PEP_7 = (1U << 15);  ///< Pipe 7 Interrupt Enable
        constexpr uint32_t PEP_8 = (1U << 16);  ///< Pipe 8 Interrupt Enable
        constexpr uint32_t PEP_9 = (1U << 17);  ///< Pipe 9 Interrupt Enable
        constexpr uint32_t PEP_10 = (1U << 18);  ///< Pipe 10 Interrupt Enable
        constexpr uint32_t PEP_11 = (1U << 19);  ///< Pipe 11 Interrupt Enable
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Enable
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Enable
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Enable
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Enable
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Enable
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Enable
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Enable
    }

    /// HSTIDR Register bits
    namespace hstidr_bits {
        constexpr uint32_t DCONNIEC = (1U << 0);  ///< Device Connection Interrupt Disable
        constexpr uint32_t DDISCIEC = (1U << 1);  ///< Device Disconnection Interrupt Disable
        constexpr uint32_t RSTIEC = (1U << 2);  ///< USB Reset Sent Interrupt Disable
        constexpr uint32_t RSMEDIEC = (1U << 3);  ///< Downstream Resume Sent Interrupt Disable
        constexpr uint32_t RXRSMIEC = (1U << 4);  ///< Upstream Resume Received Interrupt Disable
        constexpr uint32_t HSOFIEC = (1U << 5);  ///< Host Start of Frame Interrupt Disable
        constexpr uint32_t HWUPIEC = (1U << 6);  ///< Host Wake-Up Interrupt Disable
        constexpr uint32_t PEP_0 = (1U << 8);  ///< Pipe 0 Interrupt Disable
        constexpr uint32_t PEP_1 = (1U << 9);  ///< Pipe 1 Interrupt Disable
        constexpr uint32_t PEP_2 = (1U << 10);  ///< Pipe 2 Interrupt Disable
        constexpr uint32_t PEP_3 = (1U << 11);  ///< Pipe 3 Interrupt Disable
        constexpr uint32_t PEP_4 = (1U << 12);  ///< Pipe 4 Interrupt Disable
        constexpr uint32_t PEP_5 = (1U << 13);  ///< Pipe 5 Interrupt Disable
        constexpr uint32_t PEP_6 = (1U << 14);  ///< Pipe 6 Interrupt Disable
        constexpr uint32_t PEP_7 = (1U << 15);  ///< Pipe 7 Interrupt Disable
        constexpr uint32_t PEP_8 = (1U << 16);  ///< Pipe 8 Interrupt Disable
        constexpr uint32_t PEP_9 = (1U << 17);  ///< Pipe 9 Interrupt Disable
        constexpr uint32_t PEP_10 = (1U << 18);  ///< Pipe 10 Interrupt Disable
        constexpr uint32_t PEP_11 = (1U << 19);  ///< Pipe 11 Interrupt Disable
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Disable
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Disable
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Disable
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Disable
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Disable
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Disable
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Disable
    }

    /// HSTIER Register bits
    namespace hstier_bits {
        constexpr uint32_t DCONNIES = (1U << 0);  ///< Device Connection Interrupt Enable
        constexpr uint32_t DDISCIES = (1U << 1);  ///< Device Disconnection Interrupt Enable
        constexpr uint32_t RSTIES = (1U << 2);  ///< USB Reset Sent Interrupt Enable
        constexpr uint32_t RSMEDIES = (1U << 3);  ///< Downstream Resume Sent Interrupt Enable
        constexpr uint32_t RXRSMIES = (1U << 4);  ///< Upstream Resume Received Interrupt Enable
        constexpr uint32_t HSOFIES = (1U << 5);  ///< Host Start of Frame Interrupt Enable
        constexpr uint32_t HWUPIES = (1U << 6);  ///< Host Wake-Up Interrupt Enable
        constexpr uint32_t PEP_0 = (1U << 8);  ///< Pipe 0 Interrupt Enable
        constexpr uint32_t PEP_1 = (1U << 9);  ///< Pipe 1 Interrupt Enable
        constexpr uint32_t PEP_2 = (1U << 10);  ///< Pipe 2 Interrupt Enable
        constexpr uint32_t PEP_3 = (1U << 11);  ///< Pipe 3 Interrupt Enable
        constexpr uint32_t PEP_4 = (1U << 12);  ///< Pipe 4 Interrupt Enable
        constexpr uint32_t PEP_5 = (1U << 13);  ///< Pipe 5 Interrupt Enable
        constexpr uint32_t PEP_6 = (1U << 14);  ///< Pipe 6 Interrupt Enable
        constexpr uint32_t PEP_7 = (1U << 15);  ///< Pipe 7 Interrupt Enable
        constexpr uint32_t PEP_8 = (1U << 16);  ///< Pipe 8 Interrupt Enable
        constexpr uint32_t PEP_9 = (1U << 17);  ///< Pipe 9 Interrupt Enable
        constexpr uint32_t PEP_10 = (1U << 18);  ///< Pipe 10 Interrupt Enable
        constexpr uint32_t PEP_11 = (1U << 19);  ///< Pipe 11 Interrupt Enable
        constexpr uint32_t DMA_1 = (1U << 25);  ///< DMA Channel 1 Interrupt Enable
        constexpr uint32_t DMA_2 = (1U << 26);  ///< DMA Channel 2 Interrupt Enable
        constexpr uint32_t DMA_3 = (1U << 27);  ///< DMA Channel 3 Interrupt Enable
        constexpr uint32_t DMA_4 = (1U << 28);  ///< DMA Channel 4 Interrupt Enable
        constexpr uint32_t DMA_5 = (1U << 29);  ///< DMA Channel 5 Interrupt Enable
        constexpr uint32_t DMA_6 = (1U << 30);  ///< DMA Channel 6 Interrupt Enable
        constexpr uint32_t DMA_7 = (1U << 31);  ///< DMA Channel 7 Interrupt Enable
    }

    /// HSTPIP Register bits
    namespace hstpip_bits {
        constexpr uint32_t PEN0 = (1U << 0);  ///< Pipe 0 Enable
        constexpr uint32_t PEN1 = (1U << 1);  ///< Pipe 1 Enable
        constexpr uint32_t PEN2 = (1U << 2);  ///< Pipe 2 Enable
        constexpr uint32_t PEN3 = (1U << 3);  ///< Pipe 3 Enable
        constexpr uint32_t PEN4 = (1U << 4);  ///< Pipe 4 Enable
        constexpr uint32_t PEN5 = (1U << 5);  ///< Pipe 5 Enable
        constexpr uint32_t PEN6 = (1U << 6);  ///< Pipe 6 Enable
        constexpr uint32_t PEN7 = (1U << 7);  ///< Pipe 7 Enable
        constexpr uint32_t PEN8 = (1U << 8);  ///< Pipe 8 Enable
        constexpr uint32_t PRST0 = (1U << 16);  ///< Pipe 0 Reset
        constexpr uint32_t PRST1 = (1U << 17);  ///< Pipe 1 Reset
        constexpr uint32_t PRST2 = (1U << 18);  ///< Pipe 2 Reset
        constexpr uint32_t PRST3 = (1U << 19);  ///< Pipe 3 Reset
        constexpr uint32_t PRST4 = (1U << 20);  ///< Pipe 4 Reset
        constexpr uint32_t PRST5 = (1U << 21);  ///< Pipe 5 Reset
        constexpr uint32_t PRST6 = (1U << 22);  ///< Pipe 6 Reset
        constexpr uint32_t PRST7 = (1U << 23);  ///< Pipe 7 Reset
        constexpr uint32_t PRST8 = (1U << 24);  ///< Pipe 8 Reset
    }

    /// HSTFNUM Register bits
    namespace hstfnum_bits {
        constexpr uint32_t MFNUM = (3 << 0);  ///< Micro Frame Number
        constexpr uint32_t FNUM = (11 << 3);  ///< Frame Number
        constexpr uint32_t FLENHIGH = (8 << 16);  ///< Frame Length
    }

    /// HSTADDR1 Register bits
    namespace hstaddr1_bits {
        constexpr uint32_t HSTADDRP0 = (7 << 0);  ///< USB Host Address
        constexpr uint32_t HSTADDRP1 = (7 << 8);  ///< USB Host Address
        constexpr uint32_t HSTADDRP2 = (7 << 16);  ///< USB Host Address
        constexpr uint32_t HSTADDRP3 = (7 << 24);  ///< USB Host Address
    }

    /// HSTADDR2 Register bits
    namespace hstaddr2_bits {
        constexpr uint32_t HSTADDRP4 = (7 << 0);  ///< USB Host Address
        constexpr uint32_t HSTADDRP5 = (7 << 8);  ///< USB Host Address
        constexpr uint32_t HSTADDRP6 = (7 << 16);  ///< USB Host Address
        constexpr uint32_t HSTADDRP7 = (7 << 24);  ///< USB Host Address
    }

    /// HSTADDR3 Register bits
    namespace hstaddr3_bits {
        constexpr uint32_t HSTADDRP8 = (7 << 0);  ///< USB Host Address
        constexpr uint32_t HSTADDRP9 = (7 << 8);  ///< USB Host Address
    }

    /// HSTPIPCFG__ Register bits
    namespace hstpipcfg___bits {
        constexpr uint32_t ALLOC = (1U << 1);  ///< Pipe Memory Allocate
        constexpr uint32_t PBK = (2 << 2);  ///< Pipe Banks
        constexpr uint32_t PSIZE = (3 << 4);  ///< Pipe Size
        constexpr uint32_t PTOKEN = (2 << 8);  ///< Pipe Token
        constexpr uint32_t AUTOSW = (1U << 10);  ///< Automatic Switch
        constexpr uint32_t PTYPE = (2 << 12);  ///< Pipe Type
        constexpr uint32_t PEPNUM = (4 << 16);  ///< Pipe Endpoint Number
        constexpr uint32_t INTFRQ = (8 << 24);  ///< Pipe Interrupt Request Frequency
    }

    /// HSTPIPISR__ Register bits
    namespace hstpipisr___bits {
        constexpr uint32_t RXINI = (1U << 0);  ///< Received IN Data Interrupt
        constexpr uint32_t TXOUTI = (1U << 1);  ///< Transmitted OUT Data Interrupt
        constexpr uint32_t TXSTPI = (1U << 2);  ///< Transmitted SETUP Interrupt
        constexpr uint32_t PERRI = (1U << 3);  ///< Pipe Error Interrupt
        constexpr uint32_t NAKEDI = (1U << 4);  ///< NAKed Interrupt
        constexpr uint32_t OVERFI = (1U << 5);  ///< Overflow Interrupt
        constexpr uint32_t RXSTALLDI = (1U << 6);  ///< Received STALLed Interrupt
        constexpr uint32_t SHORTPACKETI = (1U << 7);  ///< Short Packet Interrupt
        constexpr uint32_t DTSEQ = (2 << 8);  ///< Data Toggle Sequence
        constexpr uint32_t NBUSYBK = (2 << 12);  ///< Number of Busy Banks
        constexpr uint32_t CURRBK = (2 << 14);  ///< Current Bank
        constexpr uint32_t RWALL = (1U << 16);  ///< Read/Write Allowed
        constexpr uint32_t CFGOK = (1U << 18);  ///< Configuration OK Status
        constexpr uint32_t PBYCT = (11 << 20);  ///< Pipe Byte Count
    }

    /// HSTPIPICR__ Register bits
    namespace hstpipicr___bits {
        constexpr uint32_t RXINIC = (1U << 0);  ///< Received IN Data Interrupt Clear
        constexpr uint32_t TXOUTIC = (1U << 1);  ///< Transmitted OUT Data Interrupt Clear
        constexpr uint32_t TXSTPIC = (1U << 2);  ///< Transmitted SETUP Interrupt Clear
        constexpr uint32_t NAKEDIC = (1U << 4);  ///< NAKed Interrupt Clear
        constexpr uint32_t OVERFIC = (1U << 5);  ///< Overflow Interrupt Clear
        constexpr uint32_t RXSTALLDIC = (1U << 6);  ///< Received STALLed Interrupt Clear
        constexpr uint32_t SHORTPACKETIC = (1U << 7);  ///< Short Packet Interrupt Clear
    }

    /// HSTPIPIFR__ Register bits
    namespace hstpipifr___bits {
        constexpr uint32_t RXINIS = (1U << 0);  ///< Received IN Data Interrupt Set
        constexpr uint32_t TXOUTIS = (1U << 1);  ///< Transmitted OUT Data Interrupt Set
        constexpr uint32_t TXSTPIS = (1U << 2);  ///< Transmitted SETUP Interrupt Set
        constexpr uint32_t PERRIS = (1U << 3);  ///< Pipe Error Interrupt Set
        constexpr uint32_t NAKEDIS = (1U << 4);  ///< NAKed Interrupt Set
        constexpr uint32_t OVERFIS = (1U << 5);  ///< Overflow Interrupt Set
        constexpr uint32_t RXSTALLDIS = (1U << 6);  ///< Received STALLed Interrupt Set
        constexpr uint32_t SHORTPACKETIS = (1U << 7);  ///< Short Packet Interrupt Set
        constexpr uint32_t NBUSYBKS = (1U << 12);  ///< Number of Busy Banks Set
    }

    /// HSTPIPIMR__ Register bits
    namespace hstpipimr___bits {
        constexpr uint32_t RXINE = (1U << 0);  ///< Received IN Data Interrupt Enable
        constexpr uint32_t TXOUTE = (1U << 1);  ///< Transmitted OUT Data Interrupt Enable
        constexpr uint32_t TXSTPE = (1U << 2);  ///< Transmitted SETUP Interrupt Enable
        constexpr uint32_t PERRE = (1U << 3);  ///< Pipe Error Interrupt Enable
        constexpr uint32_t NAKEDE = (1U << 4);  ///< NAKed Interrupt Enable
        constexpr uint32_t OVERFIE = (1U << 5);  ///< Overflow Interrupt Enable
        constexpr uint32_t RXSTALLDE = (1U << 6);  ///< Received STALLed Interrupt Enable
        constexpr uint32_t SHORTPACKETIE = (1U << 7);  ///< Short Packet Interrupt Enable
        constexpr uint32_t NBUSYBKE = (1U << 12);  ///< Number of Busy Banks Interrupt Enable
        constexpr uint32_t FIFOCON = (1U << 14);  ///< FIFO Control
        constexpr uint32_t PDISHDMA = (1U << 16);  ///< Pipe Interrupts Disable HDMA Request Enable
        constexpr uint32_t PFREEZE = (1U << 17);  ///< Pipe Freeze
        constexpr uint32_t RSTDT = (1U << 18);  ///< Reset Data Toggle
    }

    /// HSTPIPIER__ Register bits
    namespace hstpipier___bits {
        constexpr uint32_t RXINES = (1U << 0);  ///< Received IN Data Interrupt Enable
        constexpr uint32_t TXOUTES = (1U << 1);  ///< Transmitted OUT Data Interrupt Enable
        constexpr uint32_t TXSTPES = (1U << 2);  ///< Transmitted SETUP Interrupt Enable
        constexpr uint32_t PERRES = (1U << 3);  ///< Pipe Error Interrupt Enable
        constexpr uint32_t NAKEDES = (1U << 4);  ///< NAKed Interrupt Enable
        constexpr uint32_t OVERFIES = (1U << 5);  ///< Overflow Interrupt Enable
        constexpr uint32_t RXSTALLDES = (1U << 6);  ///< Received STALLed Interrupt Enable
        constexpr uint32_t SHORTPACKETIES = (1U << 7);  ///< Short Packet Interrupt Enable
        constexpr uint32_t NBUSYBKES = (1U << 12);  ///< Number of Busy Banks Enable
        constexpr uint32_t PDISHDMAS = (1U << 16);  ///< Pipe Interrupts Disable HDMA Request Enable
        constexpr uint32_t PFREEZES = (1U << 17);  ///< Pipe Freeze Enable
        constexpr uint32_t RSTDTS = (1U << 18);  ///< Reset Data Toggle Enable
    }

    /// HSTPIPIDR__ Register bits
    namespace hstpipidr___bits {
        constexpr uint32_t RXINEC = (1U << 0);  ///< Received IN Data Interrupt Disable
        constexpr uint32_t TXOUTEC = (1U << 1);  ///< Transmitted OUT Data Interrupt Disable
        constexpr uint32_t TXSTPEC = (1U << 2);  ///< Transmitted SETUP Interrupt Disable
        constexpr uint32_t PERREC = (1U << 3);  ///< Pipe Error Interrupt Disable
        constexpr uint32_t NAKEDEC = (1U << 4);  ///< NAKed Interrupt Disable
        constexpr uint32_t OVERFIEC = (1U << 5);  ///< Overflow Interrupt Disable
        constexpr uint32_t RXSTALLDEC = (1U << 6);  ///< Received STALLed Interrupt Disable
        constexpr uint32_t SHORTPACKETIEC = (1U << 7);  ///< Short Packet Interrupt Disable
        constexpr uint32_t NBUSYBKEC = (1U << 12);  ///< Number of Busy Banks Disable
        constexpr uint32_t FIFOCONC = (1U << 14);  ///< FIFO Control Disable
        constexpr uint32_t PDISHDMAC = (1U << 16);  ///< Pipe Interrupts Disable HDMA Request Disable
        constexpr uint32_t PFREEZEC = (1U << 17);  ///< Pipe Freeze Disable
    }

    /// HSTPIPINRQ__ Register bits
    namespace hstpipinrq___bits {
        constexpr uint32_t INRQ = (8 << 0);  ///< IN Request Number before Freeze
        constexpr uint32_t INMODE = (1U << 8);  ///< IN Request Mode
    }

    /// HSTPIPERR__ Register bits
    namespace hstpiperr___bits {
        constexpr uint32_t DATATGL = (1U << 0);  ///< Data Toggle Error
        constexpr uint32_t DATAPID = (1U << 1);  ///< Data PID Error
        constexpr uint32_t PID = (1U << 2);  ///< Data PID Error
        constexpr uint32_t TIMEOUT = (1U << 3);  ///< Time-Out Error
        constexpr uint32_t CRC16 = (1U << 4);  ///< CRC16 Error
        constexpr uint32_t COUNTER = (2 << 5);  ///< Error Counter
    }

    /// HSTDMANXTDSC Register bits
    namespace hstdmanxtdsc_bits {
        constexpr uint32_t NXT_DSC_ADD = (32 << 0);  ///< Next Descriptor Address
    }

    /// HSTDMAADDRESS Register bits
    namespace hstdmaaddress_bits {
        constexpr uint32_t BUFF_ADD = (32 << 0);  ///< Buffer Address
    }

    /// HSTDMACONTROL Register bits
    namespace hstdmacontrol_bits {
        constexpr uint32_t CHANN_ENB = (1U << 0);  ///< Channel Enable Command
        constexpr uint32_t LDNXT_DSC = (1U << 1);  ///< Load Next Channel Transfer Descriptor Enable Command
        constexpr uint32_t END_TR_EN = (1U << 2);  ///< End of Transfer Enable Control (OUT transfers only)
        constexpr uint32_t END_B_EN = (1U << 3);  ///< End of Buffer Enable Control
        constexpr uint32_t END_TR_IT = (1U << 4);  ///< End of Transfer Interrupt Enable
        constexpr uint32_t END_BUFFIT = (1U << 5);  ///< End of Buffer Interrupt Enable
        constexpr uint32_t DESC_LD_IT = (1U << 6);  ///< Descriptor Loaded Interrupt Enable
        constexpr uint32_t BURST_LCK = (1U << 7);  ///< Burst Lock Enable
        constexpr uint32_t BUFF_LENGTH = (16 << 16);  ///< Buffer Byte Length (Write-only)
    }

    /// HSTDMASTATUS Register bits
    namespace hstdmastatus_bits {
        constexpr uint32_t CHANN_ENB = (1U << 0);  ///< Channel Enable Status
        constexpr uint32_t CHANN_ACT = (1U << 1);  ///< Channel Active Status
        constexpr uint32_t END_TR_ST = (1U << 4);  ///< End of Channel Transfer Status
        constexpr uint32_t END_BF_ST = (1U << 5);  ///< End of Channel Buffer Status
        constexpr uint32_t DESC_LDST = (1U << 6);  ///< Descriptor Loaded Status
        constexpr uint32_t BUFF_COUNT = (16 << 16);  ///< Buffer Byte Count
    }

    /// CTRL Register bits
    namespace ctrl_bits {
        constexpr uint32_t RDERRE = (1U << 4);  ///< Remote Device Connection Error Interrupt Enable
        constexpr uint32_t VBUSHWC = (1U << 8);  ///< VBUS Hardware Control
        constexpr uint32_t FRZCLK = (1U << 14);  ///< Freeze USB Clock
        constexpr uint32_t USBE = (1U << 15);  ///< USBHS Enable
        constexpr uint32_t UIMOD = (1U << 25);  ///< USBHS Mode
    }

    /// SR Register bits
    namespace sr_bits {
        constexpr uint32_t RDERRI = (1U << 4);  ///< Remote Device Connection Error Interrupt (Host mode only)
        constexpr uint32_t SPEED = (2 << 12);  ///< Speed Status (Device mode only)
        constexpr uint32_t CLKUSABLE = (1U << 14);  ///< UTMI Clock Usable
    }

    /// SCR Register bits
    namespace scr_bits {
        constexpr uint32_t RDERRIC = (1U << 4);  ///< Remote Device Connection Error Interrupt Clear
    }

    /// SFR Register bits
    namespace sfr_bits {
        constexpr uint32_t RDERRIS = (1U << 4);  ///< Remote Device Connection Error Interrupt Set
        constexpr uint32_t VBUSRQS = (1U << 9);  ///< VBUS Request Set
    }

}

// ============================================================================
// UTMI Peripheral
// ============================================================================

namespace utmi {
    /// Base addresses
    constexpr uint32_t UTMI_BASE = 0x400E0400;

    /// UTMI Register structure
    struct Registers {
        volatile uint32_t OHCIICR;  ///< Offset: 0x10 - OHCI Interrupt Configuration Register
        volatile uint32_t CKTRIM;  ///< Offset: 0x30 - UTMI Clock Trimming Register
    };

    /// Peripheral instances
    inline Registers* UTMI = reinterpret_cast<Registers*>(UTMI_BASE);

    // Bit definitions
    /// OHCIICR Register bits
    namespace ohciicr_bits {
        constexpr uint32_t RES0 = (1U << 0);  ///< USB PORTx Reset
        constexpr uint32_t ARIE = (1U << 4);  ///< OHCI Asynchronous Resume Interrupt Enable
        constexpr uint32_t APPSTART = (1U << 5);  ///< APPSTART
        constexpr uint32_t UDPPUDIS = (1U << 23);  ///< USB Device Pull-up Disable
    }

    /// CKTRIM Register bits
    namespace cktrim_bits {
        constexpr uint32_t FREQ = (2 << 0);  ///< UTMI Reference Clock Frequency
    }

}

// ============================================================================
// DMA Peripheral
// ============================================================================

namespace dma {
    /// Base addresses
    constexpr uint32_t XDMAC_BASE = 0x40078000;

    /// DMA Register structure
    struct Registers {
        volatile uint32_t GTYPE;  ///< Offset: 0x00 - Global Type Register
        volatile uint32_t GCFG;  ///< Offset: 0x04 - Global Configuration Register
        volatile uint32_t GWAC;  ///< Offset: 0x08 - Global Weighted Arbiter Configuration Register
        volatile uint32_t GIE;  ///< Offset: 0x0C - Global Interrupt Enable Register
        volatile uint32_t GID;  ///< Offset: 0x10 - Global Interrupt Disable Register
        volatile uint32_t GIM;  ///< Offset: 0x14 - Global Interrupt Mask Register
        volatile uint32_t GIS;  ///< Offset: 0x18 - Global Interrupt Status Register
        volatile uint32_t GE;  ///< Offset: 0x1C - Global Channel Enable Register
        volatile uint32_t GD;  ///< Offset: 0x20 - Global Channel Disable Register
        volatile uint32_t GS;  ///< Offset: 0x24 - Global Channel Status Register
        volatile uint32_t GRS;  ///< Offset: 0x28 - Global Channel Read Suspend Register
        volatile uint32_t GWS;  ///< Offset: 0x2C - Global Channel Write Suspend Register
        volatile uint32_t GRWS;  ///< Offset: 0x30 - Global Channel Read Write Suspend Register
        volatile uint32_t GRWR;  ///< Offset: 0x34 - Global Channel Read Write Resume Register
        volatile uint32_t GSWR;  ///< Offset: 0x38 - Global Channel Software Request Register
        volatile uint32_t GSWS;  ///< Offset: 0x3C - Global Channel Software Request Status Register
        volatile uint32_t GSWF;  ///< Offset: 0x40 - Global Channel Software Flush Request Register
        volatile uint32_t CIE;  ///< Offset: 0x00 - Channel Interrupt Enable Register (chid = 0)
        volatile uint32_t CID;  ///< Offset: 0x04 - Channel Interrupt Disable Register (chid = 0)
        volatile uint32_t CIM;  ///< Offset: 0x08 - Channel Interrupt Mask Register (chid = 0)
        volatile uint32_t CIS;  ///< Offset: 0x0C - Channel Interrupt Status Register (chid = 0)
        volatile uint32_t CSA;  ///< Offset: 0x10 - Channel Source Address Register (chid = 0)
        volatile uint32_t CDA;  ///< Offset: 0x14 - Channel Destination Address Register (chid = 0)
        volatile uint32_t CNDA;  ///< Offset: 0x18 - Channel Next Descriptor Address Register (chid = 0)
        volatile uint32_t CNDC;  ///< Offset: 0x1C - Channel Next Descriptor Control Register (chid = 0)
        volatile uint32_t CUBC;  ///< Offset: 0x20 - Channel Microblock Control Register (chid = 0)
        volatile uint32_t CBC;  ///< Offset: 0x24 - Channel Block Control Register (chid = 0)
        volatile uint32_t CC;  ///< Offset: 0x28 - Channel Configuration Register (chid = 0)
        volatile uint32_t CDS_MSP;  ///< Offset: 0x2C - Channel Data Stride Memory Set Pattern (chid = 0)
        volatile uint32_t CSUS;  ///< Offset: 0x30 - Channel Source Microblock Stride (chid = 0)
        volatile uint32_t CDUS;  ///< Offset: 0x34 - Channel Destination Microblock Stride (chid = 0)
    };

    /// Peripheral instances
    inline Registers* XDMAC = reinterpret_cast<Registers*>(XDMAC_BASE);

    // Bit definitions
    /// GTYPE Register bits
    namespace gtype_bits {
        constexpr uint32_t NB_CH = (5 << 0);  ///< Number of Channels Minus One
        constexpr uint32_t FIFO_SZ = (11 << 5);  ///< Number of Bytes
        constexpr uint32_t NB_REQ = (7 << 16);  ///< Number of Peripheral Requests Minus One
    }

    /// GCFG Register bits
    namespace gcfg_bits {
        constexpr uint32_t CGDISREG = (1U << 0);  ///< Configuration Registers Clock Gating Disable
        constexpr uint32_t CGDISPIPE = (1U << 1);  ///< Pipeline Clock Gating Disable
        constexpr uint32_t CGDISFIFO = (1U << 2);  ///< FIFO Clock Gating Disable
        constexpr uint32_t CGDISIF = (1U << 3);  ///< Bus Interface Clock Gating Disable
        constexpr uint32_t BXKBEN = (1U << 8);  ///< Boundary X Kilobyte Enable
    }

    /// GWAC Register bits
    namespace gwac_bits {
        constexpr uint32_t PW0 = (4 << 0);  ///< Pool Weight 0
        constexpr uint32_t PW1 = (4 << 4);  ///< Pool Weight 1
        constexpr uint32_t PW2 = (4 << 8);  ///< Pool Weight 2
        constexpr uint32_t PW3 = (4 << 12);  ///< Pool Weight 3
    }

    /// GIE Register bits
    namespace gie_bits {
        constexpr uint32_t IE0 = (1U << 0);  ///< XDMAC Channel 0 Interrupt Enable Bit
        constexpr uint32_t IE1 = (1U << 1);  ///< XDMAC Channel 1 Interrupt Enable Bit
        constexpr uint32_t IE2 = (1U << 2);  ///< XDMAC Channel 2 Interrupt Enable Bit
        constexpr uint32_t IE3 = (1U << 3);  ///< XDMAC Channel 3 Interrupt Enable Bit
        constexpr uint32_t IE4 = (1U << 4);  ///< XDMAC Channel 4 Interrupt Enable Bit
        constexpr uint32_t IE5 = (1U << 5);  ///< XDMAC Channel 5 Interrupt Enable Bit
        constexpr uint32_t IE6 = (1U << 6);  ///< XDMAC Channel 6 Interrupt Enable Bit
        constexpr uint32_t IE7 = (1U << 7);  ///< XDMAC Channel 7 Interrupt Enable Bit
        constexpr uint32_t IE8 = (1U << 8);  ///< XDMAC Channel 8 Interrupt Enable Bit
        constexpr uint32_t IE9 = (1U << 9);  ///< XDMAC Channel 9 Interrupt Enable Bit
        constexpr uint32_t IE10 = (1U << 10);  ///< XDMAC Channel 10 Interrupt Enable Bit
        constexpr uint32_t IE11 = (1U << 11);  ///< XDMAC Channel 11 Interrupt Enable Bit
        constexpr uint32_t IE12 = (1U << 12);  ///< XDMAC Channel 12 Interrupt Enable Bit
        constexpr uint32_t IE13 = (1U << 13);  ///< XDMAC Channel 13 Interrupt Enable Bit
        constexpr uint32_t IE14 = (1U << 14);  ///< XDMAC Channel 14 Interrupt Enable Bit
        constexpr uint32_t IE15 = (1U << 15);  ///< XDMAC Channel 15 Interrupt Enable Bit
        constexpr uint32_t IE16 = (1U << 16);  ///< XDMAC Channel 16 Interrupt Enable Bit
        constexpr uint32_t IE17 = (1U << 17);  ///< XDMAC Channel 17 Interrupt Enable Bit
        constexpr uint32_t IE18 = (1U << 18);  ///< XDMAC Channel 18 Interrupt Enable Bit
        constexpr uint32_t IE19 = (1U << 19);  ///< XDMAC Channel 19 Interrupt Enable Bit
        constexpr uint32_t IE20 = (1U << 20);  ///< XDMAC Channel 20 Interrupt Enable Bit
        constexpr uint32_t IE21 = (1U << 21);  ///< XDMAC Channel 21 Interrupt Enable Bit
        constexpr uint32_t IE22 = (1U << 22);  ///< XDMAC Channel 22 Interrupt Enable Bit
        constexpr uint32_t IE23 = (1U << 23);  ///< XDMAC Channel 23 Interrupt Enable Bit
    }

    /// GID Register bits
    namespace gid_bits {
        constexpr uint32_t ID0 = (1U << 0);  ///< XDMAC Channel 0 Interrupt Disable Bit
        constexpr uint32_t ID1 = (1U << 1);  ///< XDMAC Channel 1 Interrupt Disable Bit
        constexpr uint32_t ID2 = (1U << 2);  ///< XDMAC Channel 2 Interrupt Disable Bit
        constexpr uint32_t ID3 = (1U << 3);  ///< XDMAC Channel 3 Interrupt Disable Bit
        constexpr uint32_t ID4 = (1U << 4);  ///< XDMAC Channel 4 Interrupt Disable Bit
        constexpr uint32_t ID5 = (1U << 5);  ///< XDMAC Channel 5 Interrupt Disable Bit
        constexpr uint32_t ID6 = (1U << 6);  ///< XDMAC Channel 6 Interrupt Disable Bit
        constexpr uint32_t ID7 = (1U << 7);  ///< XDMAC Channel 7 Interrupt Disable Bit
        constexpr uint32_t ID8 = (1U << 8);  ///< XDMAC Channel 8 Interrupt Disable Bit
        constexpr uint32_t ID9 = (1U << 9);  ///< XDMAC Channel 9 Interrupt Disable Bit
        constexpr uint32_t ID10 = (1U << 10);  ///< XDMAC Channel 10 Interrupt Disable Bit
        constexpr uint32_t ID11 = (1U << 11);  ///< XDMAC Channel 11 Interrupt Disable Bit
        constexpr uint32_t ID12 = (1U << 12);  ///< XDMAC Channel 12 Interrupt Disable Bit
        constexpr uint32_t ID13 = (1U << 13);  ///< XDMAC Channel 13 Interrupt Disable Bit
        constexpr uint32_t ID14 = (1U << 14);  ///< XDMAC Channel 14 Interrupt Disable Bit
        constexpr uint32_t ID15 = (1U << 15);  ///< XDMAC Channel 15 Interrupt Disable Bit
        constexpr uint32_t ID16 = (1U << 16);  ///< XDMAC Channel 16 Interrupt Disable Bit
        constexpr uint32_t ID17 = (1U << 17);  ///< XDMAC Channel 17 Interrupt Disable Bit
        constexpr uint32_t ID18 = (1U << 18);  ///< XDMAC Channel 18 Interrupt Disable Bit
        constexpr uint32_t ID19 = (1U << 19);  ///< XDMAC Channel 19 Interrupt Disable Bit
        constexpr uint32_t ID20 = (1U << 20);  ///< XDMAC Channel 20 Interrupt Disable Bit
        constexpr uint32_t ID21 = (1U << 21);  ///< XDMAC Channel 21 Interrupt Disable Bit
        constexpr uint32_t ID22 = (1U << 22);  ///< XDMAC Channel 22 Interrupt Disable Bit
        constexpr uint32_t ID23 = (1U << 23);  ///< XDMAC Channel 23 Interrupt Disable Bit
    }

    /// GIM Register bits
    namespace gim_bits {
        constexpr uint32_t IM0 = (1U << 0);  ///< XDMAC Channel 0 Interrupt Mask Bit
        constexpr uint32_t IM1 = (1U << 1);  ///< XDMAC Channel 1 Interrupt Mask Bit
        constexpr uint32_t IM2 = (1U << 2);  ///< XDMAC Channel 2 Interrupt Mask Bit
        constexpr uint32_t IM3 = (1U << 3);  ///< XDMAC Channel 3 Interrupt Mask Bit
        constexpr uint32_t IM4 = (1U << 4);  ///< XDMAC Channel 4 Interrupt Mask Bit
        constexpr uint32_t IM5 = (1U << 5);  ///< XDMAC Channel 5 Interrupt Mask Bit
        constexpr uint32_t IM6 = (1U << 6);  ///< XDMAC Channel 6 Interrupt Mask Bit
        constexpr uint32_t IM7 = (1U << 7);  ///< XDMAC Channel 7 Interrupt Mask Bit
        constexpr uint32_t IM8 = (1U << 8);  ///< XDMAC Channel 8 Interrupt Mask Bit
        constexpr uint32_t IM9 = (1U << 9);  ///< XDMAC Channel 9 Interrupt Mask Bit
        constexpr uint32_t IM10 = (1U << 10);  ///< XDMAC Channel 10 Interrupt Mask Bit
        constexpr uint32_t IM11 = (1U << 11);  ///< XDMAC Channel 11 Interrupt Mask Bit
        constexpr uint32_t IM12 = (1U << 12);  ///< XDMAC Channel 12 Interrupt Mask Bit
        constexpr uint32_t IM13 = (1U << 13);  ///< XDMAC Channel 13 Interrupt Mask Bit
        constexpr uint32_t IM14 = (1U << 14);  ///< XDMAC Channel 14 Interrupt Mask Bit
        constexpr uint32_t IM15 = (1U << 15);  ///< XDMAC Channel 15 Interrupt Mask Bit
        constexpr uint32_t IM16 = (1U << 16);  ///< XDMAC Channel 16 Interrupt Mask Bit
        constexpr uint32_t IM17 = (1U << 17);  ///< XDMAC Channel 17 Interrupt Mask Bit
        constexpr uint32_t IM18 = (1U << 18);  ///< XDMAC Channel 18 Interrupt Mask Bit
        constexpr uint32_t IM19 = (1U << 19);  ///< XDMAC Channel 19 Interrupt Mask Bit
        constexpr uint32_t IM20 = (1U << 20);  ///< XDMAC Channel 20 Interrupt Mask Bit
        constexpr uint32_t IM21 = (1U << 21);  ///< XDMAC Channel 21 Interrupt Mask Bit
        constexpr uint32_t IM22 = (1U << 22);  ///< XDMAC Channel 22 Interrupt Mask Bit
        constexpr uint32_t IM23 = (1U << 23);  ///< XDMAC Channel 23 Interrupt Mask Bit
    }

    /// GIS Register bits
    namespace gis_bits {
        constexpr uint32_t IS0 = (1U << 0);  ///< XDMAC Channel 0 Interrupt Status Bit
        constexpr uint32_t IS1 = (1U << 1);  ///< XDMAC Channel 1 Interrupt Status Bit
        constexpr uint32_t IS2 = (1U << 2);  ///< XDMAC Channel 2 Interrupt Status Bit
        constexpr uint32_t IS3 = (1U << 3);  ///< XDMAC Channel 3 Interrupt Status Bit
        constexpr uint32_t IS4 = (1U << 4);  ///< XDMAC Channel 4 Interrupt Status Bit
        constexpr uint32_t IS5 = (1U << 5);  ///< XDMAC Channel 5 Interrupt Status Bit
        constexpr uint32_t IS6 = (1U << 6);  ///< XDMAC Channel 6 Interrupt Status Bit
        constexpr uint32_t IS7 = (1U << 7);  ///< XDMAC Channel 7 Interrupt Status Bit
        constexpr uint32_t IS8 = (1U << 8);  ///< XDMAC Channel 8 Interrupt Status Bit
        constexpr uint32_t IS9 = (1U << 9);  ///< XDMAC Channel 9 Interrupt Status Bit
        constexpr uint32_t IS10 = (1U << 10);  ///< XDMAC Channel 10 Interrupt Status Bit
        constexpr uint32_t IS11 = (1U << 11);  ///< XDMAC Channel 11 Interrupt Status Bit
        constexpr uint32_t IS12 = (1U << 12);  ///< XDMAC Channel 12 Interrupt Status Bit
        constexpr uint32_t IS13 = (1U << 13);  ///< XDMAC Channel 13 Interrupt Status Bit
        constexpr uint32_t IS14 = (1U << 14);  ///< XDMAC Channel 14 Interrupt Status Bit
        constexpr uint32_t IS15 = (1U << 15);  ///< XDMAC Channel 15 Interrupt Status Bit
        constexpr uint32_t IS16 = (1U << 16);  ///< XDMAC Channel 16 Interrupt Status Bit
        constexpr uint32_t IS17 = (1U << 17);  ///< XDMAC Channel 17 Interrupt Status Bit
        constexpr uint32_t IS18 = (1U << 18);  ///< XDMAC Channel 18 Interrupt Status Bit
        constexpr uint32_t IS19 = (1U << 19);  ///< XDMAC Channel 19 Interrupt Status Bit
        constexpr uint32_t IS20 = (1U << 20);  ///< XDMAC Channel 20 Interrupt Status Bit
        constexpr uint32_t IS21 = (1U << 21);  ///< XDMAC Channel 21 Interrupt Status Bit
        constexpr uint32_t IS22 = (1U << 22);  ///< XDMAC Channel 22 Interrupt Status Bit
        constexpr uint32_t IS23 = (1U << 23);  ///< XDMAC Channel 23 Interrupt Status Bit
    }

    /// GE Register bits
    namespace ge_bits {
        constexpr uint32_t EN0 = (1U << 0);  ///< XDMAC Channel 0 Enable Bit
        constexpr uint32_t EN1 = (1U << 1);  ///< XDMAC Channel 1 Enable Bit
        constexpr uint32_t EN2 = (1U << 2);  ///< XDMAC Channel 2 Enable Bit
        constexpr uint32_t EN3 = (1U << 3);  ///< XDMAC Channel 3 Enable Bit
        constexpr uint32_t EN4 = (1U << 4);  ///< XDMAC Channel 4 Enable Bit
        constexpr uint32_t EN5 = (1U << 5);  ///< XDMAC Channel 5 Enable Bit
        constexpr uint32_t EN6 = (1U << 6);  ///< XDMAC Channel 6 Enable Bit
        constexpr uint32_t EN7 = (1U << 7);  ///< XDMAC Channel 7 Enable Bit
        constexpr uint32_t EN8 = (1U << 8);  ///< XDMAC Channel 8 Enable Bit
        constexpr uint32_t EN9 = (1U << 9);  ///< XDMAC Channel 9 Enable Bit
        constexpr uint32_t EN10 = (1U << 10);  ///< XDMAC Channel 10 Enable Bit
        constexpr uint32_t EN11 = (1U << 11);  ///< XDMAC Channel 11 Enable Bit
        constexpr uint32_t EN12 = (1U << 12);  ///< XDMAC Channel 12 Enable Bit
        constexpr uint32_t EN13 = (1U << 13);  ///< XDMAC Channel 13 Enable Bit
        constexpr uint32_t EN14 = (1U << 14);  ///< XDMAC Channel 14 Enable Bit
        constexpr uint32_t EN15 = (1U << 15);  ///< XDMAC Channel 15 Enable Bit
        constexpr uint32_t EN16 = (1U << 16);  ///< XDMAC Channel 16 Enable Bit
        constexpr uint32_t EN17 = (1U << 17);  ///< XDMAC Channel 17 Enable Bit
        constexpr uint32_t EN18 = (1U << 18);  ///< XDMAC Channel 18 Enable Bit
        constexpr uint32_t EN19 = (1U << 19);  ///< XDMAC Channel 19 Enable Bit
        constexpr uint32_t EN20 = (1U << 20);  ///< XDMAC Channel 20 Enable Bit
        constexpr uint32_t EN21 = (1U << 21);  ///< XDMAC Channel 21 Enable Bit
        constexpr uint32_t EN22 = (1U << 22);  ///< XDMAC Channel 22 Enable Bit
        constexpr uint32_t EN23 = (1U << 23);  ///< XDMAC Channel 23 Enable Bit
    }

    /// GD Register bits
    namespace gd_bits {
        constexpr uint32_t DI0 = (1U << 0);  ///< XDMAC Channel 0 Disable Bit
        constexpr uint32_t DI1 = (1U << 1);  ///< XDMAC Channel 1 Disable Bit
        constexpr uint32_t DI2 = (1U << 2);  ///< XDMAC Channel 2 Disable Bit
        constexpr uint32_t DI3 = (1U << 3);  ///< XDMAC Channel 3 Disable Bit
        constexpr uint32_t DI4 = (1U << 4);  ///< XDMAC Channel 4 Disable Bit
        constexpr uint32_t DI5 = (1U << 5);  ///< XDMAC Channel 5 Disable Bit
        constexpr uint32_t DI6 = (1U << 6);  ///< XDMAC Channel 6 Disable Bit
        constexpr uint32_t DI7 = (1U << 7);  ///< XDMAC Channel 7 Disable Bit
        constexpr uint32_t DI8 = (1U << 8);  ///< XDMAC Channel 8 Disable Bit
        constexpr uint32_t DI9 = (1U << 9);  ///< XDMAC Channel 9 Disable Bit
        constexpr uint32_t DI10 = (1U << 10);  ///< XDMAC Channel 10 Disable Bit
        constexpr uint32_t DI11 = (1U << 11);  ///< XDMAC Channel 11 Disable Bit
        constexpr uint32_t DI12 = (1U << 12);  ///< XDMAC Channel 12 Disable Bit
        constexpr uint32_t DI13 = (1U << 13);  ///< XDMAC Channel 13 Disable Bit
        constexpr uint32_t DI14 = (1U << 14);  ///< XDMAC Channel 14 Disable Bit
        constexpr uint32_t DI15 = (1U << 15);  ///< XDMAC Channel 15 Disable Bit
        constexpr uint32_t DI16 = (1U << 16);  ///< XDMAC Channel 16 Disable Bit
        constexpr uint32_t DI17 = (1U << 17);  ///< XDMAC Channel 17 Disable Bit
        constexpr uint32_t DI18 = (1U << 18);  ///< XDMAC Channel 18 Disable Bit
        constexpr uint32_t DI19 = (1U << 19);  ///< XDMAC Channel 19 Disable Bit
        constexpr uint32_t DI20 = (1U << 20);  ///< XDMAC Channel 20 Disable Bit
        constexpr uint32_t DI21 = (1U << 21);  ///< XDMAC Channel 21 Disable Bit
        constexpr uint32_t DI22 = (1U << 22);  ///< XDMAC Channel 22 Disable Bit
        constexpr uint32_t DI23 = (1U << 23);  ///< XDMAC Channel 23 Disable Bit
    }

    /// GS Register bits
    namespace gs_bits {
        constexpr uint32_t ST0 = (1U << 0);  ///< XDMAC Channel 0 Status Bit
        constexpr uint32_t ST1 = (1U << 1);  ///< XDMAC Channel 1 Status Bit
        constexpr uint32_t ST2 = (1U << 2);  ///< XDMAC Channel 2 Status Bit
        constexpr uint32_t ST3 = (1U << 3);  ///< XDMAC Channel 3 Status Bit
        constexpr uint32_t ST4 = (1U << 4);  ///< XDMAC Channel 4 Status Bit
        constexpr uint32_t ST5 = (1U << 5);  ///< XDMAC Channel 5 Status Bit
        constexpr uint32_t ST6 = (1U << 6);  ///< XDMAC Channel 6 Status Bit
        constexpr uint32_t ST7 = (1U << 7);  ///< XDMAC Channel 7 Status Bit
        constexpr uint32_t ST8 = (1U << 8);  ///< XDMAC Channel 8 Status Bit
        constexpr uint32_t ST9 = (1U << 9);  ///< XDMAC Channel 9 Status Bit
        constexpr uint32_t ST10 = (1U << 10);  ///< XDMAC Channel 10 Status Bit
        constexpr uint32_t ST11 = (1U << 11);  ///< XDMAC Channel 11 Status Bit
        constexpr uint32_t ST12 = (1U << 12);  ///< XDMAC Channel 12 Status Bit
        constexpr uint32_t ST13 = (1U << 13);  ///< XDMAC Channel 13 Status Bit
        constexpr uint32_t ST14 = (1U << 14);  ///< XDMAC Channel 14 Status Bit
        constexpr uint32_t ST15 = (1U << 15);  ///< XDMAC Channel 15 Status Bit
        constexpr uint32_t ST16 = (1U << 16);  ///< XDMAC Channel 16 Status Bit
        constexpr uint32_t ST17 = (1U << 17);  ///< XDMAC Channel 17 Status Bit
        constexpr uint32_t ST18 = (1U << 18);  ///< XDMAC Channel 18 Status Bit
        constexpr uint32_t ST19 = (1U << 19);  ///< XDMAC Channel 19 Status Bit
        constexpr uint32_t ST20 = (1U << 20);  ///< XDMAC Channel 20 Status Bit
        constexpr uint32_t ST21 = (1U << 21);  ///< XDMAC Channel 21 Status Bit
        constexpr uint32_t ST22 = (1U << 22);  ///< XDMAC Channel 22 Status Bit
        constexpr uint32_t ST23 = (1U << 23);  ///< XDMAC Channel 23 Status Bit
    }

    /// GRS Register bits
    namespace grs_bits {
        constexpr uint32_t RS0 = (1U << 0);  ///< XDMAC Channel 0 Read Suspend Bit
        constexpr uint32_t RS1 = (1U << 1);  ///< XDMAC Channel 1 Read Suspend Bit
        constexpr uint32_t RS2 = (1U << 2);  ///< XDMAC Channel 2 Read Suspend Bit
        constexpr uint32_t RS3 = (1U << 3);  ///< XDMAC Channel 3 Read Suspend Bit
        constexpr uint32_t RS4 = (1U << 4);  ///< XDMAC Channel 4 Read Suspend Bit
        constexpr uint32_t RS5 = (1U << 5);  ///< XDMAC Channel 5 Read Suspend Bit
        constexpr uint32_t RS6 = (1U << 6);  ///< XDMAC Channel 6 Read Suspend Bit
        constexpr uint32_t RS7 = (1U << 7);  ///< XDMAC Channel 7 Read Suspend Bit
        constexpr uint32_t RS8 = (1U << 8);  ///< XDMAC Channel 8 Read Suspend Bit
        constexpr uint32_t RS9 = (1U << 9);  ///< XDMAC Channel 9 Read Suspend Bit
        constexpr uint32_t RS10 = (1U << 10);  ///< XDMAC Channel 10 Read Suspend Bit
        constexpr uint32_t RS11 = (1U << 11);  ///< XDMAC Channel 11 Read Suspend Bit
        constexpr uint32_t RS12 = (1U << 12);  ///< XDMAC Channel 12 Read Suspend Bit
        constexpr uint32_t RS13 = (1U << 13);  ///< XDMAC Channel 13 Read Suspend Bit
        constexpr uint32_t RS14 = (1U << 14);  ///< XDMAC Channel 14 Read Suspend Bit
        constexpr uint32_t RS15 = (1U << 15);  ///< XDMAC Channel 15 Read Suspend Bit
        constexpr uint32_t RS16 = (1U << 16);  ///< XDMAC Channel 16 Read Suspend Bit
        constexpr uint32_t RS17 = (1U << 17);  ///< XDMAC Channel 17 Read Suspend Bit
        constexpr uint32_t RS18 = (1U << 18);  ///< XDMAC Channel 18 Read Suspend Bit
        constexpr uint32_t RS19 = (1U << 19);  ///< XDMAC Channel 19 Read Suspend Bit
        constexpr uint32_t RS20 = (1U << 20);  ///< XDMAC Channel 20 Read Suspend Bit
        constexpr uint32_t RS21 = (1U << 21);  ///< XDMAC Channel 21 Read Suspend Bit
        constexpr uint32_t RS22 = (1U << 22);  ///< XDMAC Channel 22 Read Suspend Bit
        constexpr uint32_t RS23 = (1U << 23);  ///< XDMAC Channel 23 Read Suspend Bit
    }

    /// GWS Register bits
    namespace gws_bits {
        constexpr uint32_t WS0 = (1U << 0);  ///< XDMAC Channel 0 Write Suspend Bit
        constexpr uint32_t WS1 = (1U << 1);  ///< XDMAC Channel 1 Write Suspend Bit
        constexpr uint32_t WS2 = (1U << 2);  ///< XDMAC Channel 2 Write Suspend Bit
        constexpr uint32_t WS3 = (1U << 3);  ///< XDMAC Channel 3 Write Suspend Bit
        constexpr uint32_t WS4 = (1U << 4);  ///< XDMAC Channel 4 Write Suspend Bit
        constexpr uint32_t WS5 = (1U << 5);  ///< XDMAC Channel 5 Write Suspend Bit
        constexpr uint32_t WS6 = (1U << 6);  ///< XDMAC Channel 6 Write Suspend Bit
        constexpr uint32_t WS7 = (1U << 7);  ///< XDMAC Channel 7 Write Suspend Bit
        constexpr uint32_t WS8 = (1U << 8);  ///< XDMAC Channel 8 Write Suspend Bit
        constexpr uint32_t WS9 = (1U << 9);  ///< XDMAC Channel 9 Write Suspend Bit
        constexpr uint32_t WS10 = (1U << 10);  ///< XDMAC Channel 10 Write Suspend Bit
        constexpr uint32_t WS11 = (1U << 11);  ///< XDMAC Channel 11 Write Suspend Bit
        constexpr uint32_t WS12 = (1U << 12);  ///< XDMAC Channel 12 Write Suspend Bit
        constexpr uint32_t WS13 = (1U << 13);  ///< XDMAC Channel 13 Write Suspend Bit
        constexpr uint32_t WS14 = (1U << 14);  ///< XDMAC Channel 14 Write Suspend Bit
        constexpr uint32_t WS15 = (1U << 15);  ///< XDMAC Channel 15 Write Suspend Bit
        constexpr uint32_t WS16 = (1U << 16);  ///< XDMAC Channel 16 Write Suspend Bit
        constexpr uint32_t WS17 = (1U << 17);  ///< XDMAC Channel 17 Write Suspend Bit
        constexpr uint32_t WS18 = (1U << 18);  ///< XDMAC Channel 18 Write Suspend Bit
        constexpr uint32_t WS19 = (1U << 19);  ///< XDMAC Channel 19 Write Suspend Bit
        constexpr uint32_t WS20 = (1U << 20);  ///< XDMAC Channel 20 Write Suspend Bit
        constexpr uint32_t WS21 = (1U << 21);  ///< XDMAC Channel 21 Write Suspend Bit
        constexpr uint32_t WS22 = (1U << 22);  ///< XDMAC Channel 22 Write Suspend Bit
        constexpr uint32_t WS23 = (1U << 23);  ///< XDMAC Channel 23 Write Suspend Bit
    }

    /// GRWS Register bits
    namespace grws_bits {
        constexpr uint32_t RWS0 = (1U << 0);  ///< XDMAC Channel 0 Read Write Suspend Bit
        constexpr uint32_t RWS1 = (1U << 1);  ///< XDMAC Channel 1 Read Write Suspend Bit
        constexpr uint32_t RWS2 = (1U << 2);  ///< XDMAC Channel 2 Read Write Suspend Bit
        constexpr uint32_t RWS3 = (1U << 3);  ///< XDMAC Channel 3 Read Write Suspend Bit
        constexpr uint32_t RWS4 = (1U << 4);  ///< XDMAC Channel 4 Read Write Suspend Bit
        constexpr uint32_t RWS5 = (1U << 5);  ///< XDMAC Channel 5 Read Write Suspend Bit
        constexpr uint32_t RWS6 = (1U << 6);  ///< XDMAC Channel 6 Read Write Suspend Bit
        constexpr uint32_t RWS7 = (1U << 7);  ///< XDMAC Channel 7 Read Write Suspend Bit
        constexpr uint32_t RWS8 = (1U << 8);  ///< XDMAC Channel 8 Read Write Suspend Bit
        constexpr uint32_t RWS9 = (1U << 9);  ///< XDMAC Channel 9 Read Write Suspend Bit
        constexpr uint32_t RWS10 = (1U << 10);  ///< XDMAC Channel 10 Read Write Suspend Bit
        constexpr uint32_t RWS11 = (1U << 11);  ///< XDMAC Channel 11 Read Write Suspend Bit
        constexpr uint32_t RWS12 = (1U << 12);  ///< XDMAC Channel 12 Read Write Suspend Bit
        constexpr uint32_t RWS13 = (1U << 13);  ///< XDMAC Channel 13 Read Write Suspend Bit
        constexpr uint32_t RWS14 = (1U << 14);  ///< XDMAC Channel 14 Read Write Suspend Bit
        constexpr uint32_t RWS15 = (1U << 15);  ///< XDMAC Channel 15 Read Write Suspend Bit
        constexpr uint32_t RWS16 = (1U << 16);  ///< XDMAC Channel 16 Read Write Suspend Bit
        constexpr uint32_t RWS17 = (1U << 17);  ///< XDMAC Channel 17 Read Write Suspend Bit
        constexpr uint32_t RWS18 = (1U << 18);  ///< XDMAC Channel 18 Read Write Suspend Bit
        constexpr uint32_t RWS19 = (1U << 19);  ///< XDMAC Channel 19 Read Write Suspend Bit
        constexpr uint32_t RWS20 = (1U << 20);  ///< XDMAC Channel 20 Read Write Suspend Bit
        constexpr uint32_t RWS21 = (1U << 21);  ///< XDMAC Channel 21 Read Write Suspend Bit
        constexpr uint32_t RWS22 = (1U << 22);  ///< XDMAC Channel 22 Read Write Suspend Bit
        constexpr uint32_t RWS23 = (1U << 23);  ///< XDMAC Channel 23 Read Write Suspend Bit
    }

    /// GRWR Register bits
    namespace grwr_bits {
        constexpr uint32_t RWR0 = (1U << 0);  ///< XDMAC Channel 0 Read Write Resume Bit
        constexpr uint32_t RWR1 = (1U << 1);  ///< XDMAC Channel 1 Read Write Resume Bit
        constexpr uint32_t RWR2 = (1U << 2);  ///< XDMAC Channel 2 Read Write Resume Bit
        constexpr uint32_t RWR3 = (1U << 3);  ///< XDMAC Channel 3 Read Write Resume Bit
        constexpr uint32_t RWR4 = (1U << 4);  ///< XDMAC Channel 4 Read Write Resume Bit
        constexpr uint32_t RWR5 = (1U << 5);  ///< XDMAC Channel 5 Read Write Resume Bit
        constexpr uint32_t RWR6 = (1U << 6);  ///< XDMAC Channel 6 Read Write Resume Bit
        constexpr uint32_t RWR7 = (1U << 7);  ///< XDMAC Channel 7 Read Write Resume Bit
        constexpr uint32_t RWR8 = (1U << 8);  ///< XDMAC Channel 8 Read Write Resume Bit
        constexpr uint32_t RWR9 = (1U << 9);  ///< XDMAC Channel 9 Read Write Resume Bit
        constexpr uint32_t RWR10 = (1U << 10);  ///< XDMAC Channel 10 Read Write Resume Bit
        constexpr uint32_t RWR11 = (1U << 11);  ///< XDMAC Channel 11 Read Write Resume Bit
        constexpr uint32_t RWR12 = (1U << 12);  ///< XDMAC Channel 12 Read Write Resume Bit
        constexpr uint32_t RWR13 = (1U << 13);  ///< XDMAC Channel 13 Read Write Resume Bit
        constexpr uint32_t RWR14 = (1U << 14);  ///< XDMAC Channel 14 Read Write Resume Bit
        constexpr uint32_t RWR15 = (1U << 15);  ///< XDMAC Channel 15 Read Write Resume Bit
        constexpr uint32_t RWR16 = (1U << 16);  ///< XDMAC Channel 16 Read Write Resume Bit
        constexpr uint32_t RWR17 = (1U << 17);  ///< XDMAC Channel 17 Read Write Resume Bit
        constexpr uint32_t RWR18 = (1U << 18);  ///< XDMAC Channel 18 Read Write Resume Bit
        constexpr uint32_t RWR19 = (1U << 19);  ///< XDMAC Channel 19 Read Write Resume Bit
        constexpr uint32_t RWR20 = (1U << 20);  ///< XDMAC Channel 20 Read Write Resume Bit
        constexpr uint32_t RWR21 = (1U << 21);  ///< XDMAC Channel 21 Read Write Resume Bit
        constexpr uint32_t RWR22 = (1U << 22);  ///< XDMAC Channel 22 Read Write Resume Bit
        constexpr uint32_t RWR23 = (1U << 23);  ///< XDMAC Channel 23 Read Write Resume Bit
    }

    /// GSWR Register bits
    namespace gswr_bits {
        constexpr uint32_t SWREQ0 = (1U << 0);  ///< XDMAC Channel 0 Software Request Bit
        constexpr uint32_t SWREQ1 = (1U << 1);  ///< XDMAC Channel 1 Software Request Bit
        constexpr uint32_t SWREQ2 = (1U << 2);  ///< XDMAC Channel 2 Software Request Bit
        constexpr uint32_t SWREQ3 = (1U << 3);  ///< XDMAC Channel 3 Software Request Bit
        constexpr uint32_t SWREQ4 = (1U << 4);  ///< XDMAC Channel 4 Software Request Bit
        constexpr uint32_t SWREQ5 = (1U << 5);  ///< XDMAC Channel 5 Software Request Bit
        constexpr uint32_t SWREQ6 = (1U << 6);  ///< XDMAC Channel 6 Software Request Bit
        constexpr uint32_t SWREQ7 = (1U << 7);  ///< XDMAC Channel 7 Software Request Bit
        constexpr uint32_t SWREQ8 = (1U << 8);  ///< XDMAC Channel 8 Software Request Bit
        constexpr uint32_t SWREQ9 = (1U << 9);  ///< XDMAC Channel 9 Software Request Bit
        constexpr uint32_t SWREQ10 = (1U << 10);  ///< XDMAC Channel 10 Software Request Bit
        constexpr uint32_t SWREQ11 = (1U << 11);  ///< XDMAC Channel 11 Software Request Bit
        constexpr uint32_t SWREQ12 = (1U << 12);  ///< XDMAC Channel 12 Software Request Bit
        constexpr uint32_t SWREQ13 = (1U << 13);  ///< XDMAC Channel 13 Software Request Bit
        constexpr uint32_t SWREQ14 = (1U << 14);  ///< XDMAC Channel 14 Software Request Bit
        constexpr uint32_t SWREQ15 = (1U << 15);  ///< XDMAC Channel 15 Software Request Bit
        constexpr uint32_t SWREQ16 = (1U << 16);  ///< XDMAC Channel 16 Software Request Bit
        constexpr uint32_t SWREQ17 = (1U << 17);  ///< XDMAC Channel 17 Software Request Bit
        constexpr uint32_t SWREQ18 = (1U << 18);  ///< XDMAC Channel 18 Software Request Bit
        constexpr uint32_t SWREQ19 = (1U << 19);  ///< XDMAC Channel 19 Software Request Bit
        constexpr uint32_t SWREQ20 = (1U << 20);  ///< XDMAC Channel 20 Software Request Bit
        constexpr uint32_t SWREQ21 = (1U << 21);  ///< XDMAC Channel 21 Software Request Bit
        constexpr uint32_t SWREQ22 = (1U << 22);  ///< XDMAC Channel 22 Software Request Bit
        constexpr uint32_t SWREQ23 = (1U << 23);  ///< XDMAC Channel 23 Software Request Bit
    }

    /// GSWS Register bits
    namespace gsws_bits {
        constexpr uint32_t SWRS0 = (1U << 0);  ///< XDMAC Channel 0 Software Request Status Bit
        constexpr uint32_t SWRS1 = (1U << 1);  ///< XDMAC Channel 1 Software Request Status Bit
        constexpr uint32_t SWRS2 = (1U << 2);  ///< XDMAC Channel 2 Software Request Status Bit
        constexpr uint32_t SWRS3 = (1U << 3);  ///< XDMAC Channel 3 Software Request Status Bit
        constexpr uint32_t SWRS4 = (1U << 4);  ///< XDMAC Channel 4 Software Request Status Bit
        constexpr uint32_t SWRS5 = (1U << 5);  ///< XDMAC Channel 5 Software Request Status Bit
        constexpr uint32_t SWRS6 = (1U << 6);  ///< XDMAC Channel 6 Software Request Status Bit
        constexpr uint32_t SWRS7 = (1U << 7);  ///< XDMAC Channel 7 Software Request Status Bit
        constexpr uint32_t SWRS8 = (1U << 8);  ///< XDMAC Channel 8 Software Request Status Bit
        constexpr uint32_t SWRS9 = (1U << 9);  ///< XDMAC Channel 9 Software Request Status Bit
        constexpr uint32_t SWRS10 = (1U << 10);  ///< XDMAC Channel 10 Software Request Status Bit
        constexpr uint32_t SWRS11 = (1U << 11);  ///< XDMAC Channel 11 Software Request Status Bit
        constexpr uint32_t SWRS12 = (1U << 12);  ///< XDMAC Channel 12 Software Request Status Bit
        constexpr uint32_t SWRS13 = (1U << 13);  ///< XDMAC Channel 13 Software Request Status Bit
        constexpr uint32_t SWRS14 = (1U << 14);  ///< XDMAC Channel 14 Software Request Status Bit
        constexpr uint32_t SWRS15 = (1U << 15);  ///< XDMAC Channel 15 Software Request Status Bit
        constexpr uint32_t SWRS16 = (1U << 16);  ///< XDMAC Channel 16 Software Request Status Bit
        constexpr uint32_t SWRS17 = (1U << 17);  ///< XDMAC Channel 17 Software Request Status Bit
        constexpr uint32_t SWRS18 = (1U << 18);  ///< XDMAC Channel 18 Software Request Status Bit
        constexpr uint32_t SWRS19 = (1U << 19);  ///< XDMAC Channel 19 Software Request Status Bit
        constexpr uint32_t SWRS20 = (1U << 20);  ///< XDMAC Channel 20 Software Request Status Bit
        constexpr uint32_t SWRS21 = (1U << 21);  ///< XDMAC Channel 21 Software Request Status Bit
        constexpr uint32_t SWRS22 = (1U << 22);  ///< XDMAC Channel 22 Software Request Status Bit
        constexpr uint32_t SWRS23 = (1U << 23);  ///< XDMAC Channel 23 Software Request Status Bit
    }

    /// GSWF Register bits
    namespace gswf_bits {
        constexpr uint32_t SWF0 = (1U << 0);  ///< XDMAC Channel 0 Software Flush Request Bit
        constexpr uint32_t SWF1 = (1U << 1);  ///< XDMAC Channel 1 Software Flush Request Bit
        constexpr uint32_t SWF2 = (1U << 2);  ///< XDMAC Channel 2 Software Flush Request Bit
        constexpr uint32_t SWF3 = (1U << 3);  ///< XDMAC Channel 3 Software Flush Request Bit
        constexpr uint32_t SWF4 = (1U << 4);  ///< XDMAC Channel 4 Software Flush Request Bit
        constexpr uint32_t SWF5 = (1U << 5);  ///< XDMAC Channel 5 Software Flush Request Bit
        constexpr uint32_t SWF6 = (1U << 6);  ///< XDMAC Channel 6 Software Flush Request Bit
        constexpr uint32_t SWF7 = (1U << 7);  ///< XDMAC Channel 7 Software Flush Request Bit
        constexpr uint32_t SWF8 = (1U << 8);  ///< XDMAC Channel 8 Software Flush Request Bit
        constexpr uint32_t SWF9 = (1U << 9);  ///< XDMAC Channel 9 Software Flush Request Bit
        constexpr uint32_t SWF10 = (1U << 10);  ///< XDMAC Channel 10 Software Flush Request Bit
        constexpr uint32_t SWF11 = (1U << 11);  ///< XDMAC Channel 11 Software Flush Request Bit
        constexpr uint32_t SWF12 = (1U << 12);  ///< XDMAC Channel 12 Software Flush Request Bit
        constexpr uint32_t SWF13 = (1U << 13);  ///< XDMAC Channel 13 Software Flush Request Bit
        constexpr uint32_t SWF14 = (1U << 14);  ///< XDMAC Channel 14 Software Flush Request Bit
        constexpr uint32_t SWF15 = (1U << 15);  ///< XDMAC Channel 15 Software Flush Request Bit
        constexpr uint32_t SWF16 = (1U << 16);  ///< XDMAC Channel 16 Software Flush Request Bit
        constexpr uint32_t SWF17 = (1U << 17);  ///< XDMAC Channel 17 Software Flush Request Bit
        constexpr uint32_t SWF18 = (1U << 18);  ///< XDMAC Channel 18 Software Flush Request Bit
        constexpr uint32_t SWF19 = (1U << 19);  ///< XDMAC Channel 19 Software Flush Request Bit
        constexpr uint32_t SWF20 = (1U << 20);  ///< XDMAC Channel 20 Software Flush Request Bit
        constexpr uint32_t SWF21 = (1U << 21);  ///< XDMAC Channel 21 Software Flush Request Bit
        constexpr uint32_t SWF22 = (1U << 22);  ///< XDMAC Channel 22 Software Flush Request Bit
        constexpr uint32_t SWF23 = (1U << 23);  ///< XDMAC Channel 23 Software Flush Request Bit
    }

    /// CIE Register bits
    namespace cie_bits {
        constexpr uint32_t BIE = (1U << 0);  ///< End of Block Interrupt Enable Bit
        constexpr uint32_t LIE = (1U << 1);  ///< End of Linked List Interrupt Enable Bit
        constexpr uint32_t DIE = (1U << 2);  ///< End of Disable Interrupt Enable Bit
        constexpr uint32_t FIE = (1U << 3);  ///< End of Flush Interrupt Enable Bit
        constexpr uint32_t RBIE = (1U << 4);  ///< Read Bus Error Interrupt Enable Bit
        constexpr uint32_t WBIE = (1U << 5);  ///< Write Bus Error Interrupt Enable Bit
        constexpr uint32_t ROIE = (1U << 6);  ///< Request Overflow Error Interrupt Enable Bit
    }

    /// CID Register bits
    namespace cid_bits {
        constexpr uint32_t BID = (1U << 0);  ///< End of Block Interrupt Disable Bit
        constexpr uint32_t LID = (1U << 1);  ///< End of Linked List Interrupt Disable Bit
        constexpr uint32_t DID = (1U << 2);  ///< End of Disable Interrupt Disable Bit
        constexpr uint32_t FID = (1U << 3);  ///< End of Flush Interrupt Disable Bit
        constexpr uint32_t RBEID = (1U << 4);  ///< Read Bus Error Interrupt Disable Bit
        constexpr uint32_t WBEID = (1U << 5);  ///< Write Bus Error Interrupt Disable Bit
        constexpr uint32_t ROID = (1U << 6);  ///< Request Overflow Error Interrupt Disable Bit
    }

    /// CIM Register bits
    namespace cim_bits {
        constexpr uint32_t BIM = (1U << 0);  ///< End of Block Interrupt Mask Bit
        constexpr uint32_t LIM = (1U << 1);  ///< End of Linked List Interrupt Mask Bit
        constexpr uint32_t DIM = (1U << 2);  ///< End of Disable Interrupt Mask Bit
        constexpr uint32_t FIM = (1U << 3);  ///< End of Flush Interrupt Mask Bit
        constexpr uint32_t RBEIM = (1U << 4);  ///< Read Bus Error Interrupt Mask Bit
        constexpr uint32_t WBEIM = (1U << 5);  ///< Write Bus Error Interrupt Mask Bit
        constexpr uint32_t ROIM = (1U << 6);  ///< Request Overflow Error Interrupt Mask Bit
    }

    /// CIS Register bits
    namespace cis_bits {
        constexpr uint32_t BIS = (1U << 0);  ///< End of Block Interrupt Status Bit
        constexpr uint32_t LIS = (1U << 1);  ///< End of Linked List Interrupt Status Bit
        constexpr uint32_t DIS = (1U << 2);  ///< End of Disable Interrupt Status Bit
        constexpr uint32_t FIS = (1U << 3);  ///< End of Flush Interrupt Status Bit
        constexpr uint32_t RBEIS = (1U << 4);  ///< Read Bus Error Interrupt Status Bit
        constexpr uint32_t WBEIS = (1U << 5);  ///< Write Bus Error Interrupt Status Bit
        constexpr uint32_t ROIS = (1U << 6);  ///< Request Overflow Error Interrupt Status Bit
    }

    /// CSA Register bits
    namespace csa_bits {
        constexpr uint32_t SA = (32 << 0);  ///< Channel x Source Address
    }

    /// CDA Register bits
    namespace cda_bits {
        constexpr uint32_t DA = (32 << 0);  ///< Channel x Destination Address
    }

    /// CNDA Register bits
    namespace cnda_bits {
        constexpr uint32_t NDAIF = (1U << 0);  ///< Channel x Next Descriptor Interface
        constexpr uint32_t NDA = (30 << 2);  ///< Channel x Next Descriptor Address
    }

    /// CNDC Register bits
    namespace cndc_bits {
        constexpr uint32_t NDE = (1U << 0);  ///< Channel x Next Descriptor Enable
        constexpr uint32_t NDSUP = (1U << 1);  ///< Channel x Next Descriptor Source Update
        constexpr uint32_t NDDUP = (1U << 2);  ///< Channel x Next Descriptor Destination Update
        constexpr uint32_t NDVIEW = (2 << 3);  ///< Channel x Next Descriptor View
    }

    /// CUBC Register bits
    namespace cubc_bits {
        constexpr uint32_t UBLEN = (24 << 0);  ///< Channel x Microblock Length
    }

    /// CBC Register bits
    namespace cbc_bits {
        constexpr uint32_t BLEN = (12 << 0);  ///< Channel x Block Length
    }

    /// CC Register bits
    namespace cc_bits {
        constexpr uint32_t TYPE = (1U << 0);  ///< Channel x Transfer Type
        constexpr uint32_t MBSIZE = (2 << 1);  ///< Channel x Memory Burst Size
        constexpr uint32_t DSYNC = (1U << 4);  ///< Channel x Synchronization
        constexpr uint32_t SWREQ = (1U << 6);  ///< Channel x Software Request Trigger
        constexpr uint32_t MEMSET = (1U << 7);  ///< Channel x Fill Block of memory
        constexpr uint32_t CSIZE = (3 << 8);  ///< Channel x Chunk Size
        constexpr uint32_t DWIDTH = (2 << 11);  ///< Channel x Data Width
        constexpr uint32_t SIF = (1U << 13);  ///< Channel x Source Interface Identifier
        constexpr uint32_t DIF = (1U << 14);  ///< Channel x Destination Interface Identifier
        constexpr uint32_t SAM = (2 << 16);  ///< Channel x Source Addressing Mode
        constexpr uint32_t DAM = (2 << 18);  ///< Channel x Destination Addressing Mode
        constexpr uint32_t INITD = (1U << 21);  ///< Channel Initialization Terminated (this bit is read-only)
        constexpr uint32_t RDIP = (1U << 22);  ///< Read in Progress (this bit is read-only)
        constexpr uint32_t WRIP = (1U << 23);  ///< Write in Progress (this bit is read-only)
        constexpr uint32_t PERID = (7 << 24);  ///< Channel x Peripheral Hardware Request Line Identifier
    }

    /// CDS_MSP Register bits
    namespace cds_msp_bits {
        constexpr uint32_t SDS_MSP = (16 << 0);  ///< Channel x Source Data stride or Memory Set Pattern
        constexpr uint32_t DDS_MSP = (16 << 16);  ///< Channel x Destination Data Stride or Memory Set Pattern
    }

    /// CSUS Register bits
    namespace csus_bits {
        constexpr uint32_t SUBS = (24 << 0);  ///< Channel x Source Microblock Stride
    }

    /// CDUS Register bits
    namespace cdus_bits {
        constexpr uint32_t DUBS = (24 << 0);  ///< Channel x Destination Microblock Stride
    }

}

// ============================================================================
// SCnSCB Peripheral
// ============================================================================

namespace scnscb {
    /// Base addresses
    constexpr uint32_t SCnSCB_BASE = 0xE000E000;

    /// SCnSCB Register structure
    struct Registers {
        volatile uint32_t ICTR;  ///< Offset: 0x04 - Interrupt Controller Type Register
        volatile uint32_t ACTLR;  ///< Offset: 0x08 - Auxiliary Control Register
    };

    /// Peripheral instances
    inline Registers* SCnSCB = reinterpret_cast<Registers*>(SCnSCB_BASE);

    // Bit definitions
    /// ICTR Register bits
    namespace ictr_bits {
        constexpr uint32_t INTLINESNUM = (4 << 0);  ///< Total number of interrupt lines supported by an implementation, defined in groups of 32
    }

    /// ACTLR Register bits
    namespace actlr_bits {
        constexpr uint32_t DISFOLD = (1U << 2);  ///< Disables folding of IT instructions
        constexpr uint32_t FPEXCODIS = (1U << 10);  ///< Disables FPU exception outputs
        constexpr uint32_t DISRAMODE = (1U << 11);  ///< Disables dynamic read allocate mode for Write-Back Write-Allocate memory regions
        constexpr uint32_t DISITMATBFLUSH = (1U << 12);  ///< Disables ITM and DWT ATB flush
        constexpr uint32_t DISBTACREAD = (1U << 13);  ///< DISBTACREAD
        constexpr uint32_t DISBTACALLOC = (1U << 14);  ///< DISBTACALLOC
        constexpr uint32_t DISCRITAXIRUR = (1U << 15);  ///< DISCRITAXIRUR
        constexpr uint32_t DISDI = (5 << 16);  ///< DISDI
        constexpr uint32_t DISISSCH1 = (5 << 21);  ///< DISISSCH1
        constexpr uint32_t DISDYNADD = (1U << 26);  ///< Disables dynamic allocation of ADD and SUB instructions
        constexpr uint32_t DISCRITAXIRUW = (1U << 27);  ///< Disable critical AXI read-under-write
        constexpr uint32_t DISFPUISSOPT = (1U << 28);  ///< Disables dynamic allocation of ADD and SUB instructions
    }

}

// ============================================================================
// SCB Peripheral
// ============================================================================

namespace scb {
    /// Base addresses
    constexpr uint32_t SCB_BASE = 0xE000ED00;

    /// SCB Register structure
    struct Registers {
        volatile uint32_t CPUID;  ///< Offset: 0x00 - CPUID Base Register
        volatile uint32_t ICSR;  ///< Offset: 0x04 - Interrupt Control and State Register
        volatile uint32_t VTOR;  ///< Offset: 0x08 - Vector Table Offset Register
        volatile uint32_t AIRCR;  ///< Offset: 0x0C - Application Interrupt and Reset Control Register
        volatile uint32_t SCR;  ///< Offset: 0x10 - System Control Register
        volatile uint32_t CCR;  ///< Offset: 0x14 - Configuration and Control Register
        volatile uint32_t SHPR1;  ///< Offset: 0x18 - System Handler Priority Register 1
        volatile uint32_t SHPR2;  ///< Offset: 0x1C - System Handler Priority Register 2
        volatile uint32_t SHPR3;  ///< Offset: 0x20 - System Handler Priority Register 3
        volatile uint32_t SHCSR;  ///< Offset: 0x24 - System Handler Control and State Register
        volatile uint32_t CFSR;  ///< Offset: 0x28 - Configurable Fault Status Registers
        volatile uint32_t HFSR;  ///< Offset: 0x2C - HardFault Status register
        volatile uint32_t DFSR;  ///< Offset: 0x30 - Debug Fault Status Register
        volatile uint32_t MMFAR;  ///< Offset: 0x34 - MemManage Fault Address Register
        volatile uint32_t BFAR;  ///< Offset: 0x38 - BusFault Address Register
        volatile uint32_t AFSR;  ///< Offset: 0x3C - Auxiliary Fault Status Register
        volatile uint32_t CLIDR;  ///< Offset: 0x78 - Cache Level ID Register
        volatile uint32_t CTR;  ///< Offset: 0x7C - Cache Type Register
        volatile uint32_t CCSIDR;  ///< Offset: 0x80 - Cache Size ID Register
        volatile uint32_t CSSELR;  ///< Offset: 0x84 - Cache Size Selection Register
        volatile uint32_t CPACR;  ///< Offset: 0x88 - Coprocessor Access Control Register
        volatile uint32_t STIR;  ///< Offset: 0x200 - Software Trigger Interrupt Register
        volatile uint32_t MVFR0;  ///< Offset: 0x240 - Media and VFP Feature Register 0
        volatile uint32_t MVFR1;  ///< Offset: 0x244 - Media and VFP Feature Register 1
        volatile uint32_t MVFR2;  ///< Offset: 0x248 - Media and VFP Feature Register 2
    };

    /// Peripheral instances
    inline Registers* SCB = reinterpret_cast<Registers*>(SCB_BASE);

    // Bit definitions
    /// CPUID Register bits
    namespace cpuid_bits {
        constexpr uint32_t REVISION = (4 << 0);  ///< Indicates patch release: 0x0 = Patch 0
        constexpr uint32_t PARTNO = (12 << 4);  ///< Indicates part number
        constexpr uint32_t ARCHITECTURE = (4 << 16);  ///< Indicates architecture. Reads as 0xF
        constexpr uint32_t VARIANT = (4 << 20);  ///< Indicates processor revision: 0x2 = Revision 2
        constexpr uint32_t IMPLEMENTER = (8 << 24);  ///< Implementer code
    }

    /// ICSR Register bits
    namespace icsr_bits {
        constexpr uint32_t VECTACTIVE = (9 << 0);  ///< Active exception number
        constexpr uint32_t RETTOBASE = (1U << 11);  ///< Indicates whether there is an active exception other than the exception indicated by the current value of the IPSR
        constexpr uint32_t VECTPENDING = (6 << 12);  ///< Exception number of the highest priority pending enabled exception
        constexpr uint32_t ISRPENDING = (1U << 22);  ///< Is external interrupt, generated by the NVIC, pending
        constexpr uint32_t ISRPREEMPT = (1U << 23);  ///< Indicates whether a pending exception will be serviced on exit from debug halt state
        constexpr uint32_t PENDSTCLR = (1U << 25);  ///< Removes the pending status of the SysTick exception
        constexpr uint32_t PENDSTSET = (1U << 26);  ///< Sets the SysTick exception as pending, or reads the current state of the exception
        constexpr uint32_t PENDSVCLR = (1U << 27);  ///< Removes the pending status of the PendSV exception
        constexpr uint32_t PENDSVSET = (1U << 28);  ///< Sets the PendSV exception as pending, or reads the current state of the exception
        constexpr uint32_t NMIPENDSET = (1U << 31);  ///< Makes the NMI exception active, or reads the state of the exception
    }

    /// VTOR Register bits
    namespace vtor_bits {
        constexpr uint32_t TBLOFF = (25 << 7);  ///< Bits[31:7] of the vector table address
    }

    /// AIRCR Register bits
    namespace aircr_bits {
        constexpr uint32_t VECTRESET = (1U << 0);  ///< Writing 1 to this bit causes a local system reset
        constexpr uint32_t VECTCLRACTIVE = (1U << 1);  ///< Clears all active state information for fixed and configurable exceptions
        constexpr uint32_t SYSRESETREQ = (1U << 2);  ///< System Reset Request
        constexpr uint32_t PRIGROUP = (3 << 8);  ///< Interrupt priority grouping field. This field determines the split of group priority from subpriority.
        constexpr uint32_t ENDIANNESS = (1U << 15);  ///< Memory system endianness
        constexpr uint32_t VECTKEY = (16 << 16);  ///< Vector key
    }

    /// SCR Register bits
    namespace scr_bits {
        constexpr uint32_t SLEEPONEXIT = (1U << 1);  ///< Determines whether, on an exit from an ISR that returns to the base level of execution priority, the processor enters a sleep state
        constexpr uint32_t SLEEPDEEP = (1U << 2);  ///< Provides a qualifying hint indicating that waking from sleep might take longer
        constexpr uint32_t SEVONPEND = (1U << 4);  ///< Determines whether an interrupt transition from inactive state to pending state is a wakeup event
    }

    /// CCR Register bits
    namespace ccr_bits {
        constexpr uint32_t NONBASETHRDENA = (1U << 0);  ///< Controls whether the processor can enter Thread mode with exceptions active
        constexpr uint32_t USERSETMPEND = (1U << 1);  ///< Enables unprivileged software access to the STIR
        constexpr uint32_t UNALIGN_TRP = (1U << 3);  ///< Enables unaligned access traps
        constexpr uint32_t DIV_0_TRP = (1U << 4);  ///< Enables faulting or halting when the processor executes an SDIV or UDIV instruction with a divisor of 0
        constexpr uint32_t BFHFNMIGN = (1U << 8);  ///< Enables handlers with priority -1 or -2 to ignore data BusFaults caused by load and store instructions.
        constexpr uint32_t STKALIGN = (1U << 9);  ///< Indicates stack alignment on exception entry
        constexpr uint32_t DC = (1U << 16);  ///< Cache enable bit
        constexpr uint32_t IC = (1U << 17);  ///< Instruction cache enable bi
        constexpr uint32_t BP = (1U << 18);  ///< Branch prediction enable bi
    }

    /// SHPR1 Register bits
    namespace shpr1_bits {
        constexpr uint32_t PRI_4 = (8 << 0);  ///< Priority of system handler 4, MemManage
        constexpr uint32_t PRI_5 = (8 << 8);  ///< Priority of system handler 5, BusFault
        constexpr uint32_t PRI_6 = (8 << 16);  ///< Priority of system handler 6, UsageFault
    }

    /// SHPR2 Register bits
    namespace shpr2_bits {
        constexpr uint32_t PRI_11 = (8 << 24);  ///< Priority of system handler 11, SVCall
    }

    /// SHPR3 Register bits
    namespace shpr3_bits {
        constexpr uint32_t PRI_12 = (8 << 0);  ///< Priority of system handler 12, SysTick
        constexpr uint32_t PRI_14 = (8 << 16);  ///< Priority of system handler 14, PendSV
        constexpr uint32_t PRI_15 = (8 << 24);  ///< Priority of system handler 15, SysTick exception
    }

    /// SHCSR Register bits
    namespace shcsr_bits {
        constexpr uint32_t MEMFAULTACT = (1U << 0);  ///< exception is not active
        constexpr uint32_t BUSFAULTACT = (1U << 1);  ///< exception is not active
        constexpr uint32_t USGFAULTACT = (1U << 3);  ///< exception is not active
        constexpr uint32_t SVCALLACT = (1U << 7);  ///< exception is not active
        constexpr uint32_t MONITORACT = (1U << 8);  ///< exception is not active
        constexpr uint32_t PENDSVACT = (1U << 10);  ///< exception is not active
        constexpr uint32_t SYSTICKACT = (1U << 11);  ///< exception is not active
        constexpr uint32_t USGFAULTPENDED = (1U << 12);  ///< exception is not pending
        constexpr uint32_t MEMFAULTPENDED = (1U << 13);  ///< exception is not pending
        constexpr uint32_t BUSFAULTPENDED = (1U << 14);  ///< exception is not pending
        constexpr uint32_t SVCALLPENDED = (1U << 15);  ///< exception is not pending
        constexpr uint32_t MEMFAULTENA = (1U << 16);  ///< disable the exception
        constexpr uint32_t BUSFAULTENA = (1U << 17);  ///< disable the exception
        constexpr uint32_t USGFAULTENA = (1U << 18);  ///< disable the exception
    }

    /// CFSR Register bits
    namespace cfsr_bits {
        constexpr uint32_t IACCVIOL = (1U << 0);  ///< no instruction access violation fault
        constexpr uint32_t DACCVIOL = (1U << 1);  ///< no data access violation fault
        constexpr uint32_t MUNSTKERR = (1U << 3);  ///< no unstacking fault
        constexpr uint32_t MSTKERR = (1U << 4);  ///< no stacking fault
        constexpr uint32_t MLSPERR = (1U << 5);  ///< No MemManage fault occurred during floating-point lazy state preservation
        constexpr uint32_t MMARVALID = (1U << 7);  ///< value in MMAR is not a valid fault address
        constexpr uint32_t IBUSERR = (1U << 8);  ///< no instruction bus error
        constexpr uint32_t PRECISERR = (1U << 9);  ///< no precise data bus error
        constexpr uint32_t IMPRECISERR = (1U << 10);  ///< no imprecise data bus error
        constexpr uint32_t UNSTKERR = (1U << 11);  ///< no unstacking fault
        constexpr uint32_t STKERR = (1U << 12);  ///< no stacking fault
        constexpr uint32_t LSPERR = (1U << 13);  ///< No bus fault occurred during floating-point lazy state preservation
        constexpr uint32_t BFARVALID = (1U << 15);  ///< value in BFAR is not a valid fault address
        constexpr uint32_t UNDEFINSTR = (1U << 16);  ///< no undefined instruction UsageFault
        constexpr uint32_t INVSTATE = (1U << 17);  ///< no invalid state UsageFault
        constexpr uint32_t INVPC = (1U << 18);  ///< no invalid PC load UsageFault
        constexpr uint32_t NOCP = (1U << 19);  ///< no UsageFault caused by attempting to access a coprocessor
        constexpr uint32_t UNALIGNED = (1U << 24);  ///< no unaligned access fault, or unaligned access trapping not enabled
        constexpr uint32_t DIVBYZERO = (1U << 25);  ///< no divide by zero fault, or divide by zero trapping not enabled
    }

    /// HFSR Register bits
    namespace hfsr_bits {
        constexpr uint32_t VECTTBL = (1U << 1);  ///< Indicates when a fault has occurred because of a vector table read error on exception processing
        constexpr uint32_t FORCED = (1U << 30);  ///< Indicates that a fault with configurable priority has been escalated to a HardFault exception
        constexpr uint32_t DEBUGEVT = (1U << 31);  ///< Indicates when a Debug event has occurred
    }

    /// DFSR Register bits
    namespace dfsr_bits {
        constexpr uint32_t HALTED = (1U << 0);  ///< debug event generated by
        constexpr uint32_t BKPT = (1U << 1);  ///< debug event generated by BKPT instruction execution or a breakpoint match in FPB
        constexpr uint32_t DWTTRAP = (1U << 2);  ///< debug event generated by the DWT
        constexpr uint32_t VCATCH = (1U << 3);  ///< triggering of a Vector catch
        constexpr uint32_t EXTERNAL = (1U << 4);  ///< debug event generated because of the assertion of an external debug request
    }

    /// MMFAR Register bits
    namespace mmfar_bits {
        constexpr uint32_t ADDRESS = (32 << 0);  ///< Data address for an MPU fault
    }

    /// BFAR Register bits
    namespace bfar_bits {
        constexpr uint32_t ADDRESS = (32 << 0);  ///< Data address for a precise bus fault
    }

    /// CLIDR Register bits
    namespace clidr_bits {
        constexpr uint32_t LoC = (3 << 24);  ///< Level of Coherency
        constexpr uint32_t LoU = (3 << 27);  ///< Level of Unification
    }

    /// CTR Register bits
    namespace ctr_bits {
        constexpr uint32_t IMINLINE = (4 << 0);  ///< Smallest cache line of all the instruction caches under the control of the processor
        constexpr uint32_t DMINLINE = (4 << 16);  ///< Smallest cache line of all the data and unified caches under the core control
        constexpr uint32_t ERG = (4 << 20);  ///< Exclusives Reservation Granule
        constexpr uint32_t CWG = (4 << 24);  ///< Cache Writeback Granule
        constexpr uint32_t FORMAT = (3 << 29);  ///< Register format
    }

    /// CCSIDR Register bits
    namespace ccsidr_bits {
        constexpr uint32_t LineSize = (3 << 0);  ///< number of words in each cache line
        constexpr uint32_t Associativity = (9 << 3);  ///< number of ways
        constexpr uint32_t NumSets = (16 << 12);  ///< number of sets
        constexpr uint32_t WA = (1U << 28);  ///< Write allocation support
        constexpr uint32_t RA = (1U << 29);  ///< Read allocation support
        constexpr uint32_t WB = (1U << 30);  ///< Write-Back support
        constexpr uint32_t WT = (1U << 31);  ///< Write-Through support
    }

    /// CSSELR Register bits
    namespace csselr_bits {
        constexpr uint32_t IND = (1U << 0);  ///< selection of instruction or data cache
        constexpr uint32_t LEVEL = (3 << 1);  ///< cache level selected
    }

    /// CPACR Register bits
    namespace cpacr_bits {
        constexpr uint32_t CP10 = (2 << 20);  ///< Access privileges for coprocessor 10.
        constexpr uint32_t CP11 = (2 << 22);  ///< Access privileges for coprocessor 11.
    }

    /// STIR Register bits
    namespace stir_bits {
        constexpr uint32_t INTID = (9 << 0);  ///< Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.
    }

}

// ============================================================================
// SysTick Peripheral
// ============================================================================

namespace systick {
    /// Base addresses
    constexpr uint32_t SysTick_BASE = 0xE000E010;

    /// SysTick Register structure
    struct Registers {
        volatile uint32_t CSR;  ///< Offset: 0x00 - Control and Status Register
        volatile uint32_t RVR;  ///< Offset: 0x04 - Reload Value Register
        volatile uint32_t CVR;  ///< Offset: 0x08 - Current Value Register
        volatile uint32_t CALIB;  ///< Offset: 0x0C - Calibration Value Register
    };

    /// Peripheral instances
    inline Registers* SysTick = reinterpret_cast<Registers*>(SysTick_BASE);

    // Bit definitions
    /// CSR Register bits
    namespace csr_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< Enables the counter
        constexpr uint32_t TICKINT = (1U << 1);  ///< Enables SysTick exception request
        constexpr uint32_t CLKSOURCE = (1U << 2);  ///< Indicates the clock source
        constexpr uint32_t COUNTFLAG = (1U << 16);  ///< Returns 1 if timer counted to 0 since last time this was read
    }

    /// RVR Register bits
    namespace rvr_bits {
        constexpr uint32_t RELOAD = (24 << 0);  ///< Value to load into the SysTick Current Value Register when the counter reaches 0
    }

    /// CVR Register bits
    namespace cvr_bits {
        constexpr uint32_t CURRENT = (24 << 0);  ///< Current value at the time the register is accessed
    }

    /// CALIB Register bits
    namespace calib_bits {
        constexpr uint32_t TENMS = (24 << 0);  ///< Reload value to use for 10ms timing
        constexpr uint32_t SKEW = (1U << 30);  ///< Indicates whether the TENMS value is exact
        constexpr uint32_t NOREF = (1U << 31);  ///< Indicates whether the device provides a reference clock to the processor
    }

}

// ============================================================================
// NVIC Peripheral
// ============================================================================

namespace nvic {
    /// Base addresses
    constexpr uint32_t NVIC_BASE = 0xE000E100;

    /// NVIC Register structure
    struct Registers {
        volatile uint32_t ISER__;  ///< Offset: 0x00 - Interrupt Set Enable Register n (renamed from ISER__)
        volatile uint32_t ICER__;  ///< Offset: 0x80 - Interrupt Clear Enable Register n (renamed from ICER__)
        volatile uint32_t ISPR__;  ///< Offset: 0x100 - Interrupt Set Pending Register n (renamed from ISPR__)
        volatile uint32_t ICPR__;  ///< Offset: 0x180 - Interrupt Clear Pending Register n (renamed from ICPR__)
        volatile uint32_t IABR__;  ///< Offset: 0x200 - Interrupt Active bit Register n (renamed from IABR__)
        volatile uint32_t IP__;  ///< Offset: 0x300 - Interrupt Priority Register (8Bit wide) n (renamed from IP__)
        volatile uint32_t STIR;  ///< Offset: 0xE00 - Software Trigger Interrupt Register
    };

    /// Peripheral instances
    inline Registers* NVIC = reinterpret_cast<Registers*>(NVIC_BASE);

    // Bit definitions
    /// ISER__ Register bits
    namespace iser___bits {
        constexpr uint32_t SETENA = (32 << 0);  ///< Interrupt set enable bits
    }

    /// ICER__ Register bits
    namespace icer___bits {
        constexpr uint32_t CLRENA = (32 << 0);  ///< Interrupt clear-enable bits
    }

    /// ISPR__ Register bits
    namespace ispr___bits {
        constexpr uint32_t SETPEND = (32 << 0);  ///< Interrupt set-pending bits
    }

    /// ICPR__ Register bits
    namespace icpr___bits {
        constexpr uint32_t CLRPEND = (32 << 0);  ///< Interrupt clear-pending bits
    }

    /// IABR__ Register bits
    namespace iabr___bits {
        constexpr uint32_t ACTIVE = (32 << 0);  ///< Interrupt active flags
    }

    /// IP__ Register bits
    namespace ip___bits {
        constexpr uint32_t PRI0 = (8 << 0);  ///< Priority of interrupt 0
    }

    /// STIR Register bits
    namespace stir_bits {
        constexpr uint32_t INTID = (9 << 0);  ///< Interrupt ID of the interrupt to trigger, in the range 0-239. For example, a value of 0x03 specifies interrupt IRQ3.
    }

}

// ============================================================================
// MPU Peripheral
// ============================================================================

namespace mpu {
    /// Base addresses
    constexpr uint32_t MPU_BASE = 0xE000ED90;

    /// MPU Register structure
    struct Registers {
        volatile uint32_t TYPE;  ///< Offset: 0x00 - MPU Type Register
        volatile uint32_t CTRL;  ///< Offset: 0x04 - MPU Control Register
        volatile uint32_t RNR;  ///< Offset: 0x08 - MPU Region Number Register
        volatile uint32_t RBAR;  ///< Offset: 0x0C - MPU Region Base Address Register
        volatile uint32_t RASR;  ///< Offset: 0x10 - MPU Region Attribute and Size Register
        volatile uint32_t RBAR_A1;  ///< Offset: 0x14 - MPU Alias 1 Region Base Address Register
        volatile uint32_t RASR_A1;  ///< Offset: 0x18 - MPU Alias 1 Region Attribute and Size Register
        volatile uint32_t RBAR_A2;  ///< Offset: 0x1C - MPU Alias 2 Region Base Address Register
        volatile uint32_t RASR_A2;  ///< Offset: 0x20 - MPU Alias 2 Region Attribute and Size Register
        volatile uint32_t RBAR_A3;  ///< Offset: 0x24 - MPU Alias 3 Region Base Address Register
        volatile uint32_t RASR_A3;  ///< Offset: 0x28 - MPU Alias 3 Region Attribute and Size Register
    };

    /// Peripheral instances
    inline Registers* MPU = reinterpret_cast<Registers*>(MPU_BASE);

    // Bit definitions
    /// TYPE Register bits
    namespace type_bits {
        constexpr uint32_t SEPARATE = (1U << 0);  ///< Indicates support for unified or separate instruction and date memory maps.
        constexpr uint32_t DREGION = (8 << 8);  ///< Indicates the number of supported MPU instruction regions.
        constexpr uint32_t IREGION = (8 << 16);  ///< Indicates the number of supported MPU data regions.
    }

    /// CTRL Register bits
    namespace ctrl_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< Enables the MPU
        constexpr uint32_t HFNMIENA = (1U << 1);  ///< Enables the operation of MPU during hard fault, NMI, and FAULTMASK handlers.
        constexpr uint32_t PRIVDEFENA = (1U << 2);  ///< Enables privileged software access to the default memory map.
    }

    /// RNR Register bits
    namespace rnr_bits {
        constexpr uint32_t REGION = (8 << 0);  ///< Indicates the MPU region referenced by the MPU_RBAR and MPU_RASR registers.
    }

    /// RBAR Register bits
    namespace rbar_bits {
        constexpr uint32_t REGION = (4 << 0);  ///< MPU region field.
        constexpr uint32_t VALID = (1U << 4);  ///< MPU Region Number valid bit.
        constexpr uint32_t ADDR = (27 << 5);  ///< Region base address field.
    }

    /// RASR Register bits
    namespace rasr_bits {
        constexpr uint32_t ENABLE = (1U << 0);  ///< Region enable bit.
        constexpr uint32_t SIZE = (5 << 1);  ///< Specifies the size of the MPU protection region.
        constexpr uint32_t SRD = (8 << 8);  ///< Subregion disable bits.
        constexpr uint32_t B = (1U << 16);  ///< MPU access permission attributes.
        constexpr uint32_t C = (1U << 17);  ///< MPU access permission attributes.
        constexpr uint32_t S = (1U << 18);  ///< Shareable bit.
        constexpr uint32_t TEX = (3 << 19);  ///< MPU access permission attributes.
        constexpr uint32_t AP = (3 << 24);  ///< Access permission field.
        constexpr uint32_t XN = (1U << 28);  ///< Instruction access disable bit.
    }

}

// ============================================================================
// FPU Peripheral
// ============================================================================

namespace fpu {
    /// Base addresses
    constexpr uint32_t FPU_BASE = 0xE000EF30;

    /// FPU Register structure
    struct Registers {
        volatile uint32_t FPCCR;  ///< Offset: 0x04 - Floating-point Context Control Register
        volatile uint32_t FPCAR;  ///< Offset: 0x08 - Floating-point Context Address Register
        volatile uint32_t FPDSCR;  ///< Offset: 0x0C - Floating-point Default Status Control Register
        volatile uint32_t MVFR0;  ///< Offset: 0x10 - Media and VFP Feature Register 0
        volatile uint32_t MVFR1;  ///< Offset: 0x14 - Media and VFP Feature Register 1
        volatile uint32_t MVFR2;  ///< Offset: 0x18 - Media and VFP Feature Register 2
    };

    /// Peripheral instances
    inline Registers* FPU = reinterpret_cast<Registers*>(FPU_BASE);

    // Bit definitions
    /// FPCCR Register bits
    namespace fpccr_bits {
        constexpr uint32_t LSPACT = (1U << 0);  ///< Lazy state preservation is active. Floating-point stack frame has been allocated but saving state to it has been deferred.
        constexpr uint32_t USER = (1U << 1);  ///< Privilege level was user when the floating-point stack frame was allocated.
        constexpr uint32_t THREAD = (1U << 3);  ///< Mode was Thread Mode when the floating-point stack frame was allocated.
        constexpr uint32_t HFRDY = (1U << 4);  ///< Priority permitted setting the HardFault handler to the pending state when the floating-point stack frame was allocated.
        constexpr uint32_t MMRDY = (1U << 5);  ///< MemManage is enabled and priority permitted setting the MemManage handler to the pending state when the floating-point stack frame was allocated.
        constexpr uint32_t BFRDY = (1U << 6);  ///< BusFault is enabled and priority permitted setting the BusFault handler to the pending state when the floating-point stack frame was allocated.
        constexpr uint32_t MONRDY = (1U << 8);  ///< DebugMonitor is enabled and priority permits setting MON_PEND when the floating-point stack frame was allocated.
        constexpr uint32_t LSPEN = (1U << 30);  ///< Enable automatic lazy state preservation for floating-point context.
        constexpr uint32_t ASPEN = (1U << 31);  ///< Enables CONTROL.FPCA setting on execution of a floating-point instruction. This results in automatic hardware state preservation and restoration, for floating-point context, on exception entry and exit.
    }

    /// FPCAR Register bits
    namespace fpcar_bits {
        constexpr uint32_t ADDRESS = (29 << 3);  ///< The location of the unpopulated floating-point register space allocated on an exception stack frame.
    }

    /// FPDSCR Register bits
    namespace fpdscr_bits {
        constexpr uint32_t RMode = (2 << 22);  ///< Default value for FPSCR.RMode.
        constexpr uint32_t FZ = (1U << 24);  ///< Default value for FPSCR.FZ.
        constexpr uint32_t DN = (1U << 25);  ///< Default value for FPSCR.DN.
        constexpr uint32_t AHP = (1U << 26);  ///< Default value for FPSCR.AHP.
    }

    /// MVFR0 Register bits
    namespace mvfr0_bits {
        constexpr uint32_t A_SIMD_registers = (4 << 0);  ///< Indicates the size of the FP register bank
        constexpr uint32_t Single_precision = (4 << 4);  ///< Indicates the hardware support for FP single-precision operations
        constexpr uint32_t Double_precision = (4 << 8);  ///< Indicates the hardware support for FP double-precision operations
        constexpr uint32_t FP_excep_trapping = (4 << 12);  ///< Indicates whether the FP hardware implementation supports exception trapping
        constexpr uint32_t Divide = (4 << 16);  ///< Indicates the hardware support for FP divide operations
        constexpr uint32_t Square_root = (4 << 20);  ///< Indicates the hardware support for FP square root operations
        constexpr uint32_t Short_vectors = (4 << 24);  ///< Indicates the hardware support for FP short vectors
        constexpr uint32_t FP_rounding_modes = (4 << 28);  ///< Indicates the rounding modes supported by the FP floating-point hardware
    }

    /// MVFR1 Register bits
    namespace mvfr1_bits {
        constexpr uint32_t FtZ_mode = (4 << 0);  ///< Indicates whether the FP hardware implementation supports only the Flush-to-Zero mode of operation
        constexpr uint32_t D_NaN_mode = (4 << 4);  ///< Indicates whether the FP hardware implementation supports only the Default NaN mode
        constexpr uint32_t FP_HPFP = (4 << 24);  ///< Floating Point Half-Precision and double-precision
        constexpr uint32_t FP_fused_MAC = (4 << 28);  ///< Indicates whether the FP supports fused multiply accumulate operations
    }

    /// MVFR2 Register bits
    namespace mvfr2_bits {
        constexpr uint32_t VFP_Misc = (4 << 4);  ///< Indicates the hardware support for FP miscellaneous features
    }

}


} // namespace alloy::generated::atsame70q21

#endif // ALLOY_GENERATED_ATSAME70Q21_PERIPHERALS_HPP