vhdl work "ipcore_dir/fdiv.vhd"
vhdl work "ipcore_dir/fsqrt.vhd"
vhdl work "ipcore_dir/fadd.vhd"
vhdl work "../../git/tomorrow/fpu-shuyoko/PriEncoder31_dara.vhd"
vhdl work "../../git/tomorrow/fpu/fmul.vhd"
vhdl work "../../git/tomorrow/fpu-shuyoko/sitof.vhd"
vhdl work "../../git/tomorrow/fpu-shuyoko/ftoi.vhd"
vhdl tomorrow_1 "../../git/tomorrow/core/packages/alu_pack.vhd"
vhdl tomorrow_1 "../../core/packages/fpu_pack.vhd"
vhdl tomorrow_1 "../../core/packages/fpu_misc.vhd"
vhdl work "../../git/tomorrow/core/simulation/blockram_test.vhd"
vhdl work "../../git/tomorrow/core/RTL/transmitter.vhd"
vhdl work "../../git/tomorrow/core/RTL/register_file.vhd"
vhdl work "../../git/tomorrow/core/RTL/receiver.vhd"
vhdl work "../../git/tomorrow/core/RTL/io_manager.vhd"
vhdl work "../../git/tomorrow/core/RTL/alu.vhd"
vhdl tomorrow_1 "../../git/tomorrow/core/packages/ram_pack.vhd"
vhdl tomorrow_1 "../../git/tomorrow/core/packages/controller_pack.vhd"
vhdl tomorrow_1 "../../git/tomorrow/core/packages/component_pack.vhd"
vhdl work "../../core/RTL/fpu.vhd"
vhdl work "../../git/tomorrow/core/RTL/ram.vhd"
vhdl work "../../git/tomorrow/core/RTL/datapath.vhd"
vhdl work "../../git/tomorrow/core/RTL/controller.vhd"
vhdl tomorrow_1 "../../git/tomorrow/core/packages/top_pack.vhd"
vhdl work "../../git/tomorrow/core/RTL/top.vhd"
