<stg><name>gau6</name>


<trans_list>

<trans id="180" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="5" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="17" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="17" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="18" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:0 %out1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %out1

]]></Node>
<StgValue><ssdm name="out1_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
entry:1 %data_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %data

]]></Node>
<StgValue><ssdm name="data_read"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="64">
<![CDATA[
entry:2 %line_buf = alloca i64

]]></Node>
<StgValue><ssdm name="line_buf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out1_out, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %write_ln0 = write void @_ssdm_op_Write.ap_fifo.i64P, i64 %out1_out, i64 %out1_read

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %gmem0, void @empty_1, i32, i32, void @empty_8, i32, i32, void @empty_8, void @empty_8, void @empty_8, i32, i32, i32, i32, void @empty_8, void @empty_8

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
entry:9 %br_ln20 = br void %memset.loop21.i.i

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
memset.loop21.i.i:0 %empty = phi i11, void %entry, i11 %empty_87, void %memset.loop21.split.i.i

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop21.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop21.i.i:2 %exitcond4613_i_i = icmp_eq  i11 %empty, i11

]]></Node>
<StgValue><ssdm name="exitcond4613_i_i"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop21.i.i:3 %empty_86 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_86"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
memset.loop21.i.i:4 %empty_87 = add i11 %empty, i11

]]></Node>
<StgValue><ssdm name="empty_87"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop21.i.i:5 %br_ln0 = br i1 %exitcond4613_i_i, void %memset.loop21.split.i.i, void %memset.loop.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="11">
<![CDATA[
memset.loop21.split.i.i:0 %empty_88 = trunc i11 %empty

]]></Node>
<StgValue><ssdm name="empty_88"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="2" op_0_bw="2" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop21.split.i.i:3 %tmp_s = partselect i2 @_ssdm_op_PartSelect.i2.i11.i32.i32, i11 %empty, i32, i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
memset.loop21.split.i.i:4 %tmp_1 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %tmp_s, i3

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split.i.i:5 %empty_89 = or i5 %tmp_1, i5

]]></Node>
<StgValue><ssdm name="empty_89"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split.i.i:6 %empty_90 = icmp_ugt  i5 %tmp_1, i5 %empty_89

]]></Node>
<StgValue><ssdm name="empty_90"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop21.split.i.i:7 %empty_91 = select i1 %empty_90, i5 %tmp_1, i5 %empty_89

]]></Node>
<StgValue><ssdm name="empty_91"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
memset.loop21.split.i.i:9 %empty_93 = sub i5, i5 %empty_91

]]></Node>
<StgValue><ssdm name="empty_93"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="9">
<![CDATA[
memset.loop21.split.i.i:1 %p_cast102_i_i = zext i9 %empty_88

]]></Node>
<StgValue><ssdm name="p_cast102_i_i"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
memset.loop21.split.i.i:2 %line_buf_addr = getelementptr i24 %line_buf, i64, i64 %p_cast102_i_i

]]></Node>
<StgValue><ssdm name="line_buf_addr"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
memset.loop21.split.i.i:8 %empty_92 = select i1 %empty_90, i5 %empty_89, i5 %tmp_1

]]></Node>
<StgValue><ssdm name="empty_92"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="24" op_0_bw="5">
<![CDATA[
memset.loop21.split.i.i:10 %empty_94 = zext i5 %empty_92

]]></Node>
<StgValue><ssdm name="empty_94"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="24" op_0_bw="5">
<![CDATA[
memset.loop21.split.i.i:11 %empty_95 = zext i5 %empty_93

]]></Node>
<StgValue><ssdm name="empty_95"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="24" op_0_bw="1" op_1_bw="24" op_2_bw="24">
<![CDATA[
memset.loop21.split.i.i:12 %empty_96 = select i1 %empty_90, i24, i24

]]></Node>
<StgValue><ssdm name="empty_96"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split.i.i:13 %empty_97 = shl i24, i24 %empty_94

]]></Node>
<StgValue><ssdm name="empty_97"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split.i.i:14 %empty_98 = lshr i24, i24 %empty_95

]]></Node>
<StgValue><ssdm name="empty_98"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split.i.i:15 %p_demorgan = and i24 %empty_97, i24 %empty_98

]]></Node>
<StgValue><ssdm name="p_demorgan"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
memset.loop21.split.i.i:16 %empty_99 = and i24 %empty_96, i24 %p_demorgan

]]></Node>
<StgValue><ssdm name="empty_99"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="24">
<![CDATA[
memset.loop21.split.i.i:17 %specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i24 %line_buf

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="3" op_0_bw="2">
<![CDATA[
memset.loop21.split.i.i:18 %empty_100 = zext i2 %tmp_s

]]></Node>
<StgValue><ssdm name="empty_100"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
memset.loop21.split.i.i:19 %mask = shl i3, i3 %empty_100

]]></Node>
<StgValue><ssdm name="mask"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3">
<![CDATA[
memset.loop21.split.i.i:20 %store_ln0 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr, i24 %empty_99, i3 %mask

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
memset.loop21.split.i.i:21 %br_ln0 = br void %memset.loop21.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:0 %window_buf_0_1_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_i_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:1 %window_buf_0_2_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_i_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:2 %window_buf_1_1_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_i_i"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:3 %window_buf_1_2_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0_i_i"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:4 %window_buf_2_1_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_i_i"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32">
<![CDATA[
memset.loop.i.i.preheader:5 %window_buf_2_2_0_i_i = alloca i32

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_i_i"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.i.i.preheader:6 %br_ln0 = br void %memset.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop.i.i:0 %empty_101 = phi i4 %empty_103, void %memset.loop.split47.i.i, i4, void %memset.loop.i.i.preheader

]]></Node>
<StgValue><ssdm name="empty_101"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
memset.loop.i.i:1 %phi_mul = phi i8 %next_mul, void %memset.loop.split47.i.i, i8, void %memset.loop.i.i.preheader

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
memset.loop.i.i:2 %phi_urem = phi i4 %idx_urem, void %memset.loop.split47.i.i, i4, void %memset.loop.i.i.preheader

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:3 %window_buf_0_1_0_i_i_load = load i8 %window_buf_0_1_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_0_1_0_i_i_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:4 %window_buf_0_2_0_i_i_load = load i8 %window_buf_0_2_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_0_2_0_i_i_load"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:5 %window_buf_1_1_0_i_i_load = load i8 %window_buf_1_1_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_1_1_0_i_i_load"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:6 %window_buf_1_2_0_i_i_load = load i8 %window_buf_1_2_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_1_2_0_i_i_load"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:7 %window_buf_2_1_0_i_i_load = load i8 %window_buf_2_1_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_2_1_0_i_i_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8">
<![CDATA[
memset.loop.i.i:8 %window_buf_2_2_0_i_i_load = load i8 %window_buf_2_2_0_i_i

]]></Node>
<StgValue><ssdm name="window_buf_2_2_0_i_i_load"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
memset.loop.i.i:9 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.i.i:10 %exitcond4512_i_i = icmp_eq  i4 %empty_101, i4

]]></Node>
<StgValue><ssdm name="exitcond4512_i_i"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
memset.loop.i.i:11 %empty_102 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_102"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.i.i:12 %empty_103 = add i4 %empty_101, i4

]]></Node>
<StgValue><ssdm name="empty_103"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
memset.loop.i.i:13 %br_ln0 = br i1 %exitcond4512_i_i, void %memset.loop.split.i.i, void %split.i.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
memset.loop.split.i.i:0 %next_mul = add i8, i8 %phi_mul

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
memset.loop.split.i.i:1 %p_t_i_i = partselect i2 @_ssdm_op_PartSelect.i2.i8.i32.i32, i8 %phi_mul, i32, i32

]]></Node>
<StgValue><ssdm name="p_t_i_i"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="2" op_0_bw="4">
<![CDATA[
memset.loop.split.i.i:2 %empty_104 = trunc i4 %phi_urem

]]></Node>
<StgValue><ssdm name="empty_104"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
memset.loop.split.i.i:3 %switch_ln0 = switch i2 %p_t_i_i, void %branch2.i.i, i2, void %branch0.i.i, i2, void %branch1.i.i

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch1.i.i:0 %switch_ln0 = switch i2 %empty_104, void %branch8.i.i, i2, void %memset.loop.split47.i.i, i2, void %branch7.i.i

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="1"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch7.i.i:0 %store_ln0 = store i8, i8 %window_buf_1_1_0_i_i, i8 %window_buf_1_1_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="1"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch7.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="1"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch8.i.i:0 %store_ln0 = store i8, i8 %window_buf_1_2_0_i_i, i8 %window_buf_1_2_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="1"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch8.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch0.i.i:0 %switch_ln0 = switch i2 %empty_104, void %branch5.i.i, i2, void %memset.loop.split47.i.i, i2, void %branch4.i.i

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="0"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch4.i.i:0 %store_ln0 = store i8, i8 %window_buf_0_1_0_i_i, i8 %window_buf_0_1_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="0"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
branch4.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="0"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch5.i.i:0 %store_ln0 = store i8, i8 %window_buf_0_2_0_i_i, i8 %window_buf_0_2_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="0"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
branch5.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="!0"/>
<literal name="p_t_i_i" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
branch2.i.i:0 %switch_ln0 = switch i2 %empty_104, void %branch11.i.i, i2, void %memset.loop.split47.i.i, i2, void %branch10.i.i

]]></Node>
<StgValue><ssdm name="switch_ln0"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="!0"/>
<literal name="p_t_i_i" val="!1"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch10.i.i:0 %store_ln0 = store i8, i8 %window_buf_2_1_0_i_i, i8 %window_buf_2_1_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="!0"/>
<literal name="p_t_i_i" val="!1"/>
<literal name="empty_104" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch10.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="!0"/>
<literal name="p_t_i_i" val="!1"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
branch11.i.i:0 %store_ln0 = store i8, i8 %window_buf_2_2_0_i_i, i8 %window_buf_2_2_0_i_i_load

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
<literal name="p_t_i_i" val="!0"/>
<literal name="p_t_i_i" val="!1"/>
<literal name="empty_104" val="!0"/>
<literal name="empty_104" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch11.i.i:1 %br_ln0 = br void %memset.loop.split47.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split47.i.i:0 %next_urem = add i4 %phi_urem, i4

]]></Node>
<StgValue><ssdm name="next_urem"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
memset.loop.split47.i.i:1 %empty_105 = icmp_ult  i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="empty_105"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
memset.loop.split47.i.i:2 %idx_urem = select i1 %empty_105, i4 %next_urem, i4

]]></Node>
<StgValue><ssdm name="idx_urem"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
memset.loop.split47.i.i:3 %br_ln0 = br void %memset.loop.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="102" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="64">
<![CDATA[
split.i.i.preheader:0 %gmem0_addr = getelementptr i8 %gmem0, i64 %data_read

]]></Node>
<StgValue><ssdm name="gmem0_addr"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="7" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="6" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="105" st_id="8" stage="5" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="106" st_id="9" stage="4" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="107" st_id="10" stage="3" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="108" st_id="11" stage="2" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="109" st_id="12" stage="1" lat="7">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
split.i.i.preheader:1 %gmem0_addr_1_rd_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i8P, i8 %gmem0_addr, i32

]]></Node>
<StgValue><ssdm name="gmem0_addr_1_rd_req"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
split.i.i.preheader:2 %br_ln31 = br void

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="111" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="19" op_0_bw="19" op_1_bw="0" op_2_bw="19" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten = phi i19, void %split.i.i.preheader, i19 %add_ln31, void %split.i.i

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="112" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:8 %xi = phi i10, void %split.i.i.preheader, i10 %add_ln32, void %split.i.i

]]></Node>
<StgValue><ssdm name="xi"/></StgValue>
</operation>

<operation id="113" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="19" op_1_bw="19">
<![CDATA[
:9 %icmp_ln31 = icmp_eq  i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="icmp_ln31"/></StgValue>
</operation>

<operation id="114" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
:10 %add_ln31 = add i19 %indvar_flatten, i19

]]></Node>
<StgValue><ssdm name="add_ln31"/></StgValue>
</operation>

<operation id="115" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:11 %br_ln31 = br i1 %icmp_ln31, void %split.i.i, void %.exit

]]></Node>
<StgValue><ssdm name="br_ln31"/></StgValue>
</operation>

<operation id="116" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.i.i:2 %icmp_ln32 = icmp_eq  i10 %xi, i10

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="117" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split.i.i:3 %select_ln31 = select i1 %icmp_ln32, i10, i10 %xi

]]></Node>
<StgValue><ssdm name="select_ln31"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.i.i:53 %add_ln32 = add i10, i10 %select_ln31

]]></Node>
<StgValue><ssdm name="add_ln32"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="10">
<![CDATA[
split.i.i:8 %zext_ln32 = zext i10 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln32"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="9" op_0_bw="24" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.i.i:12 %line_buf_addr_4 = getelementptr i24 %line_buf, i64, i64 %zext_ln32

]]></Node>
<StgValue><ssdm name="line_buf_addr_4"/></StgValue>
</operation>

<operation id="121" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="9">
<![CDATA[
split.i.i:13 %line_buf_load = load i9 %line_buf_addr_4

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="122" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %window_buf_1_1 = phi i8 %window_buf_1_2_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_1_2, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_1_1"/></StgValue>
</operation>

<operation id="123" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:5 %window_buf_1_1_3_i_i = phi i8 %window_buf_1_1_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_1_1, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_1_1_3_i_i"/></StgValue>
</operation>

<operation id="124" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="24" op_0_bw="9">
<![CDATA[
split.i.i:13 %line_buf_load = load i9 %line_buf_addr_4

]]></Node>
<StgValue><ssdm name="line_buf_load"/></StgValue>
</operation>

<operation id="125" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.i.i:14 %window_buf_0_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_0_2"/></StgValue>
</operation>

<operation id="126" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="8" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.i.i:15 %window_buf_1_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="window_buf_1_2"/></StgValue>
</operation>

<operation id="127" st_id="15" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="8" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
split.i.i:18 %window_buf_2_2 = read i8 @_ssdm_op_Read.m_axi.i8P, i8 %gmem0_addr, i1 %gmem0_addr_1_rd_req

]]></Node>
<StgValue><ssdm name="window_buf_2_2"/></StgValue>
</operation>

<operation id="128" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="16" op_1_bw="24" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.i.i:19 %tmp = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %line_buf_load, i32, i32

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="129" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split.i.i:30 %shl_ln62_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_1_3_i_i, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_1"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:2 %window_buf_2_1 = phi i8 %window_buf_2_2_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_2_2, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_2_1"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:3 %window_buf_2_1_3_i_i = phi i8 %window_buf_2_1_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_2_1, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_2_1_3_i_i"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:6 %window_buf_0_1 = phi i8 %window_buf_0_2_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_0_2, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_0_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:7 %window_buf_0_1_3_i_i = phi i8 %window_buf_0_1_0_i_i_load, void %split.i.i.preheader, i8 %window_buf_0_1, void %split.i.i

]]></Node>
<StgValue><ssdm name="window_buf_0_1_3_i_i"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="24" op_0_bw="24" op_1_bw="8" op_2_bw="16">
<![CDATA[
split.i.i:20 %tmp_29_i_i = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %window_buf_2_2, i16 %tmp

]]></Node>
<StgValue><ssdm name="tmp_29_i_i"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="24" op_3_bw="3" op_4_bw="0">
<![CDATA[
split.i.i:21 %store_ln44 = store void @_ssdm_op_Write.bram.i24, i9 %line_buf_addr_4, i24 %tmp_29_i_i, i3, i24 %line_buf_load

]]></Node>
<StgValue><ssdm name="store_ln44"/></StgValue>
</operation>

<operation id="136" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="9" op_0_bw="8">
<![CDATA[
split.i.i:22 %zext_ln62 = zext i8 %window_buf_0_1_3_i_i

]]></Node>
<StgValue><ssdm name="zext_ln62"/></StgValue>
</operation>

<operation id="137" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split.i.i:23 %shl_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_0_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="138" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="10" op_0_bw="9">
<![CDATA[
split.i.i:24 %zext_ln62_1 = zext i9 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln62_1"/></StgValue>
</operation>

<operation id="139" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="9" op_0_bw="8">
<![CDATA[
split.i.i:25 %zext_ln62_2 = zext i8 %window_buf_0_2

]]></Node>
<StgValue><ssdm name="zext_ln62_2"/></StgValue>
</operation>

<operation id="140" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split.i.i:26 %add_ln62 = add i9 %zext_ln62, i9 %zext_ln62_2

]]></Node>
<StgValue><ssdm name="add_ln62"/></StgValue>
</operation>

<operation id="141" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="9">
<![CDATA[
split.i.i:27 %zext_ln62_3 = zext i9 %add_ln62

]]></Node>
<StgValue><ssdm name="zext_ln62_3"/></StgValue>
</operation>

<operation id="142" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.i.i:28 %add_ln62_1 = add i10 %zext_ln62_3, i10 %zext_ln62_1

]]></Node>
<StgValue><ssdm name="add_ln62_1"/></StgValue>
</operation>

<operation id="143" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
split.i.i:34 %shl_ln62_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %window_buf_1_1, i2

]]></Node>
<StgValue><ssdm name="shl_ln62_2"/></StgValue>
</operation>

<operation id="144" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="9" op_0_bw="8">
<![CDATA[
split.i.i:38 %zext_ln62_9 = zext i8 %window_buf_2_1_3_i_i

]]></Node>
<StgValue><ssdm name="zext_ln62_9"/></StgValue>
</operation>

<operation id="145" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split.i.i:39 %shl_ln62_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_2_1, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_4"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="10" op_0_bw="9">
<![CDATA[
split.i.i:40 %zext_ln62_10 = zext i9 %shl_ln62_4

]]></Node>
<StgValue><ssdm name="zext_ln62_10"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="9" op_0_bw="8">
<![CDATA[
split.i.i:41 %zext_ln62_11 = zext i8 %window_buf_2_2

]]></Node>
<StgValue><ssdm name="zext_ln62_11"/></StgValue>
</operation>

<operation id="148" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
split.i.i:45 %add_ln62_5 = add i9 %zext_ln62_9, i9 %zext_ln62_11

]]></Node>
<StgValue><ssdm name="add_ln62_5"/></StgValue>
</operation>

<operation id="149" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="10" op_0_bw="9">
<![CDATA[
split.i.i:46 %zext_ln62_13 = zext i9 %add_ln62_5

]]></Node>
<StgValue><ssdm name="zext_ln62_13"/></StgValue>
</operation>

<operation id="150" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.i.i:47 %add_ln62_6 = add i10 %zext_ln62_13, i10 %zext_ln62_10

]]></Node>
<StgValue><ssdm name="add_ln62_6"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="151" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:1 %yi = phi i10, void %split.i.i.preheader, i10 %select_ln31_1, void %split.i.i

]]></Node>
<StgValue><ssdm name="yi"/></StgValue>
</operation>

<operation id="152" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
<literal name="icmp_ln32" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
split.i.i:4 %add_ln31_1 = add i10, i10 %yi

]]></Node>
<StgValue><ssdm name="add_ln31_1"/></StgValue>
</operation>

<operation id="153" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="10" op_0_bw="1" op_1_bw="10" op_2_bw="10">
<![CDATA[
split.i.i:5 %select_ln31_1 = select i1 %icmp_ln32, i10 %add_ln31_1, i10 %yi

]]></Node>
<StgValue><ssdm name="select_ln31_1"/></StgValue>
</operation>

<operation id="154" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="9" op_0_bw="10">
<![CDATA[
split.i.i:6 %trunc_ln31 = trunc i10 %select_ln31_1

]]></Node>
<StgValue><ssdm name="trunc_ln31"/></StgValue>
</operation>

<operation id="155" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="18" op_0_bw="18" op_1_bw="9" op_2_bw="9">
<![CDATA[
split.i.i:7 %p_mid2 = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i9.i9, i9 %trunc_ln31, i9

]]></Node>
<StgValue><ssdm name="p_mid2"/></StgValue>
</operation>

<operation id="156" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="18" op_0_bw="10">
<![CDATA[
split.i.i:9 %zext_ln32_1 = zext i10 %select_ln31

]]></Node>
<StgValue><ssdm name="zext_ln32_1"/></StgValue>
</operation>

<operation id="157" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
split.i.i:16 %add_ln44 = add i18 %p_mid2, i18 %zext_ln32_1

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="11" op_0_bw="10">
<![CDATA[
split.i.i:29 %zext_ln62_4 = zext i10 %add_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_4"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="11" op_0_bw="9">
<![CDATA[
split.i.i:31 %zext_ln62_5 = zext i9 %shl_ln62_1

]]></Node>
<StgValue><ssdm name="zext_ln62_5"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split.i.i:32 %add_ln62_2 = add i11 %zext_ln62_4, i11 %zext_ln62_5

]]></Node>
<StgValue><ssdm name="add_ln62_2"/></StgValue>
</operation>

<operation id="161" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="12" op_0_bw="11">
<![CDATA[
split.i.i:33 %zext_ln62_6 = zext i11 %add_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_6"/></StgValue>
</operation>

<operation id="162" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="11" op_0_bw="10">
<![CDATA[
split.i.i:35 %zext_ln62_7 = zext i10 %shl_ln62_2

]]></Node>
<StgValue><ssdm name="zext_ln62_7"/></StgValue>
</operation>

<operation id="163" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="9" op_0_bw="9" op_1_bw="8" op_2_bw="1">
<![CDATA[
split.i.i:36 %shl_ln62_3 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %window_buf_1_2, i1

]]></Node>
<StgValue><ssdm name="shl_ln62_3"/></StgValue>
</operation>

<operation id="164" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="11" op_0_bw="9">
<![CDATA[
split.i.i:37 %zext_ln62_8 = zext i9 %shl_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_8"/></StgValue>
</operation>

<operation id="165" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
split.i.i:42 %add_ln62_3 = add i11 %zext_ln62_7, i11 %zext_ln62_8

]]></Node>
<StgValue><ssdm name="add_ln62_3"/></StgValue>
</operation>

<operation id="166" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="12" op_0_bw="11">
<![CDATA[
split.i.i:43 %zext_ln62_12 = zext i11 %add_ln62_3

]]></Node>
<StgValue><ssdm name="zext_ln62_12"/></StgValue>
</operation>

<operation id="167" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
split.i.i:44 %add_ln62_4 = add i12 %zext_ln62_12, i12 %zext_ln62_6

]]></Node>
<StgValue><ssdm name="add_ln62_4"/></StgValue>
</operation>

<operation id="168" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="12" op_0_bw="10">
<![CDATA[
split.i.i:48 %zext_ln62_14 = zext i10 %add_ln62_6

]]></Node>
<StgValue><ssdm name="zext_ln62_14"/></StgValue>
</operation>

<operation id="169" st_id="17" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
split.i.i:49 %add_ln62_7 = add i12 %zext_ln62_14, i12 %add_ln62_4

]]></Node>
<StgValue><ssdm name="add_ln62_7"/></StgValue>
</operation>

<operation id="170" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="8" op_0_bw="8" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
split.i.i:50 %trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i12.i32.i32, i12 %add_ln62_7, i32, i32

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="171" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split.i.i:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_1_VITIS_LOOP_32_2_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="172" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
split.i.i:1 %empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64, i64, i64

]]></Node>
<StgValue><ssdm name="empty_106"/></StgValue>
</operation>

<operation id="173" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
split.i.i:10 %specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln32"/></StgValue>
</operation>

<operation id="174" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
split.i.i:11 %specloopname_ln32 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln32"/></StgValue>
</operation>

<operation id="175" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="18">
<![CDATA[
split.i.i:17 %zext_ln44 = zext i18 %add_ln44

]]></Node>
<StgValue><ssdm name="zext_ln44"/></StgValue>
</operation>

<operation id="176" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="18" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
split.i.i:51 %out_addr = getelementptr i8 %out_r, i64, i64 %zext_ln44

]]></Node>
<StgValue><ssdm name="out_addr"/></StgValue>
</operation>

<operation id="177" st_id="18" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="8" op_1_bw="18">
<![CDATA[
split.i.i:52 %store_ln70 = store i8 %trunc_ln, i18 %out_addr

]]></Node>
<StgValue><ssdm name="store_ln70"/></StgValue>
</operation>

<operation id="178" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0">
<![CDATA[
split.i.i:54 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="0">
<![CDATA[
.exit:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="222" name="gmem0" dir="0" iftype="4">
<core>NULL</core><StgValue><ssdm name="gmem0"/></StgValue>
</port>
<port id="223" name="data" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="data"/></StgValue>
</port>
<port id="224" name="out_r" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="225" name="out1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="out1"/></StgValue>
</port>
<port id="226" name="out1_out" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="out1_out"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="228" from="_ssdm_op_Read.ap_auto.i64" to="out1_read" fromId="227" toId="20">
</dataflow>
<dataflow id="229" from="out1" to="out1_read" fromId="225" toId="20">
</dataflow>
<dataflow id="230" from="_ssdm_op_Read.ap_auto.i64" to="data_read" fromId="227" toId="21">
</dataflow>
<dataflow id="231" from="data" to="data_read" fromId="223" toId="21">
</dataflow>
<dataflow id="233" from="StgValue_232" to="line_buf" fromId="232" toId="22">
</dataflow>
<dataflow id="235" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="23">
</dataflow>
<dataflow id="236" from="gmem0" to="specinterface_ln0" fromId="222" toId="23">
</dataflow>
<dataflow id="238" from="empty_1" to="specinterface_ln0" fromId="237" toId="23">
</dataflow>
<dataflow id="240" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="23">
</dataflow>
<dataflow id="241" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="23">
</dataflow>
<dataflow id="243" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="244" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="23">
</dataflow>
<dataflow id="245" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="23">
</dataflow>
<dataflow id="246" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="247" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="248" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="250" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="23">
</dataflow>
<dataflow id="251" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="23">
</dataflow>
<dataflow id="252" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="23">
</dataflow>
<dataflow id="253" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="23">
</dataflow>
<dataflow id="254" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="255" from="empty_8" to="specinterface_ln0" fromId="242" toId="23">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="24">
</dataflow>
<dataflow id="257" from="gmem0" to="specinterface_ln0" fromId="222" toId="24">
</dataflow>
<dataflow id="258" from="empty_1" to="specinterface_ln0" fromId="237" toId="24">
</dataflow>
<dataflow id="259" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="24">
</dataflow>
<dataflow id="260" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="24">
</dataflow>
<dataflow id="261" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="262" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="24">
</dataflow>
<dataflow id="263" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="24">
</dataflow>
<dataflow id="264" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="265" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="266" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="267" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="24">
</dataflow>
<dataflow id="268" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="24">
</dataflow>
<dataflow id="269" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="24">
</dataflow>
<dataflow id="270" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="24">
</dataflow>
<dataflow id="271" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="272" from="empty_8" to="specinterface_ln0" fromId="242" toId="24">
</dataflow>
<dataflow id="273" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="25">
</dataflow>
<dataflow id="274" from="out1_out" to="specinterface_ln0" fromId="226" toId="25">
</dataflow>
<dataflow id="276" from="ap_fifo_str" to="specinterface_ln0" fromId="275" toId="25">
</dataflow>
<dataflow id="277" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="25">
</dataflow>
<dataflow id="278" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="25">
</dataflow>
<dataflow id="280" from="p_str" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="281" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="25">
</dataflow>
<dataflow id="282" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="25">
</dataflow>
<dataflow id="283" from="p_str" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="284" from="p_str" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="285" from="p_str" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="287" from="StgValue_286" to="specinterface_ln0" fromId="286" toId="25">
</dataflow>
<dataflow id="288" from="StgValue_286" to="specinterface_ln0" fromId="286" toId="25">
</dataflow>
<dataflow id="289" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="25">
</dataflow>
<dataflow id="290" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="25">
</dataflow>
<dataflow id="291" from="p_str" to="specinterface_ln0" fromId="279" toId="25">
</dataflow>
<dataflow id="293" from="ScalarProp_str" to="specinterface_ln0" fromId="292" toId="25">
</dataflow>
<dataflow id="295" from="_ssdm_op_Write.ap_fifo.i64P" to="write_ln0" fromId="294" toId="26">
</dataflow>
<dataflow id="296" from="out1_out" to="write_ln0" fromId="226" toId="26">
</dataflow>
<dataflow id="297" from="out1_read" to="write_ln0" fromId="20" toId="26">
</dataflow>
<dataflow id="298" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="27">
</dataflow>
<dataflow id="299" from="gmem0" to="specinterface_ln0" fromId="222" toId="27">
</dataflow>
<dataflow id="300" from="empty_1" to="specinterface_ln0" fromId="237" toId="27">
</dataflow>
<dataflow id="301" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="27">
</dataflow>
<dataflow id="302" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="27">
</dataflow>
<dataflow id="303" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="304" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="27">
</dataflow>
<dataflow id="305" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="27">
</dataflow>
<dataflow id="306" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="307" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="308" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="309" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="310" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="311" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="312" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="27">
</dataflow>
<dataflow id="313" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="314" from="empty_8" to="specinterface_ln0" fromId="242" toId="27">
</dataflow>
<dataflow id="315" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="234" toId="28">
</dataflow>
<dataflow id="316" from="gmem0" to="specinterface_ln0" fromId="222" toId="28">
</dataflow>
<dataflow id="317" from="empty_1" to="specinterface_ln0" fromId="237" toId="28">
</dataflow>
<dataflow id="318" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="28">
</dataflow>
<dataflow id="319" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="28">
</dataflow>
<dataflow id="320" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="321" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="28">
</dataflow>
<dataflow id="322" from="StgValue_239" to="specinterface_ln0" fromId="239" toId="28">
</dataflow>
<dataflow id="323" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="324" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="325" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="326" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="28">
</dataflow>
<dataflow id="327" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="28">
</dataflow>
<dataflow id="328" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="28">
</dataflow>
<dataflow id="329" from="StgValue_249" to="specinterface_ln0" fromId="249" toId="28">
</dataflow>
<dataflow id="330" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="331" from="empty_8" to="specinterface_ln0" fromId="242" toId="28">
</dataflow>
<dataflow id="333" from="StgValue_332" to="empty" fromId="332" toId="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="334" from="br_ln20" to="empty" fromId="29" toId="30">
</dataflow>
<dataflow id="335" from="empty_87" to="empty" fromId="34" toId="30">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4613_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="336" from="br_ln0" to="empty" fromId="57" toId="30">
<BackEdge/>
</dataflow>
<dataflow id="338" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="337" toId="31">
</dataflow>
<dataflow id="340" from="StgValue_339" to="specpipeline_ln0" fromId="339" toId="31">
</dataflow>
<dataflow id="342" from="StgValue_341" to="specpipeline_ln0" fromId="341" toId="31">
</dataflow>
<dataflow id="343" from="StgValue_341" to="specpipeline_ln0" fromId="341" toId="31">
</dataflow>
<dataflow id="344" from="StgValue_239" to="specpipeline_ln0" fromId="239" toId="31">
</dataflow>
<dataflow id="345" from="p_str" to="specpipeline_ln0" fromId="279" toId="31">
</dataflow>
<dataflow id="346" from="empty" to="exitcond4613_i_i" fromId="30" toId="32">
</dataflow>
<dataflow id="348" from="StgValue_347" to="exitcond4613_i_i" fromId="347" toId="32">
</dataflow>
<dataflow id="350" from="_ssdm_op_SpecLoopTripCount" to="empty_86" fromId="349" toId="33">
</dataflow>
<dataflow id="352" from="StgValue_351" to="empty_86" fromId="351" toId="33">
</dataflow>
<dataflow id="353" from="StgValue_351" to="empty_86" fromId="351" toId="33">
</dataflow>
<dataflow id="354" from="StgValue_351" to="empty_86" fromId="351" toId="33">
</dataflow>
<dataflow id="355" from="empty" to="empty_87" fromId="30" toId="34">
</dataflow>
<dataflow id="357" from="StgValue_356" to="empty_87" fromId="356" toId="34">
</dataflow>
<dataflow id="358" from="exitcond4613_i_i" to="br_ln0" fromId="32" toId="35">
</dataflow>
<dataflow id="359" from="empty" to="empty_88" fromId="30" toId="36">
</dataflow>
<dataflow id="361" from="_ssdm_op_PartSelect.i2.i11.i32.i32" to="tmp_s" fromId="360" toId="37">
</dataflow>
<dataflow id="362" from="empty" to="tmp_s" fromId="30" toId="37">
</dataflow>
<dataflow id="364" from="StgValue_363" to="tmp_s" fromId="363" toId="37">
</dataflow>
<dataflow id="366" from="StgValue_365" to="tmp_s" fromId="365" toId="37">
</dataflow>
<dataflow id="368" from="_ssdm_op_BitConcatenate.i5.i2.i3" to="tmp_1" fromId="367" toId="38">
</dataflow>
<dataflow id="369" from="tmp_s" to="tmp_1" fromId="37" toId="38">
</dataflow>
<dataflow id="371" from="StgValue_370" to="tmp_1" fromId="370" toId="38">
</dataflow>
<dataflow id="372" from="tmp_1" to="empty_89" fromId="38" toId="39">
</dataflow>
<dataflow id="374" from="StgValue_373" to="empty_89" fromId="373" toId="39">
</dataflow>
<dataflow id="375" from="tmp_1" to="empty_90" fromId="38" toId="40">
</dataflow>
<dataflow id="376" from="empty_89" to="empty_90" fromId="39" toId="40">
</dataflow>
<dataflow id="377" from="empty_90" to="empty_91" fromId="40" toId="41">
</dataflow>
<dataflow id="378" from="tmp_1" to="empty_91" fromId="38" toId="41">
</dataflow>
<dataflow id="379" from="empty_89" to="empty_91" fromId="39" toId="41">
</dataflow>
<dataflow id="381" from="StgValue_380" to="empty_93" fromId="380" toId="42">
</dataflow>
<dataflow id="382" from="empty_91" to="empty_93" fromId="41" toId="42">
</dataflow>
<dataflow id="383" from="empty_88" to="p_cast102_i_i" fromId="36" toId="43">
</dataflow>
<dataflow id="384" from="line_buf" to="line_buf_addr" fromId="22" toId="44">
</dataflow>
<dataflow id="386" from="StgValue_385" to="line_buf_addr" fromId="385" toId="44">
</dataflow>
<dataflow id="387" from="p_cast102_i_i" to="line_buf_addr" fromId="43" toId="44">
</dataflow>
<dataflow id="388" from="empty_90" to="empty_92" fromId="40" toId="45">
</dataflow>
<dataflow id="389" from="empty_89" to="empty_92" fromId="39" toId="45">
</dataflow>
<dataflow id="390" from="tmp_1" to="empty_92" fromId="38" toId="45">
</dataflow>
<dataflow id="391" from="empty_92" to="empty_94" fromId="45" toId="46">
</dataflow>
<dataflow id="392" from="empty_93" to="empty_95" fromId="42" toId="47">
</dataflow>
<dataflow id="393" from="empty_90" to="empty_96" fromId="40" toId="48">
</dataflow>
<dataflow id="395" from="StgValue_394" to="empty_96" fromId="394" toId="48">
</dataflow>
<dataflow id="396" from="StgValue_394" to="empty_96" fromId="394" toId="48">
</dataflow>
<dataflow id="398" from="StgValue_397" to="empty_97" fromId="397" toId="49">
</dataflow>
<dataflow id="399" from="empty_94" to="empty_97" fromId="46" toId="49">
</dataflow>
<dataflow id="400" from="StgValue_397" to="empty_98" fromId="397" toId="50">
</dataflow>
<dataflow id="401" from="empty_95" to="empty_98" fromId="47" toId="50">
</dataflow>
<dataflow id="402" from="empty_97" to="p_demorgan" fromId="49" toId="51">
</dataflow>
<dataflow id="403" from="empty_98" to="p_demorgan" fromId="50" toId="51">
</dataflow>
<dataflow id="404" from="empty_96" to="empty_99" fromId="48" toId="52">
</dataflow>
<dataflow id="405" from="p_demorgan" to="empty_99" fromId="51" toId="52">
</dataflow>
<dataflow id="407" from="_ssdm_op_SpecBRAMWithByteEnable" to="specbramwithbyteenable_ln0" fromId="406" toId="53">
</dataflow>
<dataflow id="408" from="line_buf" to="specbramwithbyteenable_ln0" fromId="22" toId="53">
</dataflow>
<dataflow id="409" from="tmp_s" to="empty_100" fromId="37" toId="54">
</dataflow>
<dataflow id="411" from="StgValue_410" to="mask" fromId="410" toId="55">
</dataflow>
<dataflow id="412" from="empty_100" to="mask" fromId="54" toId="55">
</dataflow>
<dataflow id="414" from="_ssdm_op_Write.bram.i24" to="store_ln0" fromId="413" toId="56">
</dataflow>
<dataflow id="415" from="line_buf_addr" to="store_ln0" fromId="44" toId="56">
</dataflow>
<dataflow id="416" from="empty_99" to="store_ln0" fromId="52" toId="56">
</dataflow>
<dataflow id="417" from="mask" to="store_ln0" fromId="55" toId="56">
</dataflow>
<dataflow id="418" from="StgValue_341" to="window_buf_0_1_0_i_i" fromId="341" toId="58">
</dataflow>
<dataflow id="419" from="StgValue_341" to="window_buf_0_2_0_i_i" fromId="341" toId="59">
</dataflow>
<dataflow id="420" from="StgValue_341" to="window_buf_1_1_0_i_i" fromId="341" toId="60">
</dataflow>
<dataflow id="421" from="StgValue_341" to="window_buf_1_2_0_i_i" fromId="341" toId="61">
</dataflow>
<dataflow id="422" from="StgValue_341" to="window_buf_2_1_0_i_i" fromId="341" toId="62">
</dataflow>
<dataflow id="423" from="StgValue_341" to="window_buf_2_2_0_i_i" fromId="341" toId="63">
</dataflow>
<dataflow id="424" from="empty_103" to="empty_101" fromId="77" toId="65">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="425" from="br_ln0" to="empty_101" fromId="101" toId="65">
<BackEdge/>
</dataflow>
<dataflow id="427" from="StgValue_426" to="empty_101" fromId="426" toId="65">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="428" from="br_ln0" to="empty_101" fromId="64" toId="65">
</dataflow>
<dataflow id="429" from="next_mul" to="phi_mul" fromId="79" toId="66">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="430" from="br_ln0" to="phi_mul" fromId="101" toId="66">
<BackEdge/>
</dataflow>
<dataflow id="432" from="StgValue_431" to="phi_mul" fromId="431" toId="66">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="433" from="br_ln0" to="phi_mul" fromId="64" toId="66">
</dataflow>
<dataflow id="434" from="idx_urem" to="phi_urem" fromId="100" toId="67">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4512_i_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="435" from="br_ln0" to="phi_urem" fromId="101" toId="67">
<BackEdge/>
</dataflow>
<dataflow id="436" from="StgValue_426" to="phi_urem" fromId="426" toId="67">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="437" from="br_ln0" to="phi_urem" fromId="64" toId="67">
</dataflow>
<dataflow id="438" from="window_buf_0_1_0_i_i" to="window_buf_0_1_0_i_i_load" fromId="58" toId="68">
</dataflow>
<dataflow id="439" from="window_buf_0_2_0_i_i" to="window_buf_0_2_0_i_i_load" fromId="59" toId="69">
</dataflow>
<dataflow id="440" from="window_buf_1_1_0_i_i" to="window_buf_1_1_0_i_i_load" fromId="60" toId="70">
</dataflow>
<dataflow id="441" from="window_buf_1_2_0_i_i" to="window_buf_1_2_0_i_i_load" fromId="61" toId="71">
</dataflow>
<dataflow id="442" from="window_buf_2_1_0_i_i" to="window_buf_2_1_0_i_i_load" fromId="62" toId="72">
</dataflow>
<dataflow id="443" from="window_buf_2_2_0_i_i" to="window_buf_2_2_0_i_i_load" fromId="63" toId="73">
</dataflow>
<dataflow id="444" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="337" toId="74">
</dataflow>
<dataflow id="445" from="StgValue_339" to="specpipeline_ln0" fromId="339" toId="74">
</dataflow>
<dataflow id="446" from="StgValue_341" to="specpipeline_ln0" fromId="341" toId="74">
</dataflow>
<dataflow id="447" from="StgValue_341" to="specpipeline_ln0" fromId="341" toId="74">
</dataflow>
<dataflow id="448" from="StgValue_239" to="specpipeline_ln0" fromId="239" toId="74">
</dataflow>
<dataflow id="449" from="p_str" to="specpipeline_ln0" fromId="279" toId="74">
</dataflow>
<dataflow id="450" from="empty_101" to="exitcond4512_i_i" fromId="65" toId="75">
</dataflow>
<dataflow id="452" from="StgValue_451" to="exitcond4512_i_i" fromId="451" toId="75">
</dataflow>
<dataflow id="453" from="_ssdm_op_SpecLoopTripCount" to="empty_102" fromId="349" toId="76">
</dataflow>
<dataflow id="455" from="StgValue_454" to="empty_102" fromId="454" toId="76">
</dataflow>
<dataflow id="456" from="StgValue_454" to="empty_102" fromId="454" toId="76">
</dataflow>
<dataflow id="457" from="StgValue_454" to="empty_102" fromId="454" toId="76">
</dataflow>
<dataflow id="458" from="empty_101" to="empty_103" fromId="65" toId="77">
</dataflow>
<dataflow id="460" from="StgValue_459" to="empty_103" fromId="459" toId="77">
</dataflow>
<dataflow id="461" from="exitcond4512_i_i" to="br_ln0" fromId="75" toId="78">
</dataflow>
<dataflow id="463" from="StgValue_462" to="next_mul" fromId="462" toId="79">
</dataflow>
<dataflow id="464" from="phi_mul" to="next_mul" fromId="66" toId="79">
</dataflow>
<dataflow id="466" from="_ssdm_op_PartSelect.i2.i8.i32.i32" to="p_t_i_i" fromId="465" toId="80">
</dataflow>
<dataflow id="467" from="phi_mul" to="p_t_i_i" fromId="66" toId="80">
</dataflow>
<dataflow id="469" from="StgValue_468" to="p_t_i_i" fromId="468" toId="80">
</dataflow>
<dataflow id="471" from="StgValue_470" to="p_t_i_i" fromId="470" toId="80">
</dataflow>
<dataflow id="472" from="phi_urem" to="empty_104" fromId="67" toId="81">
</dataflow>
<dataflow id="473" from="p_t_i_i" to="switch_ln0" fromId="80" toId="82">
</dataflow>
<dataflow id="475" from="StgValue_474" to="switch_ln0" fromId="474" toId="82">
</dataflow>
<dataflow id="477" from="StgValue_476" to="switch_ln0" fromId="476" toId="82">
</dataflow>
<dataflow id="478" from="empty_104" to="switch_ln0" fromId="81" toId="83">
</dataflow>
<dataflow id="479" from="StgValue_474" to="switch_ln0" fromId="474" toId="83">
</dataflow>
<dataflow id="480" from="StgValue_476" to="switch_ln0" fromId="476" toId="83">
</dataflow>
<dataflow id="481" from="StgValue_431" to="store_ln0" fromId="431" toId="84">
</dataflow>
<dataflow id="482" from="window_buf_1_1_0_i_i" to="store_ln0" fromId="60" toId="84">
</dataflow>
<dataflow id="483" from="StgValue_431" to="store_ln0" fromId="431" toId="86">
</dataflow>
<dataflow id="484" from="window_buf_1_2_0_i_i" to="store_ln0" fromId="61" toId="86">
</dataflow>
<dataflow id="485" from="empty_104" to="switch_ln0" fromId="81" toId="88">
</dataflow>
<dataflow id="486" from="StgValue_474" to="switch_ln0" fromId="474" toId="88">
</dataflow>
<dataflow id="487" from="StgValue_476" to="switch_ln0" fromId="476" toId="88">
</dataflow>
<dataflow id="488" from="StgValue_431" to="store_ln0" fromId="431" toId="89">
</dataflow>
<dataflow id="489" from="window_buf_0_1_0_i_i" to="store_ln0" fromId="58" toId="89">
</dataflow>
<dataflow id="490" from="StgValue_431" to="store_ln0" fromId="431" toId="91">
</dataflow>
<dataflow id="491" from="window_buf_0_2_0_i_i" to="store_ln0" fromId="59" toId="91">
</dataflow>
<dataflow id="492" from="empty_104" to="switch_ln0" fromId="81" toId="93">
</dataflow>
<dataflow id="493" from="StgValue_474" to="switch_ln0" fromId="474" toId="93">
</dataflow>
<dataflow id="494" from="StgValue_476" to="switch_ln0" fromId="476" toId="93">
</dataflow>
<dataflow id="495" from="StgValue_431" to="store_ln0" fromId="431" toId="94">
</dataflow>
<dataflow id="496" from="window_buf_2_1_0_i_i" to="store_ln0" fromId="62" toId="94">
</dataflow>
<dataflow id="497" from="StgValue_431" to="store_ln0" fromId="431" toId="96">
</dataflow>
<dataflow id="498" from="window_buf_2_2_0_i_i" to="store_ln0" fromId="63" toId="96">
</dataflow>
<dataflow id="499" from="phi_urem" to="next_urem" fromId="67" toId="98">
</dataflow>
<dataflow id="500" from="StgValue_459" to="next_urem" fromId="459" toId="98">
</dataflow>
<dataflow id="501" from="next_urem" to="empty_105" fromId="98" toId="99">
</dataflow>
<dataflow id="503" from="StgValue_502" to="empty_105" fromId="502" toId="99">
</dataflow>
<dataflow id="504" from="empty_105" to="idx_urem" fromId="99" toId="100">
</dataflow>
<dataflow id="505" from="next_urem" to="idx_urem" fromId="98" toId="100">
</dataflow>
<dataflow id="506" from="StgValue_426" to="idx_urem" fromId="426" toId="100">
</dataflow>
<dataflow id="507" from="gmem0" to="gmem0_addr" fromId="222" toId="102">
</dataflow>
<dataflow id="508" from="data_read" to="gmem0_addr" fromId="21" toId="102">
</dataflow>
<dataflow id="510" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="103">
</dataflow>
<dataflow id="511" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="103">
</dataflow>
<dataflow id="513" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="103">
</dataflow>
<dataflow id="514" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="104">
</dataflow>
<dataflow id="515" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="104">
</dataflow>
<dataflow id="516" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="104">
</dataflow>
<dataflow id="517" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="105">
</dataflow>
<dataflow id="518" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="105">
</dataflow>
<dataflow id="519" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="105">
</dataflow>
<dataflow id="520" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="106">
</dataflow>
<dataflow id="521" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="106">
</dataflow>
<dataflow id="522" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="106">
</dataflow>
<dataflow id="523" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="107">
</dataflow>
<dataflow id="524" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="107">
</dataflow>
<dataflow id="525" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="107">
</dataflow>
<dataflow id="526" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="108">
</dataflow>
<dataflow id="527" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="108">
</dataflow>
<dataflow id="528" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="108">
</dataflow>
<dataflow id="529" from="_ssdm_op_ReadReq.m_axi.i8P" to="gmem0_addr_1_rd_req" fromId="509" toId="109">
</dataflow>
<dataflow id="530" from="gmem0_addr" to="gmem0_addr_1_rd_req" fromId="102" toId="109">
</dataflow>
<dataflow id="531" from="StgValue_512" to="gmem0_addr_1_rd_req" fromId="512" toId="109">
</dataflow>
<dataflow id="533" from="StgValue_532" to="indvar_flatten" fromId="532" toId="111">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="534" from="br_ln31" to="indvar_flatten" fromId="110" toId="111">
</dataflow>
<dataflow id="535" from="add_ln31" to="indvar_flatten" fromId="114" toId="111">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="536" from="br_ln0" to="indvar_flatten" fromId="178" toId="111">
<BackEdge/>
</dataflow>
<dataflow id="538" from="StgValue_537" to="xi" fromId="537" toId="112">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="539" from="br_ln31" to="xi" fromId="110" toId="112">
</dataflow>
<dataflow id="540" from="add_ln32" to="xi" fromId="118" toId="112">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="541" from="br_ln0" to="xi" fromId="178" toId="112">
<BackEdge/>
</dataflow>
<dataflow id="542" from="indvar_flatten" to="icmp_ln31" fromId="111" toId="113">
</dataflow>
<dataflow id="544" from="StgValue_543" to="icmp_ln31" fromId="543" toId="113">
</dataflow>
<dataflow id="545" from="indvar_flatten" to="add_ln31" fromId="111" toId="114">
</dataflow>
<dataflow id="547" from="StgValue_546" to="add_ln31" fromId="546" toId="114">
</dataflow>
<dataflow id="548" from="icmp_ln31" to="br_ln31" fromId="113" toId="115">
</dataflow>
<dataflow id="549" from="xi" to="icmp_ln32" fromId="112" toId="116">
</dataflow>
<dataflow id="551" from="StgValue_550" to="icmp_ln32" fromId="550" toId="116">
</dataflow>
<dataflow id="552" from="icmp_ln32" to="select_ln31" fromId="116" toId="117">
</dataflow>
<dataflow id="553" from="StgValue_537" to="select_ln31" fromId="537" toId="117">
</dataflow>
<dataflow id="554" from="xi" to="select_ln31" fromId="112" toId="117">
</dataflow>
<dataflow id="556" from="StgValue_555" to="add_ln32" fromId="555" toId="118">
</dataflow>
<dataflow id="557" from="select_ln31" to="add_ln32" fromId="117" toId="118">
</dataflow>
<dataflow id="558" from="select_ln31" to="zext_ln32" fromId="117" toId="119">
</dataflow>
<dataflow id="559" from="line_buf" to="line_buf_addr_4" fromId="22" toId="120">
</dataflow>
<dataflow id="560" from="StgValue_385" to="line_buf_addr_4" fromId="385" toId="120">
</dataflow>
<dataflow id="561" from="zext_ln32" to="line_buf_addr_4" fromId="119" toId="120">
</dataflow>
<dataflow id="562" from="line_buf_addr_4" to="line_buf_load" fromId="120" toId="121">
</dataflow>
<dataflow id="563" from="window_buf_1_2_0_i_i_load" to="window_buf_1_1" fromId="71" toId="122">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="564" from="br_ln31" to="window_buf_1_1" fromId="110" toId="122">
</dataflow>
<dataflow id="565" from="window_buf_1_2" to="window_buf_1_1" fromId="126" toId="122">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="566" from="br_ln0" to="window_buf_1_1" fromId="178" toId="122">
<BackEdge/>
</dataflow>
<dataflow id="567" from="window_buf_1_1_0_i_i_load" to="window_buf_1_1_3_i_i" fromId="70" toId="123">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="568" from="br_ln31" to="window_buf_1_1_3_i_i" fromId="110" toId="123">
</dataflow>
<dataflow id="569" from="window_buf_1_1" to="window_buf_1_1_3_i_i" fromId="122" toId="123">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="570" from="br_ln0" to="window_buf_1_1_3_i_i" fromId="178" toId="123">
<BackEdge/>
</dataflow>
<dataflow id="571" from="line_buf_addr_4" to="line_buf_load" fromId="120" toId="124">
</dataflow>
<dataflow id="573" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="window_buf_0_2" fromId="572" toId="125">
</dataflow>
<dataflow id="574" from="line_buf_load" to="window_buf_0_2" fromId="124" toId="125">
</dataflow>
<dataflow id="576" from="StgValue_575" to="window_buf_0_2" fromId="575" toId="125">
</dataflow>
<dataflow id="578" from="StgValue_577" to="window_buf_0_2" fromId="577" toId="125">
</dataflow>
<dataflow id="579" from="_ssdm_op_PartSelect.i8.i24.i32.i32" to="window_buf_1_2" fromId="572" toId="126">
</dataflow>
<dataflow id="580" from="line_buf_load" to="window_buf_1_2" fromId="124" toId="126">
</dataflow>
<dataflow id="581" from="StgValue_249" to="window_buf_1_2" fromId="249" toId="126">
</dataflow>
<dataflow id="583" from="StgValue_582" to="window_buf_1_2" fromId="582" toId="126">
</dataflow>
<dataflow id="585" from="_ssdm_op_Read.m_axi.i8P" to="window_buf_2_2" fromId="584" toId="127">
</dataflow>
<dataflow id="586" from="gmem0_addr" to="window_buf_2_2" fromId="102" toId="127">
</dataflow>
<dataflow id="588" from="_ssdm_op_PartSelect.i16.i24.i32.i32" to="tmp" fromId="587" toId="128">
</dataflow>
<dataflow id="589" from="line_buf_load" to="tmp" fromId="124" toId="128">
</dataflow>
<dataflow id="590" from="StgValue_575" to="tmp" fromId="575" toId="128">
</dataflow>
<dataflow id="591" from="StgValue_582" to="tmp" fromId="582" toId="128">
</dataflow>
<dataflow id="593" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_1" fromId="592" toId="129">
</dataflow>
<dataflow id="594" from="window_buf_1_1_3_i_i" to="shl_ln62_1" fromId="123" toId="129">
</dataflow>
<dataflow id="596" from="StgValue_595" to="shl_ln62_1" fromId="595" toId="129">
</dataflow>
<dataflow id="597" from="window_buf_2_2_0_i_i_load" to="window_buf_2_1" fromId="73" toId="130">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="598" from="br_ln31" to="window_buf_2_1" fromId="110" toId="130">
</dataflow>
<dataflow id="599" from="window_buf_2_2" to="window_buf_2_1" fromId="127" toId="130">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="600" from="br_ln0" to="window_buf_2_1" fromId="178" toId="130">
<BackEdge/>
</dataflow>
<dataflow id="601" from="window_buf_2_1_0_i_i_load" to="window_buf_2_1_3_i_i" fromId="72" toId="131">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="602" from="br_ln31" to="window_buf_2_1_3_i_i" fromId="110" toId="131">
</dataflow>
<dataflow id="603" from="window_buf_2_1" to="window_buf_2_1_3_i_i" fromId="130" toId="131">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="604" from="br_ln0" to="window_buf_2_1_3_i_i" fromId="178" toId="131">
<BackEdge/>
</dataflow>
<dataflow id="605" from="window_buf_0_2_0_i_i_load" to="window_buf_0_1" fromId="69" toId="132">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="606" from="br_ln31" to="window_buf_0_1" fromId="110" toId="132">
</dataflow>
<dataflow id="607" from="window_buf_0_2" to="window_buf_0_1" fromId="125" toId="132">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="608" from="br_ln0" to="window_buf_0_1" fromId="178" toId="132">
<BackEdge/>
</dataflow>
<dataflow id="609" from="window_buf_0_1_0_i_i_load" to="window_buf_0_1_3_i_i" fromId="68" toId="133">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="610" from="br_ln31" to="window_buf_0_1_3_i_i" fromId="110" toId="133">
</dataflow>
<dataflow id="611" from="window_buf_0_1" to="window_buf_0_1_3_i_i" fromId="132" toId="133">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="612" from="br_ln0" to="window_buf_0_1_3_i_i" fromId="178" toId="133">
<BackEdge/>
</dataflow>
<dataflow id="614" from="_ssdm_op_BitConcatenate.i24.i8.i16" to="tmp_29_i_i" fromId="613" toId="134">
</dataflow>
<dataflow id="615" from="window_buf_2_2" to="tmp_29_i_i" fromId="127" toId="134">
</dataflow>
<dataflow id="616" from="tmp" to="tmp_29_i_i" fromId="128" toId="134">
</dataflow>
<dataflow id="617" from="_ssdm_op_Write.bram.i24" to="store_ln44" fromId="413" toId="135">
</dataflow>
<dataflow id="618" from="line_buf_addr_4" to="store_ln44" fromId="120" toId="135">
</dataflow>
<dataflow id="619" from="tmp_29_i_i" to="store_ln44" fromId="134" toId="135">
</dataflow>
<dataflow id="621" from="StgValue_620" to="store_ln44" fromId="620" toId="135">
</dataflow>
<dataflow id="622" from="window_buf_0_1_3_i_i" to="zext_ln62" fromId="133" toId="136">
</dataflow>
<dataflow id="623" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln" fromId="592" toId="137">
</dataflow>
<dataflow id="624" from="window_buf_0_1" to="shl_ln" fromId="132" toId="137">
</dataflow>
<dataflow id="625" from="StgValue_595" to="shl_ln" fromId="595" toId="137">
</dataflow>
<dataflow id="626" from="shl_ln" to="zext_ln62_1" fromId="137" toId="138">
</dataflow>
<dataflow id="627" from="window_buf_0_2" to="zext_ln62_2" fromId="125" toId="139">
</dataflow>
<dataflow id="628" from="zext_ln62" to="add_ln62" fromId="136" toId="140">
</dataflow>
<dataflow id="629" from="zext_ln62_2" to="add_ln62" fromId="139" toId="140">
</dataflow>
<dataflow id="630" from="add_ln62" to="zext_ln62_3" fromId="140" toId="141">
</dataflow>
<dataflow id="631" from="zext_ln62_3" to="add_ln62_1" fromId="141" toId="142">
</dataflow>
<dataflow id="632" from="zext_ln62_1" to="add_ln62_1" fromId="138" toId="142">
</dataflow>
<dataflow id="634" from="_ssdm_op_BitConcatenate.i10.i8.i2" to="shl_ln62_2" fromId="633" toId="143">
</dataflow>
<dataflow id="635" from="window_buf_1_1" to="shl_ln62_2" fromId="122" toId="143">
</dataflow>
<dataflow id="636" from="StgValue_474" to="shl_ln62_2" fromId="474" toId="143">
</dataflow>
<dataflow id="637" from="window_buf_2_1_3_i_i" to="zext_ln62_9" fromId="131" toId="144">
</dataflow>
<dataflow id="638" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_4" fromId="592" toId="145">
</dataflow>
<dataflow id="639" from="window_buf_2_1" to="shl_ln62_4" fromId="130" toId="145">
</dataflow>
<dataflow id="640" from="StgValue_595" to="shl_ln62_4" fromId="595" toId="145">
</dataflow>
<dataflow id="641" from="shl_ln62_4" to="zext_ln62_10" fromId="145" toId="146">
</dataflow>
<dataflow id="642" from="window_buf_2_2" to="zext_ln62_11" fromId="127" toId="147">
</dataflow>
<dataflow id="643" from="zext_ln62_9" to="add_ln62_5" fromId="144" toId="148">
</dataflow>
<dataflow id="644" from="zext_ln62_11" to="add_ln62_5" fromId="147" toId="148">
</dataflow>
<dataflow id="645" from="add_ln62_5" to="zext_ln62_13" fromId="148" toId="149">
</dataflow>
<dataflow id="646" from="zext_ln62_13" to="add_ln62_6" fromId="149" toId="150">
</dataflow>
<dataflow id="647" from="zext_ln62_10" to="add_ln62_6" fromId="146" toId="150">
</dataflow>
<dataflow id="648" from="StgValue_537" to="yi" fromId="537" toId="151">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="649" from="br_ln31" to="yi" fromId="110" toId="151">
</dataflow>
<dataflow id="650" from="select_ln31_1" to="yi" fromId="153" toId="151">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln31" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="651" from="br_ln0" to="yi" fromId="178" toId="151">
<BackEdge/>
</dataflow>
<dataflow id="652" from="StgValue_555" to="add_ln31_1" fromId="555" toId="152">
</dataflow>
<dataflow id="653" from="yi" to="add_ln31_1" fromId="151" toId="152">
</dataflow>
<dataflow id="654" from="icmp_ln32" to="select_ln31_1" fromId="116" toId="153">
</dataflow>
<dataflow id="655" from="add_ln31_1" to="select_ln31_1" fromId="152" toId="153">
</dataflow>
<dataflow id="656" from="yi" to="select_ln31_1" fromId="151" toId="153">
</dataflow>
<dataflow id="657" from="select_ln31_1" to="trunc_ln31" fromId="153" toId="154">
</dataflow>
<dataflow id="659" from="_ssdm_op_BitConcatenate.i18.i9.i9" to="p_mid2" fromId="658" toId="155">
</dataflow>
<dataflow id="660" from="trunc_ln31" to="p_mid2" fromId="154" toId="155">
</dataflow>
<dataflow id="662" from="StgValue_661" to="p_mid2" fromId="661" toId="155">
</dataflow>
<dataflow id="663" from="select_ln31" to="zext_ln32_1" fromId="117" toId="156">
</dataflow>
<dataflow id="664" from="p_mid2" to="add_ln44" fromId="155" toId="157">
</dataflow>
<dataflow id="665" from="zext_ln32_1" to="add_ln44" fromId="156" toId="157">
</dataflow>
<dataflow id="666" from="add_ln62_1" to="zext_ln62_4" fromId="142" toId="158">
</dataflow>
<dataflow id="667" from="shl_ln62_1" to="zext_ln62_5" fromId="129" toId="159">
</dataflow>
<dataflow id="668" from="zext_ln62_4" to="add_ln62_2" fromId="158" toId="160">
</dataflow>
<dataflow id="669" from="zext_ln62_5" to="add_ln62_2" fromId="159" toId="160">
</dataflow>
<dataflow id="670" from="add_ln62_2" to="zext_ln62_6" fromId="160" toId="161">
</dataflow>
<dataflow id="671" from="shl_ln62_2" to="zext_ln62_7" fromId="143" toId="162">
</dataflow>
<dataflow id="672" from="_ssdm_op_BitConcatenate.i9.i8.i1" to="shl_ln62_3" fromId="592" toId="163">
</dataflow>
<dataflow id="673" from="window_buf_1_2" to="shl_ln62_3" fromId="126" toId="163">
</dataflow>
<dataflow id="674" from="StgValue_595" to="shl_ln62_3" fromId="595" toId="163">
</dataflow>
<dataflow id="675" from="shl_ln62_3" to="zext_ln62_8" fromId="163" toId="164">
</dataflow>
<dataflow id="676" from="zext_ln62_7" to="add_ln62_3" fromId="162" toId="165">
</dataflow>
<dataflow id="677" from="zext_ln62_8" to="add_ln62_3" fromId="164" toId="165">
</dataflow>
<dataflow id="678" from="add_ln62_3" to="zext_ln62_12" fromId="165" toId="166">
</dataflow>
<dataflow id="679" from="zext_ln62_12" to="add_ln62_4" fromId="166" toId="167">
</dataflow>
<dataflow id="680" from="zext_ln62_6" to="add_ln62_4" fromId="161" toId="167">
</dataflow>
<dataflow id="681" from="add_ln62_6" to="zext_ln62_14" fromId="150" toId="168">
</dataflow>
<dataflow id="682" from="zext_ln62_14" to="add_ln62_7" fromId="168" toId="169">
</dataflow>
<dataflow id="683" from="add_ln62_4" to="add_ln62_7" fromId="167" toId="169">
</dataflow>
<dataflow id="685" from="_ssdm_op_PartSelect.i8.i12.i32.i32" to="trunc_ln" fromId="684" toId="170">
</dataflow>
<dataflow id="686" from="add_ln62_7" to="trunc_ln" fromId="169" toId="170">
</dataflow>
<dataflow id="688" from="StgValue_687" to="trunc_ln" fromId="687" toId="170">
</dataflow>
<dataflow id="690" from="StgValue_689" to="trunc_ln" fromId="689" toId="170">
</dataflow>
<dataflow id="692" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="691" toId="171">
</dataflow>
<dataflow id="694" from="VITIS_LOOP_31_1_VITIS_LOOP_32_2_str" to="specloopname_ln0" fromId="693" toId="171">
</dataflow>
<dataflow id="695" from="_ssdm_op_SpecLoopTripCount" to="empty_106" fromId="349" toId="172">
</dataflow>
<dataflow id="697" from="StgValue_696" to="empty_106" fromId="696" toId="172">
</dataflow>
<dataflow id="698" from="StgValue_696" to="empty_106" fromId="696" toId="172">
</dataflow>
<dataflow id="699" from="StgValue_696" to="empty_106" fromId="696" toId="172">
</dataflow>
<dataflow id="700" from="_ssdm_op_SpecPipeline" to="specpipeline_ln32" fromId="337" toId="173">
</dataflow>
<dataflow id="701" from="StgValue_341" to="specpipeline_ln32" fromId="341" toId="173">
</dataflow>
<dataflow id="702" from="StgValue_341" to="specpipeline_ln32" fromId="341" toId="173">
</dataflow>
<dataflow id="703" from="StgValue_239" to="specpipeline_ln32" fromId="239" toId="173">
</dataflow>
<dataflow id="704" from="StgValue_239" to="specpipeline_ln32" fromId="239" toId="173">
</dataflow>
<dataflow id="705" from="empty_8" to="specpipeline_ln32" fromId="242" toId="173">
</dataflow>
<dataflow id="706" from="_ssdm_op_SpecLoopName" to="specloopname_ln32" fromId="691" toId="174">
</dataflow>
<dataflow id="708" from="empty_10" to="specloopname_ln32" fromId="707" toId="174">
</dataflow>
<dataflow id="709" from="add_ln44" to="zext_ln44" fromId="157" toId="175">
</dataflow>
<dataflow id="710" from="out_r" to="out_addr" fromId="224" toId="176">
</dataflow>
<dataflow id="711" from="StgValue_385" to="out_addr" fromId="385" toId="176">
</dataflow>
<dataflow id="712" from="zext_ln44" to="out_addr" fromId="175" toId="176">
</dataflow>
<dataflow id="713" from="trunc_ln" to="store_ln70" fromId="170" toId="177">
</dataflow>
<dataflow id="714" from="out_addr" to="store_ln70" fromId="176" toId="177">
</dataflow>
<dataflow id="715" from="exitcond4613_i_i" to="StgValue_2" fromId="32" toId="2">
</dataflow>
<dataflow id="716" from="exitcond4613_i_i" to="StgValue_3" fromId="32" toId="3">
</dataflow>
<dataflow id="717" from="exitcond4512_i_i" to="StgValue_5" fromId="75" toId="5">
</dataflow>
<dataflow id="718" from="p_t_i_i" to="StgValue_5" fromId="80" toId="5">
</dataflow>
<dataflow id="719" from="empty_104" to="StgValue_5" fromId="81" toId="5">
</dataflow>
<dataflow id="720" from="icmp_ln31" to="StgValue_13" fromId="113" toId="13">
</dataflow>
<dataflow id="721" from="icmp_ln31" to="StgValue_14" fromId="113" toId="14">
</dataflow>
<dataflow id="722" from="icmp_ln31" to="StgValue_15" fromId="113" toId="15">
</dataflow>
<dataflow id="723" from="icmp_ln31" to="StgValue_16" fromId="113" toId="16">
</dataflow>
<dataflow id="724" from="icmp_ln31" to="StgValue_17" fromId="113" toId="17">
</dataflow>
<dataflow id="725" from="icmp_ln32" to="StgValue_17" fromId="116" toId="17">
</dataflow>
<dataflow id="726" from="icmp_ln31" to="StgValue_18" fromId="113" toId="18">
</dataflow>
</dataflows>


</stg>
