--
-- VHDL Architecture my_project_lib.genericconstant.genericconstant
--
-- Created:
--          by - pjpat.UNKNOWN (DESKTOP-05C0T15)
--          at - 11:07:52 02/17/2017
--
-- using Mentor Graphics HDL Designer(TM) 2015.1b (Build 4)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;

ENTITY genericconstant IS
  GENERIC (width : POSITIVE := 8); -- Number of floating point number bits
  PORT (Zero : OUT std_logic_vector(width-1 DOWNTO 0));
END ENTITY genericconstant;

--
ARCHITECTURE genericconstant OF genericconstant IS
BEGIn
  zero <= std_logic_vector(to_unsigned(0, width)); 
END ARCHITECTURE genericconstant;

