#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Mon Jun 25 19:05:06 2018
# Process ID: 7556
# Current directory: C:/Users/admin/Desktop/MultiCycleCPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12700 C:\Users\admin\Desktop\MultiCycleCPU\MultiCycleCPU.xpr
# Log file: C:/Users/admin/Desktop/MultiCycleCPU/vivado.log
# Journal file: C:/Users/admin/Desktop/MultiCycleCPU\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Vivado/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 679.391 ; gain = 61.273
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 20-1788] Illegal access of HADGNode between graph update events.
ERROR: [filemgmt 56-23] Illegal GUI graph access between updates.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteRegSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteDataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
ERROR: [VRFC 10-91] outAddr is not declared [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
ERROR: [VRFC 10-1241] port PCJump is not defined [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:26]
ERROR: [VRFC 10-1040] module PCJump ignored due to previous errors [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 749.316 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '13' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:19 . Memory (MB): peak = 749.316 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteRegSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteDataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
ERROR: [VRFC 10-91] outAddr is not declared [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
ERROR: [VRFC 10-1241] port PCJump is not defined [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:26]
ERROR: [VRFC 10-1040] module PCJump ignored due to previous errors [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 755.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 755.492 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'cpu_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav'
"xvlog -m64 --relax -prj cpu_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/OutputFunction.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module OutputFunction
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/NextState.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module NextState
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/DFlipFlop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DFlipFlop
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteRegSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteRegSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/WriteDataSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module WriteDataSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/SignZeroExtend.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SignZeroExtend
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/RegisterFile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCSelector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCSelector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PCJump
ERROR: [VRFC 10-91] outAddr is not declared [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
ERROR: [VRFC 10-1241] port PCJump is not defined [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:26]
ERROR: [VRFC 10-1040] module PCJump ignored due to previous errors [C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.srcs/sources_1/new/PCJump.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/admin/Desktop/MultiCycleCPU/MultiCycleCPU.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 800.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
exit
INFO: [Common 17-206] Exiting Vivado at Mon Jun 25 20:37:38 2018...
