Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date             : Sat May 07 18:28:54 2016
| Host             : tjy_pc running 64-bit Service Pack 1  (build 7601)
| Command          : 
| Design           : system_wrapper
| Device           : xc7z020clg484-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.692  |
| Dynamic (W)              | 1.534  |
| Device Static (W)        | 0.158  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 65.5   |
| Junction Temperature (C) | 44.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |    <0.001 |     5548 |       --- |             --- |
|   LUT as Logic           |    <0.001 |     1865 |     53200 |            3.51 |
|   CARRY4                 |    <0.001 |      129 |     13300 |            0.97 |
|   Register               |    <0.001 |     2569 |    106400 |            2.41 |
|   LUT as Shift Register  |    <0.001 |      130 |     17400 |            0.75 |
|   Others                 |     0.000 |      340 |       --- |             --- |
|   LUT as Distributed RAM |     0.000 |        2 |     17400 |            0.01 |
|   F7/F8 Muxes            |     0.000 |       32 |     53200 |            0.06 |
| Signals                  |    <0.001 |     4136 |       --- |             --- |
| Block RAM                |    <0.001 |        3 |       140 |            2.14 |
| I/O                      |    <0.001 |       14 |       200 |            7.00 |
| PS7                      |     1.529 |        1 |       --- |             --- |
| Static Power             |     0.158 |          |           |                 |
| Total                    |     1.692 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.019 |       0.004 |      0.015 |
| Vccaux    |       1.800 |     0.021 |       0.000 |      0.021 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.748 |       0.717 |      0.030 |
| Vccpaux   |       1.800 |     0.061 |       0.051 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.003 |       0.002 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------+-----------------------------------------------------------+-----------------+
| Clock      | Domain                                                    | Constraint (ns) |
+------------+-----------------------------------------------------------+-----------------+
| clk_fpga_0 | system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0] |            40.0 |
+------------+-----------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------+-----------+
| Name                                                                           | Power (W) |
+--------------------------------------------------------------------------------+-----------+
| system_wrapper                                                                 |     1.534 |
|   system_i                                                                     |     1.533 |
|     axi_mem_intercon                                                           |    <0.001 |
|       s00_couplers                                                             |    <0.001 |
|         auto_pc                                                                |    <0.001 |
|           inst                                                                 |    <0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                       |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                              |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                        |    <0.001 |
|                   inst                                                         |    <0.001 |
|                     fifo_gen_inst                                              |    <0.001 |
|                       inst_fifo_gen                                            |    <0.001 |
|                         gconvfifo.rf                                           |    <0.001 |
|                           grf.rf                                               |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                           |    <0.001 |
|                               gr1.rfwft                                        |    <0.001 |
|                               grss.rsts                                        |    <0.001 |
|                               rpntr                                            |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                           |    <0.001 |
|                               gwss.wsts                                        |    <0.001 |
|                               wpntr                                            |    <0.001 |
|                             gntv_or_sync_fifo.mem                              |    <0.001 |
|                               gdm.dm                                           |    <0.001 |
|                                 RAM_reg_0_31_0_0                               |    <0.001 |
|                             rstblk                                             |    <0.001 |
|     axi_vdma_0                                                                 |     0.002 |
|       U0                                                                       |     0.002 |
|         AXI_LITE_REG_INTERFACE_I                                               |    <0.001 |
|           GEN_AXI_LITE_IF.AXI_LITE_IF_I                                        |    <0.001 |
|         GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                               |    <0.001 |
|           I_CMDSTS                                                             |    <0.001 |
|           I_SM                                                                 |    <0.001 |
|           I_STS_MNGR                                                           |    <0.001 |
|           VIDEO_GENLOCK_I                                                      |    <0.001 |
|             GENLOCK_FOR_SLAVE.GENLOCK_MUX_I                                    |     0.000 |
|           VIDEO_REG_I                                                          |    <0.001 |
|             GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I               |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                         |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                    |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO |    <0.001 |
|             fg_inst                                                            |    <0.001 |
|               inst_fifo_gen                                                    |    <0.001 |
|                 gconvfifo.rf                                                   |    <0.001 |
|                   grf.rf                                                       |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                   |    <0.001 |
|                       gr1.rfwft                                                |    <0.001 |
|                       grss.rsts                                                |    <0.001 |
|                         c1                                                     |    <0.001 |
|                         c2                                                     |    <0.001 |
|                       rpntr                                                    |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                   |    <0.001 |
|                       gwss.wsts                                                |    <0.001 |
|                         c0                                                     |    <0.001 |
|                         c1                                                     |    <0.001 |
|                       wpntr                                                    |    <0.001 |
|                     gntv_or_sync_fifo.mem                                      |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                 |    <0.001 |
|                         inst_blk_mem_gen                                       |    <0.001 |
|                           gnativebmg.native_blk_mem_gen                        |    <0.001 |
|                             valid.cstr                                         |    <0.001 |
|                               ramloop[0].ram.r                                 |    <0.001 |
|                                 prim_noinit.ram                                |    <0.001 |
|           GEN_LINEBUF_FLUSH_SOF.GEN_LINEBUFFER.I_MSTR_SKID                     |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                               |    <0.001 |
|           GEN_REG_DIRECT_MODE.REGDIRECT_I                                      |    <0.001 |
|           I_DMA_REGISTER                                                       |    <0.001 |
|           LITE_READ_MUX_I                                                      |     0.000 |
|         GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                           |    <0.001 |
|         GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                       |    <0.001 |
|         I_AXI_DMA_INTRPT                                                       |    <0.001 |
|         I_PRMRY_DATAMOVER                                                      |     0.001 |
|           GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                    |     0.001 |
|             GEN_INCLUDE_MM2S_SF.I_RD_SF                                        |    <0.001 |
|               I_DATA_FIFO                                                      |    <0.001 |
|                 BLK_MEM.I_SYNC_FIFOGEN_FIFO                                    |    <0.001 |
|                   FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                            |    <0.001 |
|                     inst_fifo_gen                                              |    <0.001 |
|                       gconvfifo.rf                                             |    <0.001 |
|                         grf.rf                                                 |    <0.001 |
|                           gntv_or_sync_fifo.gl0.rd                             |    <0.001 |
|                             gr1.rfwft                                          |    <0.001 |
|                             grss.gdc.dc                                        |    <0.001 |
|                               gsym_dc.dc                                       |    <0.001 |
|                             grss.rsts                                          |    <0.001 |
|                             rpntr                                              |    <0.001 |
|                           gntv_or_sync_fifo.gl0.wr                             |    <0.001 |
|                             gwss.wsts                                          |    <0.001 |
|                             wpntr                                              |    <0.001 |
|                           gntv_or_sync_fifo.mem                                |    <0.001 |
|                             gbm.gbmg.gbmgb.ngecc.bmg                           |    <0.001 |
|                               inst_blk_mem_gen                                 |    <0.001 |
|                                 gnativebmg.native_blk_mem_gen                  |    <0.001 |
|                                   valid.cstr                                   |    <0.001 |
|                                     ramloop[0].ram.r                           |    <0.001 |
|                                       prim_noinit.ram                          |    <0.001 |
|               OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                    |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_ADDR_CNTL                                                        |    <0.001 |
|               GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                   |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_CMD_STATUS                                                       |    <0.001 |
|               GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                               |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|               I_CMD_FIFO                                                       |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_MSTR_PCC                                                         |    <0.001 |
|             I_RD_DATA_CNTL                                                     |    <0.001 |
|               GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                              |    <0.001 |
|                 USE_SRL_FIFO.I_SYNC_FIFO                                       |    <0.001 |
|                   I_SRL_FIFO_RBU_F                                             |    <0.001 |
|                     CNTR_INCR_DECR_ADDN_F_I                                    |    <0.001 |
|                     DYNSHREG_F_I                                               |    <0.001 |
|             I_RD_STATUS_CNTLR                                                  |    <0.001 |
|             I_RESET                                                            |    <0.001 |
|         I_RST_MODULE                                                           |    <0.001 |
|           GEN_RESET_FOR_MM2S.RESET_I                                           |    <0.001 |
|     axis2vga_0                                                                 |    <0.001 |
|       inst                                                                     |    <0.001 |
|         video_output_buffer_u                                                  |    <0.001 |
|           U0                                                                   |    <0.001 |
|             inst_fifo_gen                                                      |    <0.001 |
|               gconvfifo.rf                                                     |    <0.001 |
|                 grf.rf                                                         |    <0.001 |
|                   gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                     grss.rsts                                                  |    <0.001 |
|                       c1                                                       |    <0.001 |
|                       c2                                                       |    <0.001 |
|                     rpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                     gwss.wsts                                                  |    <0.001 |
|                       c0                                                       |    <0.001 |
|                       c1                                                       |    <0.001 |
|                     wpntr                                                      |    <0.001 |
|                   gntv_or_sync_fifo.mem                                        |    <0.001 |
|                     gbm.gbmg.gbmga.ngecc.bmg                                   |    <0.001 |
|                       inst_blk_mem_gen                                         |    <0.001 |
|                         gnativebmg.native_blk_mem_gen                          |    <0.001 |
|                           valid.cstr                                           |    <0.001 |
|                             ramloop[0].ram.r                                   |    <0.001 |
|                               prim_noinit.ram                                  |    <0.001 |
|     miz702_vtc_0                                                               |    <0.001 |
|       inst                                                                     |    <0.001 |
|         miz702_vtc_v1_0_S00_AXI_inst                                           |    <0.001 |
|           vga_core_u                                                           |    <0.001 |
|     processing_system7_0                                                       |     1.529 |
|       inst                                                                     |     1.529 |
|         xlnx_axi_wrshim_unwrap_inst_gp0                                        |     0.000 |
|         xlnx_axi_wrshim_unwrap_inst_gp1                                        |     0.000 |
|     processing_system7_0_axi_periph                                            |     0.001 |
|       s00_couplers                                                             |     0.001 |
|         auto_pc                                                                |     0.001 |
|           inst                                                                 |     0.001 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                               |     0.001 |
|               RD.ar_channel_0                                                  |    <0.001 |
|                 ar_cmd_fsm_0                                                   |    <0.001 |
|                 cmd_translator_0                                               |    <0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               RD.r_channel_0                                                   |    <0.001 |
|                 rd_data_fifo_0                                                 |    <0.001 |
|                 transaction_fifo_0                                             |    <0.001 |
|               SI_REG                                                           |    <0.001 |
|                 ar_pipe                                                        |    <0.001 |
|                 aw_pipe                                                        |    <0.001 |
|                 b_pipe                                                         |    <0.001 |
|                 r_pipe                                                         |    <0.001 |
|               WR.aw_channel_0                                                  |    <0.001 |
|                 aw_cmd_fsm_0                                                   |    <0.001 |
|                 cmd_translator_0                                               |    <0.001 |
|                   incr_cmd_0                                                   |    <0.001 |
|                   wrap_cmd_0                                                   |    <0.001 |
|               WR.b_channel_0                                                   |    <0.001 |
|                 bid_fifo_0                                                     |    <0.001 |
|                 bresp_fifo_0                                                   |    <0.001 |
|       xbar                                                                     |    <0.001 |
|         inst                                                                   |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                             |    <0.001 |
|             addr_arbiter_inst                                                  |    <0.001 |
|             gen_decerr.decerr_slave_inst                                       |    <0.001 |
|             reg_slice_r                                                        |    <0.001 |
|             splitter_ar                                                        |    <0.001 |
|             splitter_aw                                                        |    <0.001 |
|     rst_processing_system7_0_25M                                               |    <0.001 |
|       U0                                                                       |    <0.001 |
|         EXT_LPF                                                                |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                            |    <0.001 |
|         SEQ                                                                    |    <0.001 |
|           SEQ_COUNTER                                                          |    <0.001 |
+--------------------------------------------------------------------------------+-----------+


