OpenROAD 7f00621cb612fd94e15b35790afe744c89d433a7 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   sha2_top
Die area:                 ( 0 0 ) ( 408720 419440 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     24142
Number of terminals:      72
Number of snets:          2
Number of nets:           7759

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 10000 instances.
  Complete 20000 instances.
[INFO DRT-0164] Number of unique instances = 240.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 10000 insts.
[INFO DRT-0018]   Complete 20000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 294098.
[INFO DRT-0033] mcon shape region query size = 256549.
[INFO DRT-0033] met1 shape region query size = 65180.
[INFO DRT-0033] via shape region query size = 2205.
[INFO DRT-0033] met2 shape region query size = 1359.
[INFO DRT-0033] via2 shape region query size = 1764.
[INFO DRT-0033] met3 shape region query size = 1357.
[INFO DRT-0033] via3 shape region query size = 1764.
[INFO DRT-0033] met4 shape region query size = 471.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0076]   Complete 800 pins.
[INFO DRT-0076]   Complete 900 pins.
[INFO DRT-0078]   Complete 915 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 222 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0082]   Complete 2000 groups.
[INFO DRT-0082]   Complete 3000 groups.
[INFO DRT-0082]   Complete 4000 groups.
[INFO DRT-0082]   Complete 5000 groups.
[INFO DRT-0082]   Complete 6000 groups.
[INFO DRT-0082]   Complete 7000 groups.
[INFO DRT-0084]   Complete 7795 groups.
#scanned instances     = 24142
#unique  instances     = 240
#stdCellGenAp          = 6849
#stdCellValidPlanarAp  = 48
#stdCellValidViaAp     = 5324
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 26115
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:15, memory = 219.24 (MB), peak = 221.52 (MB)

Number of guides:     59429

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 59 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 60 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0026]   Complete 20000 origin guides.
[INFO DRT-0026]   Complete 30000 origin guides.
[INFO DRT-0026]   Complete 40000 origin guides.
[INFO DRT-0026]   Complete 50000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 22297.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 18191.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 9950.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 751.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 286.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 32533 vertical wires in 2 frboxes and 18942 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4577 vertical wires in 2 frboxes and 6675 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:03, memory = 365.95 (MB), peak = 365.95 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 366.10 (MB), peak = 366.10 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:12, memory = 520.81 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:20, memory = 762.38 (MB).
    Completing 30% with 0 violations.
    elapsed time = 00:00:22, memory = 817.72 (MB).
    Completing 40% with 1483 violations.
    elapsed time = 00:00:40, memory = 822.05 (MB).
    Completing 50% with 1483 violations.
    elapsed time = 00:00:47, memory = 822.55 (MB).
    Completing 60% with 2935 violations.
    elapsed time = 00:00:56, memory = 831.13 (MB).
    Completing 70% with 2935 violations.
    elapsed time = 00:01:09, memory = 831.35 (MB).
    Completing 80% with 2935 violations.
    elapsed time = 00:01:12, memory = 870.02 (MB).
    Completing 90% with 4172 violations.
    elapsed time = 00:01:39, memory = 886.52 (MB).
    Completing 100% with 5451 violations.
    elapsed time = 00:01:46, memory = 886.75 (MB).
[INFO DRT-0199]   Number of violations = 7486.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0     14      0      0      0      0      0
Metal Spacing       31      0    748      0    155      1      1
Min Hole             0      0      3      0      0      0      0
Recheck              2      0   1351      0    577     77     28
Short                0      0   4153      4    339      1      1
[INFO DRT-0267] cpu time = 00:03:31, elapsed time = 00:01:46, memory = 966.93 (MB), peak = 966.93 (MB)
Total wire length = 334244 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 146409 um.
Total wire length on LAYER met2 = 140350 um.
Total wire length on LAYER met3 = 26415 um.
Total wire length on LAYER met4 = 21068 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60028.
Up-via summary (total 60028):.

------------------------
 FR_MASTERSLICE        0
            li1    26173
           met1    31709
           met2     1600
           met3      546
           met4        0
------------------------
                   60028


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 7486 violations.
    elapsed time = 00:00:15, memory = 966.98 (MB).
    Completing 20% with 7486 violations.
    elapsed time = 00:00:27, memory = 966.98 (MB).
    Completing 30% with 7486 violations.
    elapsed time = 00:00:28, memory = 989.99 (MB).
    Completing 40% with 6171 violations.
    elapsed time = 00:00:48, memory = 988.44 (MB).
    Completing 50% with 6171 violations.
    elapsed time = 00:00:57, memory = 988.44 (MB).
    Completing 60% with 5492 violations.
    elapsed time = 00:01:04, memory = 988.44 (MB).
    Completing 70% with 5492 violations.
    elapsed time = 00:01:16, memory = 988.44 (MB).
    Completing 80% with 5492 violations.
    elapsed time = 00:01:20, memory = 988.45 (MB).
    Completing 90% with 4587 violations.
    elapsed time = 00:01:37, memory = 988.45 (MB).
    Completing 100% with 3982 violations.
    elapsed time = 00:01:44, memory = 988.46 (MB).
[INFO DRT-0199]   Number of violations = 5250.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          9      0      0      0      0
Metal Spacing        0    600    120      2      0
Min Hole             0      1      0      0      0
Recheck              0      0      0   1253     15
Short                0   3081    169      0      0
[INFO DRT-0267] cpu time = 00:03:26, elapsed time = 00:01:44, memory = 989.75 (MB), peak = 990.14 (MB)
Total wire length = 331788 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 145133 um.
Total wire length on LAYER met2 = 138441 um.
Total wire length on LAYER met3 = 27186 um.
Total wire length on LAYER met4 = 21027 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 59642.
Up-via summary (total 59642):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    31283
           met2     1656
           met3      541
           met4        0
------------------------
                   59642


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 5250 violations.
    elapsed time = 00:00:14, memory = 989.85 (MB).
    Completing 20% with 5250 violations.
    elapsed time = 00:00:27, memory = 989.85 (MB).
    Completing 30% with 4392 violations.
    elapsed time = 00:00:35, memory = 989.85 (MB).
    Completing 40% with 4392 violations.
    elapsed time = 00:00:51, memory = 989.87 (MB).
    Completing 50% with 4392 violations.
    elapsed time = 00:00:57, memory = 989.88 (MB).
    Completing 60% with 4361 violations.
    elapsed time = 00:01:15, memory = 989.88 (MB).
    Completing 70% with 4361 violations.
    elapsed time = 00:01:21, memory = 989.88 (MB).
    Completing 80% with 3747 violations.
    elapsed time = 00:01:27, memory = 989.88 (MB).
    Completing 90% with 3747 violations.
    elapsed time = 00:01:42, memory = 989.88 (MB).
    Completing 100% with 3801 violations.
    elapsed time = 00:01:44, memory = 989.88 (MB).
[INFO DRT-0199]   Number of violations = 4148.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          7      0      0      0      0
Metal Spacing        0    506    116      4      0
Recheck              0     11      0    336      0
Short                0   3044    123      0      1
[INFO DRT-0267] cpu time = 00:03:26, elapsed time = 00:01:45, memory = 990.65 (MB), peak = 990.65 (MB)
Total wire length = 330409 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144522 um.
Total wire length on LAYER met2 = 137706 um.
Total wire length on LAYER met3 = 27210 um.
Total wire length on LAYER met4 = 20969 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 59159.
Up-via summary (total 59159):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30852
           met2     1614
           met3      531
           met4        0
------------------------
                   59159


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 4148 violations.
    elapsed time = 00:00:25, memory = 990.81 (MB).
    Completing 20% with 4148 violations.
    elapsed time = 00:00:41, memory = 1000.60 (MB).
    Completing 30% with 4148 violations.
    elapsed time = 00:00:42, memory = 1022.00 (MB).
    Completing 40% with 3226 violations.
    elapsed time = 00:01:21, memory = 1000.70 (MB).
    Completing 50% with 3226 violations.
    elapsed time = 00:01:27, memory = 1000.70 (MB).
    Completing 60% with 2644 violations.
    elapsed time = 00:01:42, memory = 1000.70 (MB).
    Completing 70% with 2644 violations.
    elapsed time = 00:02:02, memory = 1000.89 (MB).
    Completing 80% with 2644 violations.
    elapsed time = 00:02:04, memory = 1016.62 (MB).
    Completing 90% with 1851 violations.
    elapsed time = 00:02:45, memory = 1018.63 (MB).
    Completing 100% with 1016 violations.
    elapsed time = 00:02:49, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 1016.
Viol/Layer        mcon   met1   met2
Cut Spacing          9      0      0
Metal Spacing        0    415     33
Short                0    537     22
[INFO DRT-0267] cpu time = 00:05:37, elapsed time = 00:02:49, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329686 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 132638 um.
Total wire length on LAYER met2 = 137220 um.
Total wire length on LAYER met3 = 38544 um.
Total wire length on LAYER met4 = 21282 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60473.
Up-via summary (total 60473):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30848
           met2     2899
           met3      564
           met4        0
------------------------
                   60473


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 1016 violations.
    elapsed time = 00:00:10, memory = 1000.89 (MB).
    Completing 20% with 1016 violations.
    elapsed time = 00:00:16, memory = 1000.89 (MB).
    Completing 30% with 1016 violations.
    elapsed time = 00:00:18, memory = 1000.89 (MB).
    Completing 40% with 862 violations.
    elapsed time = 00:00:34, memory = 1000.89 (MB).
    Completing 50% with 862 violations.
    elapsed time = 00:00:36, memory = 1000.89 (MB).
    Completing 60% with 601 violations.
    elapsed time = 00:00:43, memory = 1000.89 (MB).
    Completing 70% with 601 violations.
    elapsed time = 00:00:54, memory = 1000.89 (MB).
    Completing 80% with 601 violations.
    elapsed time = 00:01:01, memory = 1000.89 (MB).
    Completing 90% with 445 violations.
    elapsed time = 00:01:17, memory = 1000.89 (MB).
    Completing 100% with 243 violations.
    elapsed time = 00:01:19, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 243.
Viol/Layer        met1   met2
Metal Spacing      150      5
Short               83      5
[INFO DRT-0267] cpu time = 00:02:28, elapsed time = 00:01:19, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329696 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131868 um.
Total wire length on LAYER met2 = 137189 um.
Total wire length on LAYER met3 = 39239 um.
Total wire length on LAYER met4 = 21398 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60546.
Up-via summary (total 60546):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30865
           met2     2939
           met3      580
           met4        0
------------------------
                   60546


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 243 violations.
    elapsed time = 00:00:05, memory = 1000.89 (MB).
    Completing 20% with 243 violations.
    elapsed time = 00:00:10, memory = 1000.89 (MB).
    Completing 30% with 243 violations.
    elapsed time = 00:00:14, memory = 1000.89 (MB).
    Completing 40% with 182 violations.
    elapsed time = 00:00:26, memory = 1019.71 (MB).
    Completing 50% with 182 violations.
    elapsed time = 00:00:27, memory = 1019.71 (MB).
    Completing 60% with 136 violations.
    elapsed time = 00:00:29, memory = 1000.89 (MB).
    Completing 70% with 136 violations.
    elapsed time = 00:00:36, memory = 1000.89 (MB).
    Completing 80% with 136 violations.
    elapsed time = 00:00:36, memory = 1000.89 (MB).
    Completing 90% with 104 violations.
    elapsed time = 00:00:43, memory = 1017.39 (MB).
    Completing 100% with 66 violations.
    elapsed time = 00:00:44, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 66.
Viol/Layer        met1   met2
Metal Spacing       41      7
Short               18      0
[INFO DRT-0267] cpu time = 00:01:24, elapsed time = 00:00:44, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329605 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131703 um.
Total wire length on LAYER met2 = 137134 um.
Total wire length on LAYER met3 = 39395 um.
Total wire length on LAYER met4 = 21371 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60550.
Up-via summary (total 60550):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30854
           met2     2957
           met3      577
           met4        0
------------------------
                   60550


[INFO DRT-0195] Start 6th optimization iteration.
    Completing 10% with 66 violations.
    elapsed time = 00:00:03, memory = 1000.89 (MB).
    Completing 20% with 66 violations.
    elapsed time = 00:00:05, memory = 1000.89 (MB).
    Completing 30% with 66 violations.
    elapsed time = 00:00:10, memory = 1000.89 (MB).
    Completing 40% with 42 violations.
    elapsed time = 00:00:10, memory = 1000.89 (MB).
    Completing 50% with 42 violations.
    elapsed time = 00:00:10, memory = 1000.89 (MB).
    Completing 60% with 26 violations.
    elapsed time = 00:00:12, memory = 1000.89 (MB).
    Completing 70% with 26 violations.
    elapsed time = 00:00:12, memory = 1000.89 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:24, memory = 1000.89 (MB).
    Completing 90% with 23 violations.
    elapsed time = 00:00:26, memory = 1000.89 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:31, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing       14      2
Short                4      0
[INFO DRT-0267] cpu time = 00:00:39, elapsed time = 00:00:32, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329525 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131535 um.
Total wire length on LAYER met2 = 137066 um.
Total wire length on LAYER met3 = 39532 um.
Total wire length on LAYER met4 = 21392 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60530.
Up-via summary (total 60530):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30827
           met2     2964
           met3      577
           met4        0
------------------------
                   60530


[INFO DRT-0195] Start 7th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 30% with 15 violations.
    elapsed time = 00:00:02, memory = 1000.89 (MB).
    Completing 40% with 15 violations.
    elapsed time = 00:00:02, memory = 1000.89 (MB).
    Completing 50% with 15 violations.
    elapsed time = 00:00:02, memory = 1000.89 (MB).
    Completing 60% with 15 violations.
    elapsed time = 00:00:02, memory = 1000.89 (MB).
    Completing 70% with 15 violations.
    elapsed time = 00:00:02, memory = 1000.89 (MB).
    Completing 80% with 15 violations.
    elapsed time = 00:00:14, memory = 1000.89 (MB).
    Completing 90% with 15 violations.
    elapsed time = 00:00:14, memory = 1000.89 (MB).
    Completing 100% with 15 violations.
    elapsed time = 00:00:18, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 15.
Viol/Layer        mcon   met1   met2
Cut Spacing          1      0      0
Metal Spacing        0      8      2
Short                0      4      0
[INFO DRT-0267] cpu time = 00:00:21, elapsed time = 00:00:19, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329497 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131539 um.
Total wire length on LAYER met2 = 137061 um.
Total wire length on LAYER met3 = 39504 um.
Total wire length on LAYER met4 = 21392 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60522.
Up-via summary (total 60522):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30825
           met2     2958
           met3      577
           met4        0
------------------------
                   60522


[INFO DRT-0195] Start 8th optimization iteration.
    Completing 10% with 15 violations.
    elapsed time = 00:00:00, memory = 1000.89 (MB).
    Completing 20% with 15 violations.
    elapsed time = 00:00:00, memory = 1000.89 (MB).
    Completing 30% with 12 violations.
    elapsed time = 00:00:03, memory = 1000.89 (MB).
    Completing 40% with 12 violations.
    elapsed time = 00:00:03, memory = 1000.89 (MB).
    Completing 50% with 12 violations.
    elapsed time = 00:00:03, memory = 1000.89 (MB).
    Completing 60% with 12 violations.
    elapsed time = 00:00:04, memory = 1000.89 (MB).
    Completing 70% with 12 violations.
    elapsed time = 00:00:04, memory = 1000.89 (MB).
    Completing 80% with 9 violations.
    elapsed time = 00:00:11, memory = 1000.89 (MB).
    Completing 90% with 9 violations.
    elapsed time = 00:00:11, memory = 1000.89 (MB).
    Completing 100% with 3 violations.
    elapsed time = 00:00:11, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 3.
Viol/Layer        met1
Metal Spacing        3
[INFO DRT-0267] cpu time = 00:00:13, elapsed time = 00:00:12, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329509 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131544 um.
Total wire length on LAYER met2 = 137076 um.
Total wire length on LAYER met3 = 39500 um.
Total wire length on LAYER met4 = 21388 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60523.
Up-via summary (total 60523):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30827
           met2     2958
           met3      576
           met4        0
------------------------
                   60523


[INFO DRT-0195] Start 9th optimization iteration.
    Completing 10% with 3 violations.
    elapsed time = 00:00:00, memory = 1000.89 (MB).
    Completing 20% with 3 violations.
    elapsed time = 00:00:00, memory = 1000.89 (MB).
    Completing 30% with 1 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 40% with 1 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 50% with 1 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 60% with 1 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 70% with 1 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:01, memory = 1000.89 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:01, memory = 1000.89 (MB), peak = 1022.00 (MB)
Total wire length = 329501 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131548 um.
Total wire length on LAYER met2 = 137070 um.
Total wire length on LAYER met3 = 39494 um.
Total wire length on LAYER met4 = 21388 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60522.
Up-via summary (total 60522):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30826
           met2     2958
           met3      576
           met4        0
------------------------
                   60522


[INFO DRT-0198] Complete detail routing.
Total wire length = 329501 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 131548 um.
Total wire length on LAYER met2 = 137070 um.
Total wire length on LAYER met3 = 39494 um.
Total wire length on LAYER met4 = 21388 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 60522.
Up-via summary (total 60522):.

------------------------
 FR_MASTERSLICE        0
            li1    26162
           met1    30826
           met2     2958
           met3      576
           met4        0
------------------------
                   60522


[INFO DRT-0267] cpu time = 00:21:10, elapsed time = 00:11:15, memory = 1000.89 (MB), peak = 1022.00 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/sha256/runs/RUN_2024.12.05_16.00.43/results/routing/sha2_top.odb...
Writing netlist to /openlane/designs/sha256/runs/RUN_2024.12.05_16.00.43/results/routing/sha2_top.nl.v...
Writing powered netlist to /openlane/designs/sha256/runs/RUN_2024.12.05_16.00.43/results/routing/sha2_top.pnl.v...
Writing layout to /openlane/designs/sha256/runs/RUN_2024.12.05_16.00.43/results/routing/sha2_top.def...
