Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Oct 17 17:25:29 2024
| Host         : LAPTOP-EVQDCN9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file read_write_repeat_timing_summary_routed.rpt -pb read_write_repeat_timing_summary_routed.pb -rpx read_write_repeat_timing_summary_routed.rpx -warn_on_violation
| Design       : read_write_repeat
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MASTER_CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    3          inf        0.000                      0                    3           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MASTER_CLK
                            (input port)
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.233ns  (logic 5.103ns (45.431%)  route 6.130ns (54.569%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L17                                               0.000     0.000 r  MASTER_CLK (IN)
                         net (fo=0)                   0.000     0.000    MASTER_CLK
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  MASTER_CLK_IBUF_inst/O
                         net (fo=2, routed)           3.605     5.081    MASTER_CLK_IBUF
    SLICE_X40Y83         LUT2 (Prop_lut2_I1_O)        0.124     5.205 r  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.525     7.730    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         3.503    11.233 r  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000    11.233    RAM_CLK
    L3                                                                r  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            TRIGGER_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.117ns  (logic 4.975ns (49.174%)  route 5.142ns (50.826%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=2, routed)           5.142     6.605    TRIGGER_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         3.512    10.117 r  TRIGGER_OUT_OBUF_inst/O
                         net (fo=0)                   0.000    10.117    TRIGGER_OUT
    M3                                                                r  TRIGGER_OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            ACTIVE_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.490ns  (logic 1.463ns (32.584%)  route 3.027ns (67.416%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  Trigger_IBUF_inst/O
                         net (fo=2, routed)           3.027     4.490    TRIGGER_OUT_OBUF
    SLICE_X40Y83         FDRE                                         r  ACTIVE_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            ACTIVE_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.523ns  (logic 0.231ns (15.168%)  route 1.292ns (84.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=2, routed)           1.292     1.523    TRIGGER_OUT_OBUF
    SLICE_X40Y83         FDRE                                         r  ACTIVE_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ACTIVE_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            RAM_CLK
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.326ns  (logic 1.390ns (59.781%)  route 0.935ns (40.219%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y83         FDRE                         0.000     0.000 r  ACTIVE_reg/C
    SLICE_X40Y83         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ACTIVE_reg/Q
                         net (fo=1, routed)           0.173     0.314    ACTIVE
    SLICE_X40Y83         LUT2 (Prop_lut2_I0_O)        0.045     0.359 r  RAM_CLK_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.763     1.121    RAM_CLK_OBUF
    L3                   OBUF (Prop_obuf_I_O)         1.204     2.326 r  RAM_CLK_OBUF_inst/O
                         net (fo=0)                   0.000     2.326    RAM_CLK
    L3                                                                r  RAM_CLK (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Trigger
                            (input port)
  Destination:            TRIGGER_OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.337ns  (logic 1.444ns (43.274%)  route 1.893ns (56.726%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  Trigger (IN)
                         net (fo=0)                   0.000     0.000    Trigger
    A18                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  Trigger_IBUF_inst/O
                         net (fo=2, routed)           1.893     2.124    TRIGGER_OUT_OBUF
    M3                   OBUF (Prop_obuf_I_O)         1.213     3.337 r  TRIGGER_OUT_OBUF_inst/O
                         net (fo=0)                   0.000     3.337    TRIGGER_OUT
    M3                                                                r  TRIGGER_OUT (OUT)
  -------------------------------------------------------------------    -------------------





