#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu May 23 20:48:42 2024
# Process ID: 14804
# Current directory: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8280 C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.xpr
# Log file: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/vivado.log
# Journal file: C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya\vivado.jou
# Running On: DESKTOP-4F847D8, OS: Windows, CPU Frequency: 2400 MHz, CPU Physical cores: 2, Host memory: 4204 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/ac701/1.4/board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26c/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.2/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.3/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/k26i/1.4/board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.0/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kr260_som/1.1/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.2/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.3/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kv260_som/1.4/board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip', nor could it be found using path 'C:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'C:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables', nor could it be found using path 'C:/Users/mati9/Documents/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_gpios.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_gpios.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_leds.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/drive_leds.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/start_signal_generator.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/start_signal_generator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/and_2.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/and_2.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/delay_axi_streaming.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/delay_axi_streaming.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/decimator.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/decimator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mux.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mux.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/linear_mean.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/linear_mean.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/clk_adapter.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/clk_adapter.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/promedio_lineal.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/promedio_lineal.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mult_32bits.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/mult_32bits.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/GCL.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/GCL.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/LFSR.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/LFSR.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_source.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_source.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/trigger_simulator.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/trigger_simulator.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/level_detector.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/level_detector.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/coherent_average.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/coherent_average.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_stream.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/data_stream.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/bram_writer.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/imports/my_cores/bram_writer.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/buffer_circular.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/new/buffer_circular.v'.
CRITICAL WARNING: [Project 1-311] Could not find the file 'C:/Users/mati9/OneDrive/Documentos/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v', nor could it be found using path 'C:/Users/mati9/Documents/ProyectosRedPitaya/adquisidor_red_pitaya/adquisidor.srcs/user_ip/my_cores/coherent_average.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/user_ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/Users/mati9/OneDrive/02-lockin_red_pitaya/hardware/lockin.srcs/lu_tables'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'system.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
system_axis_red_pitaya_adc_0_0
system_axis_constant_0_1
system_axis_red_pitaya_dac_0_0
system_axis_constant_0_0

open_project: Time (s): cpu = 00:00:59 ; elapsed = 00:00:39 . Memory (MB): peak = 1104.184 ; gain = 336.605
update_compile_order -fileset sources_1
open_bd_design {C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd}
Reading block design file <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>...
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_1
Adding component instance block -- xilinx.com:ip:util_ds_buf:2.2 - util_ds_buf_2
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - reset_n
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - finished
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - enable
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - enable_and_reset
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_fifo_mm_s:4.2 - fifo_1
Adding component instance block -- xilinx.com:ip:axis_clock_converter:1.1 - axis_clock_converter_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_0
Adding component instance block -- xilinx.com:module_ref:drive_gpios:1.0 - drive_gpios_1
Adding component instance block -- xilinx.com:module_ref:drive_leds:1.0 - drive_leds_0
Adding component instance block -- xilinx.com:module_ref:decimator:1.0 - decimator_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in1
Adding component instance block -- xilinx.com:module_ref:linear_mean:1.0 - linear_mean_0
Adding component instance block -- xilinx.com:module_ref:mux:1.0 - selector_data_in
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_sen
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - ref_cos
Adding component instance block -- pavel-demin:user:axis_red_pitaya_adc:1.0 - axis_red_pitaya_adc_0
Adding component instance block -- xilinx.com:module_ref:signal_split:1.0 - signal_split_0
Adding component instance block -- pavel-demin:user:axis_red_pitaya_dac:1.0 - axis_red_pitaya_dac_0
Adding component instance block -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- pavel-demin:user:axis_constant:1.0 - axis_constant_0
Successfully read diagram <system> from block design file <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1190.352 ; gain = 61.105
group_bd_cells control [get_bd_cells uP] [get_bd_cells uP_control]
set_property name data_2_fifo [get_bd_pins control/axi_str_rxd_tdata]
set_property name data_to_fifo_valid [get_bd_pins control/axi_str_rxd_tvalid1]
set_property name data_to_fifo [get_bd_pins control/data_2_fifo]
set_property name data_clk [get_bd_pins control/s_axi_aclk]
set_property name data_to_fifo_clk [get_bd_pins control/data_clk]
delete_bd_objs [get_bd_intf_pins control/uP_control/S_AXI6]
delete_bd_objs [get_bd_intf_pins control/uP_control/S_AXI3]
set_property name finished_and_param0 [get_bd_cells control/uP_control/finished]
copy_bd_objs /  [get_bd_cells {control/uP_control/finished_and_param0}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells finished_and_param0]
copy_bd_objs /  [get_bd_cells {control/uP_control/finished_and_param1}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells finished_and_param1]
copy_bd_objs /  [get_bd_cells {control/uP_control/finished_and_param1}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells finished_and_param1]
copy_bd_objs /  [get_bd_cells {control/uP_control/finished_and_param1}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells finished_and_param1]
set_property name param1_and_param2 [get_bd_cells control/uP_control/finished_and_param2]
set_property name finished [get_bd_cells control/uP_control/finished_and_param0]
startgroup
set_property CONFIG.C_IS_DUAL {0} [get_bd_cells control/uP_control/finished]
endgroup
set_property name param0_and_param1 [get_bd_cells control/uP_control/param1_and_param2]
set_property name param1_and_param2 [get_bd_cells control/uP_control/finished_and_param4]
set_property name param_out_1_2 [get_bd_cells control/uP_control/param1_and_param2]
set_property name param_out_3_4 [get_bd_cells control/uP_control/param0_and_param1]
set_property name param_out_4_2 [get_bd_cells control/uP_control/finished_and_param1]
set_property name param_out_0_1 [get_bd_cells control/uP_control/param_out_1_2]
set_property name param_out_2_3 [get_bd_cells control/uP_control/param_out_3_4]
set_property name param_out_4_5 [get_bd_cells control/uP_control/param_out_4_2]
set_property name param_out_6_7 [get_bd_cells control/uP_control/finished_and_param3]
copy_bd_objs /  [get_bd_cells {control/uP_control/param_out_6_7}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells param_out_6_7]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells control/uP_control/param_out_0_1]
startgroup
set_property CONFIG.C_ALL_INPUTS {1} [get_bd_cells control/uP_control/finished]
endgroup
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells control/uP_control/param_out_2_3]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells control/uP_control/param_out_6_8]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells control/uP_control/param_out_6_7]
set_property -dict [list \
  CONFIG.C_ALL_OUTPUTS {1} \
  CONFIG.C_ALL_OUTPUTS_2 {1} \
] [get_bd_cells control/uP_control/param_out_4_5]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M06_AXI] [get_bd_intf_pins control/uP_control/finished/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M03_AXI] [get_bd_intf_pins control/uP_control/param_out_0_1/S_AXI]
set_property name param_out_8_9 [get_bd_cells control/uP_control/param_out_6_8]
delete_bd_objs [get_bd_intf_nets control/uP_M06_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M02_AXI] [get_bd_intf_pins control/uP_control/S_AXI1]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M04_AXI] [get_bd_intf_pins control/uP_control/param_out_2_3/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M05_AXI] [get_bd_intf_pins control/uP_control/param_out_4_5/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M06_AXI] [get_bd_intf_pins control/uP_control/param_out_6_7/S_AXI]
connect_bd_intf_net -boundary_type upper [get_bd_intf_pins control/uP/M07_AXI] [get_bd_intf_pins control/uP_control/param_out_8_9/S_AXI]
copy_bd_objs /  [get_bd_cells {control/uP_control/param_out_8_9}]
move_bd_cells [get_bd_cells control/uP_control] [get_bd_cells param_out_8_9]
set_property name param_in_0_1 [get_bd_cells control/uP_control/param_out_8_10]
set_property -dict [list \
  CONFIG.C_ALL_INPUTS {1} \
  CONFIG.C_ALL_INPUTS_2 {1} \
  CONFIG.C_ALL_OUTPUTS {0} \
  CONFIG.C_ALL_OUTPUTS_2 {0} \
] [get_bd_cells control/uP_control/param_in_0_1]
connect_bd_intf_net [get_bd_intf_pins control/uP_control/param_in_0_1/S_AXI] -boundary_type upper [get_bd_intf_pins control/uP/M08_AXI]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_2_3/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_2_3/gpio_io_o> is being overridden by the user with net <param_out_2_3_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
delete_bd_objs [get_bd_nets control_gpio_io_o_0] [get_bd_ports gpio_io_o_0]
delete_bd_objs [get_bd_nets control/uP_control_gpio_io_o_0]
delete_bd_objs [get_bd_nets control/uP_control/param_out_2_3_gpio_io_o]
delete_bd_objs [get_bd_pins control/uP_control/gpio_io_o_0]
delete_bd_objs [get_bd_pins control/gpio_io_o_0]
startgroup
make_bd_intf_pins_external  [get_bd_intf_pins control/uP_control/param_out_0_1/GPIO]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_0_1/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_0_1/gpio2_io_o> is being overridden by the user with net <param_out_0_1_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
delete_bd_objs [get_bd_intf_nets control/uP_control/Conn8]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_0_1/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_0_1/gpio_io_o> is being overridden by the user with net <param_out_0_1_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
set_property name param_out_0 [get_bd_pins control/gpio_io_o_0]
set_property name param_out_1 [get_bd_pins control/gpio2_io_o_0]
delete_bd_objs [get_bd_nets control_gpio2_io_o_0] [get_bd_ports gpio2_io_o_0]
delete_bd_objs [get_bd_nets control_gpio_io_o_0] [get_bd_ports gpio_io_o_0]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_2_3/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_2_3/gpio_io_o> is being overridden by the user with net <param_out_2_3_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_2_3/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_2_3/gpio2_io_o> is being overridden by the user with net <param_out_2_3_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name param_out_2 [get_bd_pins control/gpio_io_o_0]
set_property name param_out_3 [get_bd_pins control/gpio2_io_o_0]
delete_bd_objs [get_bd_nets control_gpio_io_o_0] [get_bd_ports gpio_io_o_0]
delete_bd_objs [get_bd_nets control_gpio2_io_o_0] [get_bd_ports gpio2_io_o_0]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_4_5/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_4_5/gpio_io_o> is being overridden by the user with net <param_out_4_5_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_4_5/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_4_5/gpio2_io_o> is being overridden by the user with net <param_out_4_5_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name param_out_4 [get_bd_pins control/gpio_io_o_0]
set_property name param_out_5 [get_bd_nets control_gpio2_io_o_0]
set_property name param_out_5 [get_bd_pins control/gpio2_io_o_0]
delete_bd_objs [get_bd_nets control_gpio_io_o_0] [get_bd_ports gpio_io_o_0]
delete_bd_objs [get_bd_nets param_out_5] [get_bd_ports gpio2_io_o_0]
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_6_7/gpio_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_6_7/gpio_io_o> is being overridden by the user with net <param_out_6_7_gpio_io_o>. This pin will not be connected as a part of interface connection <GPIO>.
endgroup
startgroup
make_bd_pins_external  [get_bd_pins control/uP_control/param_out_6_7/gpio2_io_o]
WARNING: [BD 41-1306] The connection to interface pin </control/uP_control/param_out_6_7/gpio2_io_o> is being overridden by the user with net <param_out_6_7_gpio2_io_o>. This pin will not be connected as a part of interface connection <GPIO2>.
endgroup
set_property name param_out_6 [get_bd_nets control_gpio_io_o_0]
set_property name param_out_6 [get_bd_pins control/gpio_io_o_0]
set_property name param_out_7 [get_bd_pins control/gpio2_io_o_0]
delete_bd_objs [get_bd_nets param_out_6] [get_bd_nets control_gpio2_io_o_0] [get_bd_ports gpio_io_o_0] [get_bd_ports gpio2_io_o_0]
save_bd_design
WARNING: [BD 41-597] NET <level_detector_0_level_detected_1> has no source
Wrote  : <C:\Users\mati9\OneDrive\Documentos\signal_processing_red_pitaya\signal_processing_red_pitaya.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/mati9/OneDrive/Documentos/signal_processing_red_pitaya/signal_processing_red_pitaya.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 23 21:17:01 2024...
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
INFO: [filemgmt 56-326] User Interrupt. Could not getCurrentGraph()
