#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_0000024f0ea4c360 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024f0eb6fd60 .scope module, "InstructionMemory_tb" "InstructionMemory_tb" 3 3;
 .timescale -9 -12;
v0000024f0eb70120_0 .var "address", 31 0;
v0000024f0ea4b1a0_0 .var/i "errors", 31 0;
v0000024f0ea4b240_0 .var "expected", 31 0;
v0000024f0eb56f80_0 .net "instruction", 31 0, L_0000024f0eb6f1f0;  1 drivers
v0000024f0eb57020_0 .var/i "tests", 31 0;
S_0000024f0eb6fef0 .scope task, "check_result" "check_result" 3 27, 3 27 0, S_0000024f0eb6fd60;
 .timescale -9 -12;
v0000024f0eb33b70_0 .var "exp", 31 0;
v0000024f0eb33130_0 .var/str "test_name";
TD_InstructionMemory_tb.check_result ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024f0eb57020_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000024f0eb57020_0, 0, 32;
    %delay 1000, 0;
    %load/vec4 v0000024f0eb56f80_0;
    %load/vec4 v0000024f0eb33b70_0;
    %cmp/ne;
    %jmp/0xz  T_0.0, 6;
    %vpi_call/w 3 31 "$display", "   ERROR: %s", v0000024f0eb33130_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "   Address:     0x%h (PC = %0d)", v0000024f0eb70120_0, v0000024f0eb70120_0 {0 0 0};
    %vpi_call/w 3 33 "$display", "   Expected:    0x%h", v0000024f0eb33b70_0 {0 0 0};
    %vpi_call/w 3 34 "$display", "   Got:         0x%h", v0000024f0eb56f80_0 {0 0 0};
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024f0ea4b1a0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000024f0ea4b1a0_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call/w 3 37 "$display", "   PASS: %s", v0000024f0eb33130_0 {0 0 0};
    %vpi_call/w 3 38 "$display", "   Address: 0x%h, Instruction = 0x%h", v0000024f0eb70120_0, v0000024f0eb56f80_0 {0 0 0};
T_0.1 ;
    %vpi_call/w 3 40 "$display", "\000" {0 0 0};
    %end;
S_0000024f0eb644d0 .scope module, "uut" "InstructionMemory" 3 10, 4 1 0, S_0000024f0eb6fd60;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
L_0000024f0eb6f1f0 .functor BUFZ 32, L_0000024f0eb64660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000024f0eb5b2f0_0 .net *"_ivl_0", 31 0, L_0000024f0eb64660;  1 drivers
v0000024f0ea4ae70_0 .net *"_ivl_3", 29 0, L_0000024f0eb64700;  1 drivers
v0000024f0eb5ee00_0 .net "address", 31 0, v0000024f0eb70120_0;  1 drivers
v0000024f0ea4c4f0_0 .net "instruction", 31 0, L_0000024f0eb6f1f0;  alias, 1 drivers
v0000024f0eb70080 .array "memory", 255 0, 31 0;
L_0000024f0eb64660 .array/port v0000024f0eb70080, L_0000024f0eb64700;
L_0000024f0eb64700 .part v0000024f0eb70120_0, 2, 30;
    .scope S_0000024f0eb644d0;
T_1 ;
    %vpi_call/w 4 10 "$readmemh", "src/program.hex", v0000024f0eb70080 {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000024f0eb6fd60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f0ea4b1a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f0eb57020_0, 0, 32;
    %end;
    .thread T_2, $init;
    .scope S_0000024f0eb6fd60;
T_3 ;
    %vpi_call/w 3 22 "$dumpfile", "sim/InstructionMemory_tb.vcd" {0 0 0};
    %vpi_call/w 3 23 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024f0eb6fd60 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0000024f0eb6fd60;
T_4 ;
    %vpi_call/w 3 44 "$display", "\012========================================" {0 0 0};
    %vpi_call/w 3 45 "$display", "  InstructionMemory Testbench" {0 0 0};
    %vpi_call/w 3 46 "$display", "========================================\012" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 5243027, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 1: Read address 0x00000000 (PC=0)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 10486035, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 2: Read address 0x00000004 (PC=4)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 3: Read address 0x00000008 (PC=8)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 1075872307, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 4: Read address 0x0000000C (PC=12)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 16, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 2134707, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 5: Read address 0x00000010 (PC=16)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 2138931, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 6: Read address 0x00000020 (PC=32)";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 10486035, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 7: Alignment test - address 0x07 reads PC=4";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000024f0eb70120_0, 0, 32;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0000024f0ea4b240_0, 0, 32;
    %delay 10000, 0;
    %pushi/str "Test 8: Alignment test - address 0x0B reads PC=8";
    %store/str v0000024f0eb33130_0;
    %load/vec4 v0000024f0ea4b240_0;
    %store/vec4 v0000024f0eb33b70_0, 0, 32;
    %fork TD_InstructionMemory_tb.check_result, S_0000024f0eb6fef0;
    %join;
    %vpi_call/w 3 96 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 97 "$display", "  TEST SUMMARY" {0 0 0};
    %vpi_call/w 3 98 "$display", "========================================" {0 0 0};
    %vpi_call/w 3 99 "$display", "Total tests: %0d", v0000024f0eb57020_0 {0 0 0};
    %load/vec4 v0000024f0eb57020_0;
    %load/vec4 v0000024f0ea4b1a0_0;
    %sub;
    %vpi_call/w 3 100 "$display", "Passed:      %0d", S<0,vec4,s32> {1 0 0};
    %vpi_call/w 3 101 "$display", "Failed:      %0d", v0000024f0ea4b1a0_0 {0 0 0};
    %load/vec4 v0000024f0ea4b1a0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %vpi_call/w 3 104 "$display", "\012 ALL TESTS PASSED!" {0 0 0};
    %jmp T_4.1;
T_4.0 ;
    %vpi_call/w 3 106 "$display", "\012SOME TESTS FAILED" {0 0 0};
T_4.1 ;
    %vpi_call/w 3 108 "$display", "========================================\012" {0 0 0};
    %vpi_call/w 3 110 "$finish" {0 0 0};
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/InstructionMemory_tb.sv";
    "src/InstructionMemory.sv";
