--------------- Build Started: 06/06/2022 13:45:20 Project: Green_House, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\Arold\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Arold\Documents\GitHub\Green-House\Green_House\Green_House.cydsn\Green_House.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Arold\Documents\GitHub\Green-House\Green_House\Green_House.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (timer_clock_1's accuracy range '5  Hz -50% +100%, (2.5  Hz - 10  Hz)' is not within the specified tolerance range '5  Hz +/- 5%, (4.75  Hz - 5.25  Hz)'.).
 * C:\Users\Arold\Documents\GitHub\Green-House\Green_House\Green_House.cydsn\Green_House.cydwr (timer_clock_1)
 * C:\Users\Arold\Documents\GitHub\Green-House\Green_House\Green_House.cydsn\TopDesign\TopDesign.cysch (Instance:timer_clock_1)
HDL Generation...
Synthesis...
Tech Mapping...
ADD: pft.M0040: information: The following 1 pin(s) will be assigned a location by the fitter: \CapSense:CmodCH0(0)\
Analog Placement...
Info: apr.M0002: Analog signal "\CapSense:Net_1410\" is connected to one terminal only. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 33% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 72% done. (App=cydsfit)
Log: apr.M0058: The analog placement iterative improvement is 91% done. (App=cydsfit)
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
--------------- Build Succeeded: 06/06/2022 13:46:35 ---------------
