Timing Analyzer report for FPGA_Sound
Thu Aug 25 09:20:43 2022
Quartus Prime Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'i_clk_50'
 13. Slow 1200mV 85C Model Hold: 'i_clk_50'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'i_clk_50'
 22. Slow 1200mV 0C Model Hold: 'i_clk_50'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'i_clk_50'
 30. Fast 1200mV 0C Model Hold: 'i_clk_50'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition ;
; Timing Analyzer       ; Timing Analyzer                                     ;
; Revision Name         ; FPGA_Sound                                          ;
; Device Family         ; Cyclone 10 LP                                       ;
; Device Name           ; 10CL006YU256C8G                                     ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                               ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets      ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+
; i_clk_50   ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { i_clk_50 } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+--------------+


+----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                       ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note                                                          ;
+-----------+-----------------+------------+---------------------------------------------------------------+
; 251.0 MHz ; 250.0 MHz       ; i_clk_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+-----------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+----------+--------+-----------------+
; Clock    ; Slack  ; End Point TNS   ;
+----------+--------+-----------------+
; i_clk_50 ; -2.984 ; -96.120         ;
+----------+--------+-----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+----------+-------+-----------------+
; Clock    ; Slack ; End Point TNS   ;
+----------+-------+-----------------+
; i_clk_50 ; 0.454 ; 0.000           ;
+----------+-------+-----------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+----------+--------+-------------------------------+
; Clock    ; Slack  ; End Point TNS                 ;
+----------+--------+-------------------------------+
; i_clk_50 ; -3.000 ; -72.889                       ;
+----------+--------+-------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'i_clk_50'                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.984 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.927      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.981 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.924      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.836 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.779      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.829 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.772      ;
; -2.800 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.719      ;
; -2.799 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.718      ;
; -2.797 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.716      ;
; -2.797 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.716      ;
; -2.791 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.710      ;
; -2.790 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.709      ;
; -2.788 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.707      ;
; -2.788 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.707      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.783 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.726      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.780 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.723      ;
; -2.715 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.635      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.701 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.644      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.650 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.593      ;
; -2.649 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.569      ;
; -2.624 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.544      ;
; -2.606 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.526      ;
; -2.590 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.509      ;
; -2.589 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.508      ;
; -2.587 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.507      ;
; -2.587 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.506      ;
; -2.587 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.506      ;
; -2.569 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.489      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.542 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.485      ;
; -2.521 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.441      ;
; -2.507 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.427      ;
; -2.491 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.410      ;
; -2.490 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.409      ;
; -2.489 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.409      ;
; -2.488 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.407      ;
; -2.488 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.407      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.484 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.058     ; 3.427      ;
; -2.478 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.398      ;
; -2.476 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.081     ; 3.396      ;
; -2.455 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.374      ;
; -2.454 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.373      ;
; -2.452 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.082     ; 3.371      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'i_clk_50'                                                                                                                                                                                              ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.454 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 0.746      ;
; 0.509 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 0.802      ;
; 0.548 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 0.842      ;
; 0.742 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.036      ;
; 0.744 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.038      ;
; 0.745 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.039      ;
; 0.746 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.038      ;
; 0.747 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.039      ;
; 0.749 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.041      ;
; 0.763 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.057      ;
; 0.763 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.058      ;
; 0.767 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.060      ;
; 0.769 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.063      ;
; 0.771 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.063      ;
; 0.772 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.064      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.066      ;
; 0.774 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.066      ;
; 0.775 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.067      ;
; 0.775 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.067      ;
; 0.792 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.084      ;
; 0.793 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.085      ;
; 0.798 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.092      ;
; 0.801 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.095      ;
; 0.803 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.097      ;
; 0.820 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.114      ;
; 0.835 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.129      ;
; 0.956 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.248      ;
; 0.964 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.256      ;
; 0.965 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.257      ;
; 0.971 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.263      ;
; 0.973 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.265      ;
; 1.015 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.307      ;
; 1.058 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.105      ; 1.375      ;
; 1.097 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.391      ;
; 1.098 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.079      ; 1.389      ;
; 1.098 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.392      ;
; 1.101 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.393      ;
; 1.103 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.395      ;
; 1.103 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.395      ;
; 1.106 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.400      ;
; 1.107 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.401      ;
; 1.108 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.400      ;
; 1.115 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.409      ;
; 1.116 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.410      ;
; 1.117 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.409      ;
; 1.117 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.409      ;
; 1.118 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.412      ;
; 1.124 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.418      ;
; 1.126 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.126 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.418      ;
; 1.126 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.419      ;
; 1.128 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.421      ;
; 1.128 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.420      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.427      ;
; 1.133 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.428      ;
; 1.134 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.426      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.428      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.428      ;
; 1.143 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.436      ;
; 1.143 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.435      ;
; 1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.145 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.437      ;
; 1.148 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.440      ;
; 1.155 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.449      ;
; 1.157 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.451      ;
; 1.159 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.453      ;
; 1.160 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.081      ; 1.453      ;
; 1.162 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.456      ;
; 1.168 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.462      ;
; 1.171 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.465      ;
; 1.178 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.470      ;
; 1.182 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.474      ;
; 1.196 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.490      ;
; 1.205 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.499      ;
; 1.223 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.515      ;
; 1.228 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.520      ;
; 1.232 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.524      ;
; 1.234 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.526      ;
; 1.237 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.531      ;
; 1.238 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.532      ;
; 1.241 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.533      ;
; 1.243 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.535      ;
; 1.248 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.540      ;
; 1.248 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.540      ;
; 1.250 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.080      ; 1.542      ;
; 1.255 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.082      ; 1.549      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 268.38 MHz ; 250.0 MHz       ; i_clk_50   ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -2.726 ; -84.433        ;
+----------+--------+----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.402 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -72.889                      ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.726 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.675      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.722 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.671      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.594 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.543      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.588 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.537      ;
; -2.569 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.498      ;
; -2.568 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.497      ;
; -2.567 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.496      ;
; -2.566 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.495      ;
; -2.562 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.491      ;
; -2.561 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.490      ;
; -2.560 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.489      ;
; -2.559 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.488      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.506      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.536 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.485      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.432      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.432 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.381      ;
; -2.392 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.321      ;
; -2.391 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.320      ;
; -2.390 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.319      ;
; -2.389 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.318      ;
; -2.377 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.306      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.333 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.282      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.302 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.053     ; 3.251      ;
; -2.285 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.214      ;
; -2.267 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.196      ;
; -2.266 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.195      ;
; -2.265 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.194      ;
; -2.264 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.193      ;
; -2.263 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.192      ;
; -2.261 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.190      ;
; -2.251 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.180      ;
; -2.224 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.153      ;
; -2.223 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.152      ;
; -2.222 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.151      ;
; -2.221 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.150      ;
; -2.220 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.149      ;
; -2.220 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.149      ;
; -2.220 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.149      ;
; -2.220 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.149      ;
; -2.219 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.073     ; 3.148      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.669      ;
; 0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.737      ;
; 0.506 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.774      ;
; 0.691 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.959      ;
; 0.694 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.961      ;
; 0.695 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.962      ;
; 0.696 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.964      ;
; 0.707 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.975      ;
; 0.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.977      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.978      ;
; 0.711 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.979      ;
; 0.712 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.980      ;
; 0.714 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 0.982      ;
; 0.716 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.983      ;
; 0.717 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.984      ;
; 0.717 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.984      ;
; 0.718 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.985      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.721 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 0.988      ;
; 0.738 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.005      ;
; 0.741 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.008      ;
; 0.745 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.013      ;
; 0.745 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.013      ;
; 0.751 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.019      ;
; 0.773 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.041      ;
; 0.773 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.041      ;
; 0.866 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.133      ;
; 0.870 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.137      ;
; 0.870 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.137      ;
; 0.875 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.142      ;
; 0.876 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.143      ;
; 0.897 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.164      ;
; 0.975 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.095      ; 1.265      ;
; 0.997 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.069      ; 1.261      ;
; 1.013 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.281      ;
; 1.014 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.282      ;
; 1.014 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.281      ;
; 1.015 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.283      ;
; 1.016 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.283      ;
; 1.018 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.286      ;
; 1.020 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.287      ;
; 1.020 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.287      ;
; 1.029 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.298      ;
; 1.030 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.298      ;
; 1.031 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.298      ;
; 1.034 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.302      ;
; 1.036 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.304      ;
; 1.036 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.305      ;
; 1.037 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.305      ;
; 1.038 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.308      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.040 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.307      ;
; 1.041 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.309      ;
; 1.041 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.308      ;
; 1.041 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.308      ;
; 1.042 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.310      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.311      ;
; 1.043 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.312      ;
; 1.045 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.313      ;
; 1.052 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.319      ;
; 1.053 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.320      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.055 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.322      ;
; 1.056 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.324      ;
; 1.061 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.328      ;
; 1.064 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.332      ;
; 1.068 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.336      ;
; 1.069 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.069 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.337      ;
; 1.075 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.343      ;
; 1.079 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.347      ;
; 1.084 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.352      ;
; 1.092 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.360      ;
; 1.103 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.370      ;
; 1.107 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.375      ;
; 1.107 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.374      ;
; 1.113 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.380      ;
; 1.117 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.384      ;
; 1.134 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.402      ;
; 1.134 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.401      ;
; 1.135 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.403      ;
; 1.135 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.402      ;
; 1.136 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.403      ;
; 1.138 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.405      ;
; 1.138 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.406      ;
; 1.138 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.405      ;
; 1.139 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.073      ; 1.407      ;
; 1.139 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.406      ;
; 1.139 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.072      ; 1.406      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+----------+--------+----------------+
; Clock    ; Slack  ; End Point TNS  ;
+----------+--------+----------------+
; i_clk_50 ; -0.685 ; -14.955        ;
+----------+--------+----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+----------+-------+----------------+
; Clock    ; Slack ; End Point TNS  ;
+----------+-------+----------------+
; i_clk_50 ; 0.187 ; 0.000          ;
+----------+-------+----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+----------+--------+------------------------------+
; Clock    ; Slack  ; End Point TNS                ;
+----------+--------+------------------------------+
; i_clk_50 ; -3.000 ; -65.008                      ;
+----------+--------+------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'i_clk_50'                                                                                                                                                                                              ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.685 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.647      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.680 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.642      ;
; -0.616 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.566      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.607 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.569      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.567      ;
; -0.605 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.555      ;
; -0.601 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.551      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.599 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.561      ;
; -0.593 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.543      ;
; -0.593 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.543      ;
; -0.592 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.542      ;
; -0.592 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.542      ;
; -0.591 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.541      ;
; -0.591 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.541      ;
; -0.590 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.540      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.574 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.536      ;
; -0.562 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.512      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.557 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.519      ;
; -0.551 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.501      ;
; -0.549 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.499      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.543 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.505      ;
; -0.539 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.489      ;
; -0.534 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.534 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.484      ;
; -0.528 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.478      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.524 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.486      ;
; -0.504 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.454      ;
; -0.504 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.454      ;
; -0.503 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.453      ;
; -0.503 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.453      ;
; -0.499 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.449      ;
; -0.495 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.445      ;
; -0.487 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.437      ;
; -0.484 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.434      ;
; -0.481 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.431      ;
; -0.480 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.480 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.430      ;
; -0.479 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.429      ;
; -0.479 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.429      ;
; -0.476 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.037     ; 1.426      ;
; -0.475 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.437      ;
; -0.475 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.437      ;
; -0.475 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.437      ;
; -0.475 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]    ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 1.000        ; -0.025     ; 1.437      ;
+--------+--------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'i_clk_50'                                                                                                                                                                                               ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                 ; To Node                                                                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.307      ;
; 0.204 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.325      ;
; 0.224 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.345      ;
; 0.297 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.420      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.427      ;
; 0.309 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.430      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.312 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.432      ;
; 0.317 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.317 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.437      ;
; 0.325 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.446      ;
; 0.326 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.447      ;
; 0.328 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.449      ;
; 0.336 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.457      ;
; 0.342 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.463      ;
; 0.369 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.489      ;
; 0.371 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.491      ;
; 0.373 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.493      ;
; 0.374 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.494      ;
; 0.377 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.497      ;
; 0.395 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.515      ;
; 0.430 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.050      ; 0.564      ;
; 0.446 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.567      ;
; 0.447 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.568      ;
; 0.448 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[6]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[10]     ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.569      ;
; 0.450 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.570      ;
; 0.456 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.577      ;
; 0.457 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.578      ;
; 0.457 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.579      ;
; 0.459 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[15] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[7]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.580      ;
; 0.459 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.579      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[0]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[3]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[17] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.581      ;
; 0.460 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[2]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.580      ;
; 0.464 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[19] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.585      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[2]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[18] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.466 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[10] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[6]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.588      ;
; 0.467 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.587      ;
; 0.469 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[11] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.590      ;
; 0.469 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[2]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[0]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[4]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[6]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.470 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.590      ;
; 0.472 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[1]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[3]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.473 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[5]            ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[7]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.593      ;
; 0.475 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.596      ;
; 0.477 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.598      ;
; 0.480 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[14] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.601      ;
; 0.481 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[9]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PWMCounter|Pre_Q[0]            ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.034      ; 0.599      ;
; 0.483 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.604      ;
; 0.486 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[7]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.607      ;
; 0.488 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[2]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.609      ;
; 0.491 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[1]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.612      ;
; 0.491 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.611      ;
; 0.496 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[0]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.616      ;
; 0.500 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.621      ;
; 0.503 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[3]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[5]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.624      ;
; 0.511 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[7]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.631      ;
; 0.512 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[5]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[8]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.633      ;
; 0.513 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[1]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[4]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.634      ;
; 0.513 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.633      ;
; 0.514 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[5]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[8]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.634      ;
; 0.516 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[1]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.636      ;
; 0.518 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[3]      ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:PreScale_Counter|Pre_Q[4]      ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.036      ; 0.638      ;
; 0.520 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[13] ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[16] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.520 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.641      ;
; 0.521 ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[4]        ; Sound_PWM_Middle_C:PWMCounter|counterLdInc:ROMAddrCounter|Pre_Q[6]        ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.642      ;
; 0.522 ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[9]  ; Sound_SQWave_Middle_C:SQWCounter|counterLdInc:SquareWaveCounter|Pre_Q[12] ; i_clk_50     ; i_clk_50    ; 0.000        ; 0.037      ; 0.643      ;
+-------+---------------------------------------------------------------------------+---------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.984  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
;  i_clk_50        ; -2.984  ; 0.187 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -96.12  ; 0.0   ; 0.0      ; 0.0     ; -72.889             ;
;  i_clk_50        ; -96.120 ; 0.000 ; N/A      ; N/A     ; -72.889             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i_play_n                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; i_clk_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; o_Sq_Wave     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; o_Sine_Wave   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 790      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; i_clk_50   ; i_clk_50 ; 790      ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 2     ; 2    ;
; Unconstrained Output Ports      ; 2     ; 2    ;
; Unconstrained Output Port Paths ; 19    ; 19   ;
+---------------------------------+-------+------+


+------------------------------------------+
; Clock Status Summary                     ;
+----------+----------+------+-------------+
; Target   ; Clock    ; Type ; Status      ;
+----------+----------+------+-------------+
; i_clk_50 ; i_clk_50 ; Base ; Constrained ;
+----------+----------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; i_play_n   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; o_Sine_Wave ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; o_Sq_Wave   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition
    Info: Processing started: Thu Aug 25 09:20:41 2022
Info: Command: quartus_sta FPGA_Sound -c FPGA_Sound
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): The Timing Analyzer is analyzing 1 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'FPGA_Sound.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name i_clk_50 i_clk_50
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.984
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.984             -96.120 i_clk_50 
Info (332146): Worst-case hold slack is 0.454
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.454               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.889 i_clk_50 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.726
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.726             -84.433 i_clk_50 
Info (332146): Worst-case hold slack is 0.402
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.402               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -72.889 i_clk_50 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.685
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.685             -14.955 i_clk_50 
Info (332146): Worst-case hold slack is 0.187
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.187               0.000 i_clk_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -65.008 i_clk_50 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4768 megabytes
    Info: Processing ended: Thu Aug 25 09:20:43 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


