// Seed: 1614228992
module module_0 (
    input wor id_0,
    output wire id_1,
    output supply1 id_2,
    output supply1 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7
);
  integer id_9;
  assign id_1 = id_6;
  wire id_10;
endmodule
module module_1 (
    output wire id_0,
    input uwire id_1,
    output uwire id_2,
    input tri0 id_3,
    input supply0 id_4,
    input tri1 id_5,
    output tri id_6
    , id_10,
    input supply0 id_7,
    output uwire id_8
);
  module_0(
      id_1, id_0, id_6, id_8, id_4, id_5, id_1, id_8
  );
endmodule
