{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1684808764377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1684808764380 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue May 23 10:26:04 2023 " "Processing started: Tue May 23 10:26:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1684808764380 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808764380 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DotArray -c DotArray " "Command: quartus_map --read_settings_files=on --write_settings_files=off DotArray -c DotArray" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808764380 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1684808764664 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1684808764665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dotarray.v 1 1 " "Found 1 design units, including 1 entities, in source file dotarray.v" { { "Info" "ISGN_ENTITY_NAME" "1 DotArray " "Found entity 1: DotArray" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1684808772272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DotArray " "Elaborating entity \"DotArray\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1684808772300 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 DotArray.v(15) " "Verilog HDL assignment warning at DotArray.v(15): truncated value with size 32 to match size of target (9)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684808772300 "|DotArray"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DotArray.v(26) " "Verilog HDL assignment warning at DotArray.v(26): truncated value with size 32 to match size of target (4)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684808772301 "|DotArray"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 DotArray.v(35) " "Verilog HDL assignment warning at DotArray.v(35): truncated value with size 32 to match size of target (4)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1684808772301 "|DotArray"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "keyr DotArray.v(44) " "Verilog HDL Always Construct warning at DotArray.v(44): inferring latch(es) for variable \"keyr\", which holds its previous value in one or more paths through the always construct" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1684808772301 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[0\] DotArray.v(44) " "Inferred latch for \"keyr\[0\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[1\] DotArray.v(44) " "Inferred latch for \"keyr\[1\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[2\] DotArray.v(44) " "Inferred latch for \"keyr\[2\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[3\] DotArray.v(44) " "Inferred latch for \"keyr\[3\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[4\] DotArray.v(44) " "Inferred latch for \"keyr\[4\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[5\] DotArray.v(44) " "Inferred latch for \"keyr\[5\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[6\] DotArray.v(44) " "Inferred latch for \"keyr\[6\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[7\] DotArray.v(44) " "Inferred latch for \"keyr\[7\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[8\] DotArray.v(44) " "Inferred latch for \"keyr\[8\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[9\] DotArray.v(44) " "Inferred latch for \"keyr\[9\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[10\] DotArray.v(44) " "Inferred latch for \"keyr\[10\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[11\] DotArray.v(44) " "Inferred latch for \"keyr\[11\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[12\] DotArray.v(44) " "Inferred latch for \"keyr\[12\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772302 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[13\] DotArray.v(44) " "Inferred latch for \"keyr\[13\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772303 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[14\] DotArray.v(44) " "Inferred latch for \"keyr\[14\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772303 "|DotArray"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "keyr\[15\] DotArray.v(44) " "Inferred latch for \"keyr\[15\]\" at DotArray.v(44)" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808772303 "|DotArray"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[0\]\$latch " "Latch keyr\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[1\]\$latch " "Latch keyr\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[2\]\$latch " "Latch keyr\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[3\]\$latch " "Latch keyr\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[4\]\$latch " "Latch keyr\[4\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[5\]\$latch " "Latch keyr\[5\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[6\]\$latch " "Latch keyr\[6\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[7\]\$latch " "Latch keyr\[7\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[8\]\$latch " "Latch keyr\[8\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[9\]\$latch " "Latch keyr\[9\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[10\]\$latch " "Latch keyr\[10\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[11\]\$latch " "Latch keyr\[11\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[12\]\$latch " "Latch keyr\[12\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[13\]\$latch " "Latch keyr\[13\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[14\]\$latch " "Latch keyr\[14\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA S\[0\] " "Ports D and ENA on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772696 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772696 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "keyr\[15\]\$latch " "Latch keyr\[15\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE S\[0\] " "Ports ENA and PRE on the latch are fed by the same signal S\[0\]" {  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1684808772697 ""}  } { { "DotArray.v" "" { Text "C:/intelFPGA_lite/dotArray(vhdl)/DotArray.v" 44 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1684808772697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1684808772783 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1684808773263 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1684808773263 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "109 " "Implemented 109 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1684808773285 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1684808773285 ""} { "Info" "ICUT_CUT_TM_LCELLS" "88 " "Implemented 88 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1684808773285 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1684808773285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 37 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1684808773301 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue May 23 10:26:13 2023 " "Processing ended: Tue May 23 10:26:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1684808773301 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1684808773301 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1684808773301 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1684808773301 ""}
