Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.11.0.396.4
Mon Jan 11 23:26:26 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.11_x64\ispfpga\bin\nt64\scuba.exe -w -n SpriteRam -lang vhdl -synth lse -bus_exp 7 -bb -arch xo3c00f -type ramdps -device LCMXO3LF-9400C -raddr_width 14 -rwidth 9 -waddr_width 14 -wwidth 9 -rnum_words 16384 -wnum_words 16384 -cascade -1 -mem_init0 
    Circuit name     : SpriteRam
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[13:0], RdAddress[13:0], Data[8:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[8:0]
    I/O buffer       : not inserted
    Memory file      : INIT_ALL_0s
    EDIF output      : SpriteRam.edn
    VHDL output      : SpriteRam.vhd
    VHDL template    : SpriteRam_tmpl.vhd
    VHDL testbench   : tb_SpriteRam_tmpl.vhd
    VHDL purpose     : for synthesis and simulation
    Bus notation     : big endian
    Report output    : SpriteRam.srp
    Estimated Resource Usage:
            LUT : 68
            EBR : 16
            Reg : 4

END   SCUBA Module Synthesis

File: SpriteRam.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


