Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Fri Apr 08 16:17:43 2016
| Host         : LAPTOP-UKLG2NCK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file Basys3_timing_summary_routed.rpt -rpx Basys3_timing_summary_routed.rpx
| Design       : Basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 48 register/latch pins with no clock driven by root clock pin: inst_Clock_Divider/internal_clock_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 80 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.231        0.000                      0                  256        0.254        0.000                      0                  256        4.500        0.000                       0                   133  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.231        0.000                      0                  256        0.254        0.000                      0                  256        4.500        0.000                       0                   133  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.231ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.952ns (22.243%)  route 3.328ns (77.757%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.655     9.425    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.506    14.847    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][10]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_Debouncer/sig_cntrs_ary_reg[3][10]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.952ns (22.243%)  route 3.328ns (77.757%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.655     9.425    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.506    14.847    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][11]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_Debouncer/sig_cntrs_ary_reg[3][11]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.952ns (22.243%)  route 3.328ns (77.757%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.655     9.425    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.506    14.847    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][8]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_Debouncer/sig_cntrs_ary_reg[3][8]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.231ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.280ns  (logic 0.952ns (22.243%)  route 3.328ns (77.757%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.655     9.425    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.506    14.847    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][9]/C
                         clock pessimism              0.273    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X4Y19          FDRE (Setup_fdre_C_R)       -0.429    14.656    inst_Debouncer/sig_cntrs_ary_reg[3][9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -9.425    
  -------------------------------------------------------------------
                         slack                                  5.231    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.952ns (22.771%)  route 3.229ns (77.229%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.556     9.326    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.509    14.850    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][0]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_Debouncer/sig_cntrs_ary_reg[3][0]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.952ns (22.771%)  route 3.229ns (77.229%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.556     9.326    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.509    14.850    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][1]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_Debouncer/sig_cntrs_ary_reg[3][1]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.952ns (22.771%)  route 3.229ns (77.229%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.556     9.326    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.509    14.850    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][2]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_Debouncer/sig_cntrs_ary_reg[3][2]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.181ns  (logic 0.952ns (22.771%)  route 3.229ns (77.229%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.556     9.326    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.509    14.850    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y17          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][3]/C
                         clock pessimism              0.273    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X4Y17          FDRE (Setup_fdre_C_R)       -0.429    14.659    inst_Debouncer/sig_cntrs_ary_reg[3][3]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.326    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.952ns (22.986%)  route 3.190ns (77.014%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.517     9.287    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    14.848    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][4]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.681    inst_Debouncer/sig_cntrs_ary_reg[3][4]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.394    

Slack (MET) :             5.394ns  (required time - arrival time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[3][5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.952ns (22.986%)  route 3.190ns (77.014%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.624     5.145    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y18          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  inst_Debouncer/sig_cntrs_ary_reg[3][7]/Q
                         net (fo=2, routed)           0.680     6.281    inst_Debouncer/sig_cntrs_ary_reg[3]_3[7]
    SLICE_X5Y18          LUT4 (Prop_lut4_I2_O)        0.124     6.405 r  inst_Debouncer/sig_out_reg[3]_i_5/O
                         net (fo=1, routed)           0.401     6.807    inst_Debouncer/sig_out_reg[3]_i_5_n_0
    SLICE_X5Y17          LUT5 (Prop_lut5_I4_O)        0.124     6.931 f  inst_Debouncer/sig_out_reg[3]_i_4/O
                         net (fo=1, routed)           0.776     7.707    inst_Debouncer/sig_out_reg[3]_i_4_n_0
    SLICE_X5Y20          LUT6 (Prop_lut6_I5_O)        0.124     7.831 r  inst_Debouncer/sig_out_reg[3]_i_2/O
                         net (fo=2, routed)           0.815     8.646    inst_Debouncer/sig_out_reg[3]_i_2_n_0
    SLICE_X5Y19          LUT3 (Prop_lut3_I0_O)        0.124     8.770 r  inst_Debouncer/sig_cntrs_ary[3][0]_i_1/O
                         net (fo=16, routed)          0.517     9.287    inst_Debouncer/sig_cntrs_ary[3][0]_i_1_n_0
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         1.507    14.848    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X4Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[3][5]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X4Y18          FDRE (Setup_fdre_C_R)       -0.429    14.681    inst_Debouncer/sig_cntrs_ary_reg[3][5]
  -------------------------------------------------------------------
                         required time                         14.681    
                         arrival time                          -9.287    
  -------------------------------------------------------------------
                         slack                                  5.394    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.554     1.437    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  inst_Display_Controller/clock_divide_counter_reg[6]/Q
                         net (fo=1, routed)           0.114     1.716    inst_Display_Controller/clock_divide_counter_reg_n_0_[6]
    SLICE_X10Y23         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.826    inst_Display_Controller/clock_divide_counter_reg[4]_i_1__0_n_5
    SLICE_X10Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.821     1.948    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X10Y23         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[6]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X10Y23         FDRE (Hold_fdre_C_D)         0.134     1.571    inst_Display_Controller/clock_divide_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 inst_Display_Controller/clock_divide_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Display_Controller/clock_divide_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.556     1.439    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y22         FDRE (Prop_fdre_C_Q)         0.164     1.603 r  inst_Display_Controller/clock_divide_counter_reg[2]/Q
                         net (fo=1, routed)           0.114     1.718    inst_Display_Controller/clock_divide_counter_reg_n_0_[2]
    SLICE_X10Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.828 r  inst_Display_Controller/clock_divide_counter_reg[0]_i_2__0/O[2]
                         net (fo=1, routed)           0.000     1.828    inst_Display_Controller/clock_divide_counter_reg[0]_i_2__0_n_5
    SLICE_X10Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.823     1.950    inst_Display_Controller/clk_IBUF_BUFG
    SLICE_X10Y22         FDRE                                         r  inst_Display_Controller/clock_divide_counter_reg[2]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.134     1.573    inst_Display_Controller/clock_divide_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Clock_Divider/internal_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Clock_Divider/internal_clock_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.562     1.445    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  inst_Clock_Divider/internal_clock_reg/Q
                         net (fo=2, routed)           0.168     1.754    inst_Clock_Divider/led_OBUF[0]
    SLICE_X35Y46         LUT2 (Prop_lut2_I1_O)        0.045     1.799 r  inst_Clock_Divider/internal_clock_i_1/O
                         net (fo=1, routed)           0.000     1.799    inst_Clock_Divider/internal_clock_i_1_n_0
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.831     1.958    inst_Clock_Divider/clk_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  inst_Clock_Divider/internal_clock_reg/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.091     1.536    inst_Clock_Divider/internal_clock_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_out_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_out_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.584     1.467    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y20          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  inst_Debouncer/sig_out_reg_reg[1]/Q
                         net (fo=34, routed)          0.168     1.776    inst_Debouncer/p_1_in0_in
    SLICE_X7Y20          LUT2 (Prop_lut2_I1_O)        0.045     1.821 r  inst_Debouncer/sig_out_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.821    inst_Debouncer/sig_out_reg[1]_i_1_n_0
    SLICE_X7Y20          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.853     1.980    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X7Y20          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[1]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X7Y20          FDRE (Hold_fdre_C_D)         0.091     1.558    inst_Debouncer/sig_out_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_out_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_out_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.468    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Debouncer/sig_out_reg_reg[2]/Q
                         net (fo=18, routed)          0.168     1.777    inst_Debouncer/p_0_in1_in
    SLICE_X3Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  inst_Debouncer/sig_out_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.822    inst_Debouncer/sig_out_reg[2]_i_1_n_0
    SLICE_X3Y21          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     1.981    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X3Y21          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y21          FDRE (Hold_fdre_C_D)         0.091     1.559    inst_Debouncer/sig_out_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_out_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_out_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.468    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y19          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Debouncer/sig_out_reg_reg[3]/Q
                         net (fo=18, routed)          0.168     1.777    inst_Debouncer/p_0_in
    SLICE_X5Y19          LUT2 (Prop_lut2_I1_O)        0.045     1.822 r  inst_Debouncer/sig_out_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.822    inst_Debouncer/sig_out_reg[3]_i_1_n_0
    SLICE_X5Y19          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     1.981    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X5Y19          FDRE                                         r  inst_Debouncer/sig_out_reg_reg[3]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X5Y19          FDRE (Hold_fdre_C_D)         0.091     1.559    inst_Debouncer/sig_out_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.822    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[4][15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.585     1.468    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/Q
                         net (fo=2, routed)           0.119     1.728    inst_Debouncer/sig_cntrs_ary_reg[4]_4[15]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  inst_Debouncer/sig_cntrs_ary_reg[4][12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.836    inst_Debouncer/sig_cntrs_ary_reg[4][12]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.854     1.981    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][15]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    inst_Debouncer/sig_cntrs_ary_reg[4][15]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.588     1.471    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  inst_Debouncer/sig_cntrs_ary_reg[4][3]/Q
                         net (fo=2, routed)           0.119     1.731    inst_Debouncer/sig_cntrs_ary_reg[4]_4[3]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  inst_Debouncer/sig_cntrs_ary_reg[4][0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.839    inst_Debouncer/sig_cntrs_ary_reg[4][0]_i_2_n_4
    SLICE_X1Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.857     1.984    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][3]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    inst_Debouncer/sig_cntrs_ary_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[4][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[4][7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.587     1.470    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  inst_Debouncer/sig_cntrs_ary_reg[4][7]/Q
                         net (fo=2, routed)           0.119     1.730    inst_Debouncer/sig_cntrs_ary_reg[4]_4[7]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.838 r  inst_Debouncer/sig_cntrs_ary_reg[4][4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    inst_Debouncer/sig_cntrs_ary_reg[4][4]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.856     1.983    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][7]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    inst_Debouncer/sig_cntrs_ary_reg[4][7]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 inst_Debouncer/sig_cntrs_ary_reg[4][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_Debouncer/sig_cntrs_ary_reg[4][11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.586     1.469    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  inst_Debouncer/sig_cntrs_ary_reg[4][11]/Q
                         net (fo=2, routed)           0.119     1.729    inst_Debouncer/sig_cntrs_ary_reg[4]_4[11]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.837 r  inst_Debouncer/sig_cntrs_ary_reg[4][8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.837    inst_Debouncer/sig_cntrs_ary_reg[4][8]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=132, routed)         0.855     1.982    inst_Debouncer/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  inst_Debouncer/sig_cntrs_ary_reg[4][11]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    inst_Debouncer/sig_cntrs_ary_reg[4][11]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y43   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y47   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y43   inst_Clock_Divider/clock_divide_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y45   inst_Clock_Divider/clock_divide_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   inst_Clock_Divider/clock_divide_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_Clock_Divider/clock_divide_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_Clock_Divider/clock_divide_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y47   inst_Clock_Divider/clock_divide_counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_Debouncer/sig_cntrs_ary_reg[0][10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y18    inst_Debouncer/sig_cntrs_ary_reg[0][11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    inst_Debouncer/sig_cntrs_ary_reg[0][12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    inst_Debouncer/sig_cntrs_ary_reg[0][13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    inst_Debouncer/sig_cntrs_ary_reg[0][14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y19    inst_Debouncer/sig_cntrs_ary_reg[0][15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    inst_Debouncer/sig_cntrs_ary_reg[0][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    inst_Debouncer/sig_cntrs_ary_reg[0][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y16    inst_Debouncer/sig_cntrs_ary_reg[0][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y19    inst_Debouncer/sig_out_reg_reg[0]/C



