/*
 * Data version: 240122_143513
 *
 * Copyright (C) 2017-2024 Texas Instruments Incorporated - http://www.ti.com/
 * ALL RIGHTS RESERVED
 */
#include <types/array_size.h>
#include <stddef.h>
#include <device_clk.h>
#include <config.h>
#include <resource.h>
#include <clk.h>
#include <device.h>
#include <build_assert.h>
#include <soc/device.h>
#include <soc/j722s/clk_ids.h>
#include <soc/j722s/clocks.h>
#include <soc/j722s/devices.h>
#include <soc/j722s/regs.h>
#include <soc/j722s/control.h>
#include <psc.h>

BUILD_ASSERT_GLOBAL(sizeof(dev_idx_t) == (size_t) 2, dev_idx_t_is_16bit);

#define J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0 0
#define J722S_PSC_PD_GP_CORE_CTL_MCU 0
#define J722S_PSC_PD_PD_MCUSS 1
#define J722S_PSC_LPSC_LPSC_MCU_ALWAYSON 0
#define J722S_PSC_LPSC_LPSC_MAIN2MCU_ISO 1
#define J722S_PSC_LPSC_LPSC_DM2MCU_ISO 2
#define J722S_PSC_LPSC_LPSC_DM2SAFE_ISO 3
#define J722S_PSC_LPSC_LPSC_MCU2DM_ISO 4
#define J722S_PSC_LPSC_LPSC_MCU_TEST 5
#define J722S_PSC_LPSC_LPSC_MCU_R5 6
#define J722S_PSC_LPSC_LPSC_MCU_MCANSS_0 7
#define J722S_PSC_LPSC_LPSC_MCU_MCANSS_1 8
#define J722S_PSC_LPSC_LPSC_MCU_COMMON 9
#define J722S_PSC_LPSC_LPSC_MCU_PBIST 10
#define J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0 1
#define J722S_PSC_PD_GP_CORE 0
#define J722S_PSC_PD_PD_GPU_CORE 1
#define J722S_PSC_PD_PD_CPSW 2
#define J722S_PSC_PD_PD_MPU_CLST0 3
#define J722S_PSC_PD_PD_MPU_CLST0_CORE0 4
#define J722S_PSC_PD_PD_MPU_CLST0_CORE1 5
#define J722S_PSC_PD_PD_MPU_CLST0_CORE2 6
#define J722S_PSC_PD_PD_MPU_CLST0_CORE3 7
#define J722S_PSC_PD_PD_GPU_CTRL 8
#define J722S_PSC_PD_PD_RSVD2 9
#define J722S_PSC_PD_PD_CODEC 10
#define J722S_PSC_PD_PD_C7DSP0 11
#define J722S_PSC_PD_PD_VPAC 12
#define J722S_PSC_PD_PD_DDR 13
#define J722S_PSC_PD_PD_PCIE 14
#define J722S_PSC_PD_PD_C7DSP1 15
#define J722S_PSC_PD_PD_MAIN_MCUSS0 16
#define J722S_PSC_PD_PD_MAIN_SRAM0 17
#define J722S_PSC_PD_PD_MAIN_SRAM1 18
#define J722S_PSC_PD_PD_RSVD0 19
#define J722S_PSC_PD_PD_RSVD1 20
#define J722S_PSC_PD_PD_DSS 21
#define J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON 0
#define J722S_PSC_LPSC_LPSC_MAIN_DM 1
#define J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST0 2
#define J722S_PSC_LPSC_LPSC_MAIN_MAIN2DM_ISO 3
#define J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_ISO 4
#define J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO 5
#define J722S_PSC_LPSC_LPSC_MAIN_DM2CENTRAL_ISO 6
#define J722S_PSC_LPSC_LPSC_MAIN_CENTRAL2DM_ISO 7
#define J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST1 8
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_RX1 9
#define J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX1 10
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_TX0 11
#define J722S_PSC_LPSC_LPSC_MAIN_USB0_ISO 12
#define J722S_PSC_LPSC_LPSC_MAIN_USB2_ISO 13
#define J722S_PSC_LPSC_LPSC_MAIN_TEST 14
#define J722S_PSC_LPSC_LPSC_MAIN_GPMC 15
#define J722S_PSC_LPSC_LPSC_MAIN_MCANSS1 16
#define J722S_PSC_LPSC_LPSC_MAIN_MCASP0 17
#define J722S_PSC_LPSC_LPSC_MAIN_MCASP1 18
#define J722S_PSC_LPSC_LPSC_MAIN_MCASP2 19
#define J722S_PSC_LPSC_LPSC_MAIN_EMMC8B 20
#define J722S_PSC_LPSC_LPSC_MAIN_EMMC4B0 21
#define J722S_PSC_LPSC_LPSC_MAIN_EMMC4B1 22
#define J722S_PSC_LPSC_LPSC_MAIN_USB0 23
#define J722S_PSC_LPSC_LPSC_MAIN_USB2 24
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_RX0 25
#define J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX0 26
#define J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON 27
#define J722S_PSC_LPSC_LPSC_MAIN_FSS_OSPI 28
#define J722S_PSC_LPSC_LPSC_MAIN_TIFS 29
#define J722S_PSC_LPSC_LPSC_MAIN_HSM 30
#define J722S_PSC_LPSC_LPSC_MAIN_SA3UL 31
#define J722S_PSC_LPSC_LPSC_MAIN_HSM_ISO 32
#define J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS 33
#define J722S_PSC_LPSC_LPSC_MAIN_IP 34
#define J722S_PSC_LPSC_LPSC_MAIN_MCANSS0 35
#define J722S_PSC_LPSC_LPSC_MAIN_GIC 36
#define J722S_PSC_LPSC_LPSC_MAIN_PBIST0 37
#define J722S_PSC_LPSC_LPSC_MAIN_DPHY_TX0 38
#define J722S_PSC_LPSC_LPSC_MAIN_JPEG 39
#define J722S_PSC_LPSC_LPSC_MAIN_SERDES0 40
#define J722S_PSC_LPSC_LPSC_MAIN_SERDES1 41
#define J722S_PSC_LPSC_LPSC_MAIN_CPSW 42
#define J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD2 43
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_RX3 44
#define J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX3 45
#define J722S_PSC_LPSC_LPSC_MAIN_PBIST1 46
#define J722S_PSC_LPSC_LPSC_MAIN_USB1 47
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_RX2 48
#define J722S_PSC_LPSC_LPSC_MAIN_CSI_DPHY_RX2 49
#define J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD3 50
#define J722S_PSC_LPSC_LPSC_MAIN_GPU_CORE 51
#define J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD5 52
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0 53
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_PBIST0 54
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_PBIST1 55
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE0 56
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE1 57
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE2 58
#define J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE3 59
#define J722S_PSC_LPSC_LPSC_MAIN_GPU_CTRL 60
#define J722S_PSC_LPSC_LPSC_MAIN_GPU_PBIST 61
#define J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD0 62
#define J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD1 63
#define J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD2 64
#define J722S_PSC_LPSC_LPSC_MAIN_CODEC 65
#define J722S_PSC_LPSC_LPSC_MAIN_CODEC_PBIST 66
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_CORE 67
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_PBIST 68
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_COMMON 69
#define J722S_PSC_LPSC_LPSC_MAIN_VPAC 70
#define J722S_PSC_LPSC_LPSC_MAIN_VPAC_PBIST 71
#define J722S_PSC_LPSC_LPSC_MAIN_EMIF_LOCAL 72
#define J722S_PSC_LPSC_LPSC_MAIN_EMIF_CFG_ISO 73
#define J722S_PSC_LPSC_LPSC_MAIN_EMIF_DATA_ISO 74
#define J722S_PSC_LPSC_LPSC_MAIN_PCIE0 75
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_CORE 76
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_PBIST 77
#define J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_COMMON 78
#define J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_CORE0 79
#define J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_PBIST 80
#define J722S_PSC_LPSC_LPSC_MAIN_SRAM0_MSRAM 81
#define J722S_PSC_LPSC_LPSC_MAIN_SRAM0_PBIST 82
#define J722S_PSC_LPSC_LPSC_MAIN_SRAM1_MSRAM 83
#define J722S_PSC_LPSC_LPSC_MAIN_SRAM1_PBIST 84
#define J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD0 85
#define J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD1 86
#define J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD2 87
#define J722S_PSC_LPSC_LPSC_PDRSVD1_RSVD0 88
#define J722S_PSC_LPSC_LPSC_RSVD1_RSVD1 89
#define J722S_PSC_LPSC_LPSC_RSVD1_RSVD2 90
#define J722S_PSC_LPSC_LPSC_MAIN_DSS0 91
#define J722S_PSC_LPSC_LPSC_MAIN_DSS1 92
#define J722S_PSC_LPSC_LPSC_MAIN_DSS_DSI0 93
#define J722S_PSC_LPSC_LPSC_MAIN_OLDI0 94
#define J722S_PSC_LPSC_LPSC_MAIN_OLDI1 95
#define J722S_PSC_MULTIPLE_SAM67_VPAC_WRAP_MAIN_0 0
#define J722S_PSC_MULTIPLE_SAM67_GPU_BXS464_WRAP_MAIN_0 1

#define J722S_DEV_AM67_DBGSUSPENDROUTER_MAIN_0_CLOCKS 0
#define J722S_DEV_AM67_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS 1
#define J722S_DEV_AM67_MCU_GPIOMUX_INTROUTER_WKUP_0_CLOCKS 0
#define J722S_DEV_AM67_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS 2
#define J722S_DEV_PULSAR_ULS_MCU_0_R5_0_CLOCKS 3
#define J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS 5
#define J722S_DEV_CXSTM500SS_MAIN_0_CLOCKS 41
#define J722S_DEV_DCC2_MAIN_0_CLOCKS 44
#define J722S_DEV_DCC2_MAIN_1_CLOCKS 57
#define J722S_DEV_DCC2_MAIN_2_CLOCKS 70
#define J722S_DEV_DCC2_MAIN_3_CLOCKS 83
#define J722S_DEV_DCC2_MAIN_4_CLOCKS 96
#define J722S_DEV_DCC2_MAIN_5_CLOCKS 109
#define J722S_DEV_DCC2_MCU_0_CLOCKS 1
#define J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS 122
#define J722S_DEV_DMSS_AM67_MAIN_0_BCDMA_0_CLOCKS 145
#define J722S_DEV_DMSS_AM67_MAIN_0_CBASS_0_CLOCKS 146
#define J722S_DEV_DMSS_AM67_MAIN_0_INTAGGR_0_CLOCKS 147
#define J722S_DEV_DMSS_AM67_MAIN_0_IPCSS_0_CLOCKS 148
#define J722S_DEV_DMSS_AM67_MAIN_0_PKTDMA_0_CLOCKS 149
#define J722S_DEV_DMSS_AM67_MAIN_0_RINGACC_0_CLOCKS 0
#define J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS 14
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS 150
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS 165
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS 170
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS 185
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS 190
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS 205
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS 210
#define J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS 225
#define J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS 25
#define J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS 30
#define J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS 41
#define J722S_DEV_ECAP_MAIN_0_CLOCKS 230
#define J722S_DEV_ECAP_MAIN_1_CLOCKS 231
#define J722S_DEV_ECAP_MAIN_2_CLOCKS 232
#define J722S_DEV_ELM_MAIN_0_CLOCKS 233
#define J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS 234
#define J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS 239
#define J722S_DEV_EQEP_T2_MAIN_0_CLOCKS 248
#define J722S_DEV_EQEP_T2_MAIN_1_CLOCKS 249
#define J722S_DEV_GTC_R10_WKUP_0_CLOCKS 250
#define J722S_DEV_EQEP_T2_MAIN_2_CLOCKS 262
#define J722S_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS 263
#define J722S_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS 46
#define J722S_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS 264
#define J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS 265
#define J722S_DEV_GIC500SS_1_4_MAIN_0_CLOCKS 275
#define J722S_DEV_GPIO_144_MAIN_0_CLOCKS 276
#define J722S_DEV_GPIO_144_MAIN_1_CLOCKS 277
#define J722S_DEV_GPIO_144_MCU_0_CLOCKS 47
#define J722S_DEV_GPMC_MAIN_0_CLOCKS 278
#define J722S_DEV_K3_LED2VBUS_MAIN_0_CLOCKS 284
#define J722S_DEV_K3_DDPA_MAIN_0_CLOCKS 286
#define J722S_DEV_K3_EPWM_MAIN_0_CLOCKS 287
#define J722S_DEV_K3_EPWM_MAIN_1_CLOCKS 288
#define J722S_DEV_K3_EPWM_MAIN_2_CLOCKS 289
#define J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS 290
#define J722S_DEV_MCANSS_MAIN_0_CLOCKS 295
#define J722S_DEV_MCANSS_MAIN_1_CLOCKS 302
#define J722S_DEV_MCRC64_MCU_0_CLOCKS 52
#define J722S_DEV_MSHSI2C_MAIN_0_CLOCKS 309
#define J722S_DEV_MSHSI2C_MAIN_1_CLOCKS 313
#define J722S_DEV_MSHSI2C_MAIN_2_CLOCKS 317
#define J722S_DEV_MSHSI2C_MAIN_3_CLOCKS 321
#define J722S_DEV_MSHSI2C_MCU_0_CLOCKS 53
#define J722S_DEV_MSHSI2C_WKUP_0_CLOCKS 57
#define J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS 63
#define J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS 76
#define J722S_DEV_USART_WKUP_0_CLOCKS 83
#define J722S_DEV_MCRC64_MAIN_0_CLOCKS 325
#define J722S_DEV_RTCSS_WKUP_0_CLOCKS 326
#define J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS 335
#define J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS 339
#define J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS 345
#define J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS 351
#define J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS 357
#define J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS 363
#define J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS 369
#define J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS 89
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_0_CLOCKS 375
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_1_CLOCKS 376
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_2_CLOCKS 377
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_3_CLOCKS 378
#define J722S_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS 97
#define J722S_DEV_SPI_MAIN_0_CLOCKS 379
#define J722S_DEV_SPI_MAIN_1_CLOCKS 385
#define J722S_DEV_SPI_MAIN_2_CLOCKS 391
#define J722S_DEV_USART_MAIN_0_CLOCKS 397
#define J722S_DEV_SPI_MCU_0_CLOCKS 99
#define J722S_DEV_SPI_MCU_1_CLOCKS 105
#define J722S_DEV_USART_MCU_0_CLOCKS 111
#define J722S_DEV_SPINLOCK256_MAIN_0_CLOCKS 403
#define J722S_DEV_USART_MAIN_1_CLOCKS 404
#define J722S_DEV_USART_MAIN_2_CLOCKS 410
#define J722S_DEV_USART_MAIN_3_CLOCKS 416
#define J722S_DEV_USART_MAIN_4_CLOCKS 422
#define J722S_DEV_USART_MAIN_5_CLOCKS 428
#define J722S_DEV_BOARD_0_CLOCKS 434
#define J722S_DEV_USART_MAIN_6_CLOCKS 637
#define J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS 643
#define J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_0_CLOCKS 654
#define J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS 664
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS 672
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_PBIST_0_CLOCKS 678
#define J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_FW_0_CLOCKS 682
#define J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_PSC_0_CLOCKS 683
#define J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS 685
#define J722S_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS 689
#define J722S_DEV_SAM67_A53_RS_BW_LIMITER_MAIN_0_CLOCKS 692
#define J722S_DEV_SAM67_A53_WS_BW_LIMITER_MAIN_0_CLOCKS 693
#define J722S_DEV_SAM67_GPU_RS_BW_LIMITER_MAIN_0_CLOCKS 694
#define J722S_DEV_SAM67_GPU_WS_BW_LIMITER_MAIN_0_CLOCKS 695
#define J722S_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS 696
#define J722S_DEV_SAM62A_MCU_16FF_MCU_0_CLOCKS 697
#define J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS 701
#define J722S_DEV_DCC2_MAIN_6_CLOCKS 706
#define J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS 719
#define J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS 728
#define J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS 735
#define J722S_DEV_MCANSS_MCU_0_CLOCKS 115
#define J722S_DEV_MCANSS_MCU_1_CLOCKS 122
#define J722S_DEV_MCASP_MAIN_0_CLOCKS 742
#define J722S_DEV_MCASP_MAIN_1_CLOCKS 796
#define J722S_DEV_MCASP_MAIN_2_CLOCKS 850
#define J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS 129
#define J722S_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS 904
#define J722S_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS 905
#define J722S_DEV_CPT2_AGGREGATOR32_MCU_SYSCLK2_CLOCKS 906
#define J722S_DEV_DCC2_MCU_1_CLOCKS 907
#define J722S_DEV_DMSS_CSI_AM67_MAIN_0_BCDMA_0_CLOCKS 920
#define J722S_DEV_DMSS_CSI_AM67_MAIN_0_INTAGGR_0_CLOCKS 921
#define J722S_DEV_K3_JPGENC_E5010_MAIN_0_CLOCKS 922
#define J722S_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS 923
#define J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS 931
#define J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS 935
#define J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_0_CLOCKS 941
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_CORE_0_CLOCKS 942
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS 943
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS 948
#define J722S_DEV_SAM67_E5010_RS_BW_LIMITER_MAIN_0_CLOCKS 956
#define J722S_DEV_SAM67_E5010_WS_BW_LIMITER_MAIN_0_CLOCKS 957
#define J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST0_0_CLOCKS 958
#define J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST1_0_CLOCKS 959
#define J722S_DEV_SAM67_VPAC_WRAP_MAIN_0_CLOCKS 960
#define J722S_DEV_SAM67_VPU_WAVE521CL_PBIST_WRAP_MAIN_0_CLOCKS 966
#define J722S_DEV_SAM67_WAVE521_RS_BW_LIMITER_MAIN_PRI_0_CLOCKS 971
#define J722S_DEV_SAM67_WAVE521_WS_BW_LIMITER_MAIN_PRI_0_CLOCKS 972
#define J722S_DEV_SMS_MAIN_0_CORTEX_M4F_1_CLOCKS 973
#define J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS 134
#define J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS 142
#define J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS 974
#define J722S_DEV_DCC2_MAIN_7_CLOCKS 997
#define J722S_DEV_DCC2_MAIN_8_CLOCKS 1010
#define J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS 1023
#define J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS 1029
#define J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_1_CLOCKS 1038
#define J722S_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS 1048
#define J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS 1054
#define J722S_DEV_SAM67_GPU_BXS464_WRAP_MAIN_0_CLOCKS 1064
#define J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS 1069
#define J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLOCKS 1090
#define J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLOCKS 1093
#define J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS 1096
#define J722S_DEV_ATL_MAIN_0_CLOCKS 1100
#define J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS 1274
#define J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS 1279
#define J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS 1284
#define J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS 1289
#define J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS 1295
#define J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS 1302
#define J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS 1309
#define J722S_DEV_K3_PBIST_8C28P_WRAP_MAIN_R5_0_CLOCKS 1316
#define J722S_DEV_MCASP_MAIN_3_CLOCKS 1326
#define J722S_DEV_MCASP_MAIN_4_CLOCKS 1380
#define J722S_DEV_MSHSI2C_MAIN_4_CLOCKS 1434
#define J722S_DEV_MSRAM8KX256E_MAIN_0_CLOCKS 1438
#define J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS 1440
#define J722S_DEV_PULSAR_UL_MAIN_0_R5_0_CLOCKS 1457
#define J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS 1459
#define J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS 1465
#define J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_CLOCKS 1471
#define J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_1_CLOCKS 1474
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_CORE_0_CLOCKS 1475
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS 1476
#define J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS 1481
#define J722S_DEV_SAM67_CTI_MAIN_0_CLOCKS 1489
#define J722S_DEV_SAM67_CTI_MAIN_1_CLOCKS 1490
#define J722S_DEV_SAM67_DMPAC_WRAP_MAIN_0_CLOCKS 1491
#define J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS 1496
#define J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS 1514
#define J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS 1555
#define J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS 1596
#define J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS 1605
#define J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS 1614
#define J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS 1623
#define J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS 1635
#define J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS 1647
#define J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS 1659

static const struct dev_data j722s_dev_am67_dbgsuspendrouter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= J722S_DEV_AM67_DBGSUSPENDROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_am67_main_gpiomux_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_AM67_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_am67_mcu_gpiomux_introuter_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_AM67_MCU_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_am67_timesync_event_introuter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_AM67_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_uls_mcu_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_uls_mcu_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_R5,
	},
	.dev_clk_idx		= J722S_DEV_PULSAR_ULS_MCU_0_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_cpsw_3guss_am67_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CPSW,
	},
	.dev_clk_idx		= J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
	.n_clocks		= 36,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_cxstm500ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= J722S_DEV_CXSTM500SS_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_2_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_3_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_4_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_5_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MCU_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_debugss_k3_wrap_cv0_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,
	.n_clocks		= 23,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_bcdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_BCDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_cbass_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_CBASS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_intaggr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_INTAGGR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_ipcss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_IPCSS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_pktdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_PKTDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_am67_main_0_ringacc_0 __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_AM67_MAIN_0_RINGACC_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_DMSC,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
	.n_clocks		= 15,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
	.n_clocks		= 15,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
	.n_clocks		= 15,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
	.n_clocks		= 15,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_mcu_2 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_mcu_3 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_ecap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_ECAP_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_ecap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_ECAP_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_ecap_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_ECAP_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_elm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPMC,
	},
	.dev_clk_idx		= J722S_DEV_ELM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_main_emif_data_iso_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DDR,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMIF_DATA_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_emmc8ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMMC8B,
	},
	.dev_clk_idx		= J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_emmcsd4ss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMMC4B0,
	},
	.dev_clk_idx		= J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_eqep_t2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_EQEP_T2_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_eqep_t2_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_EQEP_T2_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gtc_r10_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_eqep_t2_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_EQEP_T2_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_esm_am67_main_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_esm_am64_mcu_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_fss_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_fss_ul_main_0_fsas_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_FSS_OSPI,
	},
	.dev_clk_idx		= J722S_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_fss_ul_main_0_ospi_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_FSS_OSPI,
	},
	.dev_clk_idx		= J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gic500ss_1_4_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GIC,
	},
	.dev_clk_idx		= J722S_DEV_GIC500SS_1_4_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gpio_144_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_GPIO_144_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gpio_144_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_GPIO_144_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gpio_144_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_GPIO_144_MCU_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_gpmc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPMC,
	},
	.dev_clk_idx		= J722S_DEV_GPMC_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_led2vbus_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_K3_LED2VBUS_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_ddpa_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_K3_DDPA_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_epwm_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_K3_EPWM_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_epwm_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_K3_EPWM_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_epwm_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_K3_EPWM_MAIN_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3vtm_n16ffc_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mailbox8_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_main2mcu_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN2MCU_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcanss_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCANSS0,
	},
	.dev_clk_idx		= J722S_DEV_MCANSS_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcanss_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCANSS1,
	},
	.dev_clk_idx		= J722S_DEV_MCANSS_MAIN_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcrc64_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_MCRC64_MCU_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mshsi2c_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mshsi2c_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MAIN_1_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mshsi2c_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MAIN_2_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mshsi2c_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MAIN_3_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mshsi2c_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mshsi2c_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_dmtimer_dmc1ms_wkup_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_usart_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_USART_WKUP_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mcrc64_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MCRC64_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rtcss_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_RTCSS_WKUP_0_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_wkup_0_cortex_r5_ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_wkup_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DM,
	},
	.dev_clk_idx		= J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_a53_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE0,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_a53_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE1,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_a53_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE2,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE2,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_a53_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE3,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE3,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_GPU_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_GPU_CTRL,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPU_CTRL,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_mcu_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_R5,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_wkup_dm_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DM,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE0,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE1,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE2,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE2,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0_CORE3,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE3,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_3_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_main_psc_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static struct psc_data j722s_sam62a_mcu_psc_wrap_wkup_0_data __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct psc_pd_data j722s_sam62a_mcu_psc_wrap_wkup_0_pd_data[J722S_PSC_PD_PD_MCUSS + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[J722S_PSC_PD_GP_CORE_CTL_MCU] = {
		.depends	= J722S_PSC_PD_PD_MCUSS,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MCUSS] =	 {
		.depends	= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd j722s_sam62a_mcu_psc_wrap_wkup_0_powerdomains[J722S_PSC_PD_PD_MCUSS + 1] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const dev_idx_t dev_list_LPSC_mcu_alwayson[6] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	J722S_DEV_WKUP_MCU_GPIOMUX_INTROUTER0,
	J722S_DEV_MCU_DCC0,
	J722S_DEV_MCU_DCC1,
	J722S_DEV_WKUP_ESM0,
	J722S_DEV_MCU_GPIO0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_MCU_common[11] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	J722S_DEV_MCU_CPT2_AGGR0,
	J722S_DEV_MCU_TIMER0,
	J722S_DEV_MCU_TIMER1,
	J722S_DEV_MCU_TIMER2,
	J722S_DEV_MCU_TIMER3,
	J722S_DEV_MCU_MCRC64_0,
	J722S_DEV_MCU_I2C0,
	J722S_DEV_MCU_MCSPI0,
	J722S_DEV_MCU_MCSPI1,
	J722S_DEV_MCU_UART0,
	DEV_ID_NONE,
};
static const struct lpsc_module_data j722s_sam62a_mcu_psc_wrap_wkup_0_mod_data[J722S_PSC_LPSC_LPSC_MCU_PBIST + 1] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	[J722S_PSC_LPSC_LPSC_MCU_ALWAYSON] = {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.lpsc_dev.dev_list	= dev_list_LPSC_mcu_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[J722S_PSC_LPSC_LPSC_MAIN2MCU_ISO] = {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			J722S_DEV_MAIN2MCU_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_DM2MCU_ISO] =   {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_DM2SAFE_ISO] =  {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MCU2DM_ISO] =   {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_DM2SAFE_ISO,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MCU_TEST] =     {
		.powerdomain		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_DM2SAFE_ISO,
		.lpsc_dev.dev_array	=    {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MCU_R5] =	     {
		.powerdomain		= J722S_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			J722S_DEV_MCU_R5FSS0_CORE0,
			J722S_DEV_MCU_RTI0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MCU_MCANSS_0] = {
		.powerdomain		= J722S_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			J722S_DEV_MCU_MCAN0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MCU_MCANSS_1] = {
		.powerdomain		= J722S_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			J722S_DEV_MCU_MCAN1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MCU_COMMON] =   {
		.powerdomain		= J722S_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_DM2SAFE_ISO,
		.lpsc_dev.dev_list	= dev_list_LPSC_MCU_common,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J722S_PSC_LPSC_LPSC_MCU_PBIST] =    {
		.powerdomain		= J722S_PSC_PD_PD_MCUSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.depends		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
		.lpsc_dev.dev_array	=    {
			J722S_DEV_MCU_PBIST0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
};
static struct lpsc_module j722s_sam62a_mcu_psc_wrap_wkup_0_modules[J722S_PSC_LPSC_LPSC_MCU_PBIST + 1] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const u8 j722s_dev_sam62a_mcu_psc_wrap_wkup_0_resources[] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x04000000),
};
static const struct psc_drv_data j722s_dev_sam62a_mcu_psc_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.data					= &j722s_sam62a_mcu_psc_wrap_wkup_0_data,
	.pd_data				= j722s_sam62a_mcu_psc_wrap_wkup_0_pd_data,
	.powerdomains				= j722s_sam62a_mcu_psc_wrap_wkup_0_powerdomains,
	.pd_count				= ARRAY_SIZE(j722s_sam62a_mcu_psc_wrap_wkup_0_pd_data),
	.mod_data				= j722s_sam62a_mcu_psc_wrap_wkup_0_mod_data,
	.modules				= j722s_sam62a_mcu_psc_wrap_wkup_0_modules,
	.module_count				= ARRAY_SIZE(j722s_sam62a_mcu_psc_wrap_wkup_0_mod_data),
	.psc_idx				= 0,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= J722S_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_01,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= j722s_dev_sam62a_mcu_psc_wrap_wkup_0_resources,
	},
};
static const struct dev_data j722s_dev_spi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_SPI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_spi_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_SPI_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_spi_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_SPI_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_spi_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_SPI_MCU_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_spi_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_SPI_MCU_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_usart_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_USART_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_spinlock256_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_SPINLOCK256_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_2_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_3_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_4_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_5 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_5_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_board_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_BOARD_0_CLOCKS,
	.n_clocks		= 203,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usart_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_USART_MAIN_6_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usb2ss_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_USB0,
	},
	.dev_clk_idx		= J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 11,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_4bit_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_PBIST0,
	},
	.dev_clk_idx		= J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_4bit_wrap_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST0,
	},
	.dev_clk_idx		= J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_arm_corepack_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_pbist_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MPU_CLST0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_PBIST0,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_PBIST_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_main_psc_wrap_main_0_fw_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_FW_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static struct psc_data j722s_sam67_main_psc_wrap_main_0_psc_0_data __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct psc_pd_data j722s_sam67_main_psc_wrap_main_0_psc_0_pd_data[J722S_PSC_PD_PD_DSS + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[J722S_PSC_PD_GP_CORE] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_GPU_CORE] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_CPSW] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_MPU_CLST0] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MPU_CLST0_CORE0] = {
		.depends	= J722S_PSC_PD_PD_MPU_CLST0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MPU_CLST0_CORE1] = {
		.depends	= J722S_PSC_PD_PD_MPU_CLST0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MPU_CLST0_CORE2] = {
		.depends	= J722S_PSC_PD_PD_MPU_CLST0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MPU_CLST0_CORE3] = {
		.depends	= J722S_PSC_PD_PD_MPU_CLST0,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_GPU_CTRL] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_RSVD2] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_CODEC] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_C7DSP0] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_VPAC] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_DDR] =		    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_PCIE] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_C7DSP1] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MAIN_MCUSS0] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_MAIN_SRAM0] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_MAIN_SRAM1] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_RSVD0] =	    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
	[J722S_PSC_PD_PD_RSVD1] =	    {
		.flags	= PSC_PD_EXISTS,
	},
	[J722S_PSC_PD_PD_DSS] =		    {
		.depends	= J722S_PSC_PD_GP_CORE,
		.flags		= PSC_PD_EXISTS | PSC_PD_DEPENDS,
	},
};
static struct psc_pd j722s_sam67_main_psc_wrap_main_0_psc_0_powerdomains[J722S_PSC_PD_PD_DSS + 1] __attribute__((__section__(".bss.devgroup.MAIN")));
static const dev_idx_t dev_list_LPSC_main_alwayson[24] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J722S_DEV_MAIN_GPIOMUX_INTROUTER0,
	J722S_DEV_TIMESYNC_EVENT_INTROUTER0,
	J722S_DEV_CPT2_AGGR1,
	J722S_DEV_DCC0,
	J722S_DEV_DCC1,
	J722S_DEV_DCC2,
	J722S_DEV_DCC3,
	J722S_DEV_DCC4,
	J722S_DEV_DCC5,
	J722S_DEV_DCC6,
	J722S_DEV_DCC7,
	J722S_DEV_DCC8,
	J722S_DEV_WKUP_TIMER0,
	J722S_DEV_WKUP_TIMER1,
	J722S_DEV_ESM0,
	J722S_DEV_GPIO0,
	J722S_DEV_GPIO1,
	J722S_DEV_WKUP_GTC0,
	J722S_DEV_DDPA0,
	J722S_DEV_WKUP_VTM0,
	J722S_DEV_WKUP_I2C0,
	J722S_DEV_WKUP_RTCSS0,
	J722S_DEV_WKUP_UART0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_debugss[5] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J722S_DEV_DBGSUSPENDROUTER0,
	J722S_DEV_STM0,
	J722S_DEV_DEBUGSS_WRAP0,
	J722S_DEV_DEBUGSS0,
	DEV_ID_NONE,
};
static const dev_idx_t dev_list_LPSC_main_ip[44] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	J722S_DEV_CPT2_AGGR0,
	J722S_DEV_DMASS0_BCDMA_0,
	J722S_DEV_DMASS0_CBASS_0,
	J722S_DEV_DMASS0_INTAGGR_0,
	J722S_DEV_DMASS0_IPCSS_0,
	J722S_DEV_DMASS0_PKTDMA_0,
	J722S_DEV_DMASS0_RINGACC_0,
	J722S_DEV_DMASS1_BCDMA_0,
	J722S_DEV_DMASS1_INTAGGR_0,
	J722S_DEV_TIMER0,
	J722S_DEV_TIMER1,
	J722S_DEV_TIMER2,
	J722S_DEV_TIMER3,
	J722S_DEV_TIMER4,
	J722S_DEV_TIMER5,
	J722S_DEV_TIMER6,
	J722S_DEV_TIMER7,
	J722S_DEV_ECAP0,
	J722S_DEV_ECAP1,
	J722S_DEV_ECAP2,
	J722S_DEV_EQEP0,
	J722S_DEV_EQEP1,
	J722S_DEV_EQEP2,
	J722S_DEV_EPWM0,
	J722S_DEV_EPWM1,
	J722S_DEV_EPWM2,
	J722S_DEV_MCRC64_0,
	J722S_DEV_I2C0,
	J722S_DEV_I2C1,
	J722S_DEV_I2C2,
	J722S_DEV_I2C3,
	J722S_DEV_I2C4,
	J722S_DEV_MSRAM8KX256E0,
	J722S_DEV_MCSPI0,
	J722S_DEV_MCSPI1,
	J722S_DEV_MCSPI2,
	J722S_DEV_UART0,
	J722S_DEV_UART1,
	J722S_DEV_UART2,
	J722S_DEV_UART3,
	J722S_DEV_UART4,
	J722S_DEV_UART5,
	J722S_DEV_UART6,
	DEV_ID_NONE,
};
static const struct lpsc_module_data j722s_sam67_main_psc_wrap_main_0_psc_0_mod_data[J722S_PSC_LPSC_LPSC_MAIN_OLDI1 + 1] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	[J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_alwayson,
		.flags			= LPSC_MODULE_EXISTS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET | LPSC_DEVICES_LIST,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM] =		       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_WKUP_R5FSS0_CORE0,
			J722S_DEV_WKUP_RTI0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_HAS_LOCAL_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_WKUP_PBIST0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MAIN2DM_ISO] =       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_ISO] =       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO] = {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM2CENTRAL_ISO] =    {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CENTRAL2DM_ISO] =    {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_WKUP_PBIST1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_RX1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX1,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CSI_RX_IF1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DPHY_RX1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_TX0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_TX0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CSI_TX_IF0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_USB0_ISO] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_USB0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MAIN_USB0_ISO_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_USB2_ISO] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_USB2,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MAIN_USB2_ISO_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_TEST] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPMC] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_ELM0,
			J722S_DEV_GPMC0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCANSS1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCAN1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCASP0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCASP0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCASP1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCASP1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCASP2] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCASP2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMMC8B] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MMCSD0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMMC4B0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MMCSD1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMMC4B1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MMCSD2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_USB0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_USB0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_USB2] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_RX0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CSI_RX_IF0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DPHY_RX0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_SMS0,
			J722S_DEV_SPINLOCK0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_FSS_OSPI] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_FSS0_FSAS_0,
			J722S_DEV_FSS0_OSPI_0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_TIFS] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_HSM] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_TIFS,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_HSM0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SA3UL] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_SMS_COMMON,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_HSM_ISO] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_HSM,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_NO_CLOCK_GATING | LPSC_NO_MODULE_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_debugss,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_IP] =		       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DM2MAIN_INFRA_ISO,
		.lpsc_dev.dev_list	= dev_list_LPSC_main_ip,
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_DEVICES_LIST,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCANSS0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCAN0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GIC] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_GICSS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_PBIST0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_PBIST0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DPHY_TX0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DPHY_TX0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_JPEG] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_JPGENC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SERDES0] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_SERDES_10G0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SERDES1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_SERDES_10G1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CPSW] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CPSW0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD2] =      {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_ATL0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_RX3] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX3,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CSI_RX_IF3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX3] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DPHY_RX3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_PBIST1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_PBIST1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_USB1] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_SERDES0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_USB1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_RX2] =	       {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_CSI_DPHY_RX2,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CSI_RX_IF2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CSI_DPHY_RX2] =      {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DPHY_RX2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD3] =      {
		.powerdomain		= J722S_PSC_PD_GP_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MCASP3,
			J722S_DEV_MCASP4,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPU_CORE] =	       {
		.powerdomain		= J722S_PSC_PD_PD_GPU_CORE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_GPU_CTRL,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_GPU0_CORE_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD5] =      {
		.powerdomain		= J722S_PSC_PD_PD_CPSW,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_A53SS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_PBIST0] =  {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_COMPUTE_CLUSTER0_PBIST_0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_PBIST1] =  {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE0] =   {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0_CORE0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI0,
			J722S_DEV_A53SS0_CORE_0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE1] =   {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0_CORE1,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI1,
			J722S_DEV_A53SS0_CORE_1,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE2] =   {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0_CORE2,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI2,
			J722S_DEV_A53SS0_CORE_2,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0_CORE3] =   {
		.powerdomain		= J722S_PSC_PD_PD_MPU_CLST0_CORE3,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_MPU_CLST0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI3,
			J722S_DEV_A53SS0_CORE_3,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPU_CTRL] =	       {
		.powerdomain		= J722S_PSC_PD_PD_GPU_CTRL,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI15,
			J722S_DEV_GPU0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_GPU_PBIST] =	       {
		.powerdomain		= J722S_PSC_PD_PD_GPU_CTRL,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_GPU0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD2,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD1] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD2,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD2_RSVD2] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD2,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CODEC] =	       {
		.powerdomain		= J722S_PSC_PD_PD_CODEC,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_CODEC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_CODEC_PBIST] =       {
		.powerdomain		= J722S_PSC_PD_PD_CODEC,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_PBIST3,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_CORE] =       {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_COMMON,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI4,
			J722S_DEV_C7X256V0_C7XV_CORE_0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_PBIST] =      {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_COMMON,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_C7X256V0_PBIST,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_COMMON] =     {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_C7X256V0_CORE0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_VPAC] =	       {
		.powerdomain		= J722S_PSC_PD_PD_VPAC,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_VPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_VPAC_PBIST] =	       {
		.powerdomain		= J722S_PSC_PD_PD_VPAC,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_VPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMIF_LOCAL] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DDR,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DDR32SS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMIF_CFG_ISO] =      {
		.powerdomain		= J722S_PSC_PD_PD_DDR,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_EMIF_LOCAL,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MAIN_EMIF_CFG_ISO_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_EMIF_DATA_ISO] =     {
		.powerdomain		= J722S_PSC_PD_PD_DDR,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_EMIF_CFG_ISO,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_MAIN_EMIF_DATA_ISO_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_PCIE0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_PCIE,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_SERDES1,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_PCIE0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_CORE] =       {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP1,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_COMMON,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_RTI5,
			J722S_DEV_C7X256V1_C7XV_CORE_0,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_PBIST] =      {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP1,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_COMMON,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_C7X256V1_PBIST,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_COMMON] =     {
		.powerdomain		= J722S_PSC_PD_PD_C7DSP1,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_C7X256V1_CORE0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_CORE0] =      {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_MCUSS0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_R5FSS0_CORE0,
			J722S_DEV_RTI8,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS | LPSC_HAS_LOCAL_RESET,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_PBIST] =      {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_MCUSS0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_PBIST2,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SRAM0_MSRAM] =       {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_SRAM0,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SRAM0_PBIST] =       {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_SRAM0,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SRAM1_MSRAM] =       {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_SRAM1,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_SRAM1_PBIST] =       {
		.powerdomain		= J722S_PSC_PD_PD_MAIN_SRAM1,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DMPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD1] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DMPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD2] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD0,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DMPAC0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_PDRSVD1_RSVD0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD1,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_RSVD1_RSVD1] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD1,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_RSVD1_RSVD2] =	       {
		.powerdomain		= J722S_PSC_PD_PD_RSVD1,
		.lpsc_dev.dev_array	=	       {
			DEV_ID_NONE,
			0,
		},
		.flags			= LPSC_MODULE_EXISTS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DSS0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DSS0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DSS1] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DSS1,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_DSS_DSI0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_TX0,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_DSS_DSI0,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_OLDI0] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_OLDI0_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
	[J722S_PSC_LPSC_LPSC_MAIN_OLDI1] =	       {
		.powerdomain		= J722S_PSC_PD_PD_DSS,
		.depends_psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.depends		= J722S_PSC_LPSC_LPSC_MAIN_IP,
		.lpsc_dev.dev_array	=	       {
			J722S_DEV_OLDI1_VD,
			DEV_ID_NONE,
		},
		.flags			= LPSC_MODULE_EXISTS | LPSC_DEPENDS,
	},
};
static struct lpsc_module j722s_sam67_main_psc_wrap_main_0_psc_0_modules[J722S_PSC_LPSC_LPSC_MAIN_OLDI1 + 1] __attribute__((__section__(".bss.devgroup.MAIN")));
static const u8 j722s_dev_sam67_main_psc_wrap_main_0_psc_0_resources[] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	RDAT_HDR(RESOURCE_MEM, 1, STRUE),
	RDAT_MEM(0x00400000),
};
static const struct psc_drv_data j722s_dev_sam67_main_psc_wrap_main_0_psc_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.data					= &j722s_sam67_main_psc_wrap_main_0_psc_0_data,
	.pd_data				= j722s_sam67_main_psc_wrap_main_0_psc_0_pd_data,
	.powerdomains				= j722s_sam67_main_psc_wrap_main_0_psc_0_powerdomains,
	.pd_count				= ARRAY_SIZE(j722s_sam67_main_psc_wrap_main_0_psc_0_pd_data),
	.mod_data				= j722s_sam67_main_psc_wrap_main_0_psc_0_mod_data,
	.modules				= j722s_sam67_main_psc_wrap_main_0_psc_0_modules,
	.module_count				= ARRAY_SIZE(j722s_sam67_main_psc_wrap_main_0_psc_0_mod_data),
	.psc_idx				= 1,
	.drv_data				= {
		.dev_data			= {
			.soc			= {
				.psc_idx	= PSC_DEV_NONE,
			},
			.dev_clk_idx		= J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_PSC_0_CLOCKS,
			.n_clocks		= 2,
			.pm_devgrp		= PM_DEVGRP_00,
			.flags			= DEVD_FLAG_DO_INIT | DEVD_FLAG_DRV_DATA,
		},
		.drv				= &psc_drv,
		.r				= j722s_dev_sam67_main_psc_wrap_main_0_psc_0_resources,
	},
};
static const struct dev_data j722s_dev_sam67_ddr_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DDR,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMIF_LOCAL,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_debug_main_cell_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DEBUGSS,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_a53_rs_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_A53_RS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_a53_ws_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_A53_WS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_gpu_rs_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_GPU_RS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_gpu_ws_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_GPU_WS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62_dm_wakeup_deepsleep_sources_wkup_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_main_emif_cfg_iso_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DDR,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMIF_CFG_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_main_usb0_iso_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_USB0_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_main_usb2_iso_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_USB2_ISO,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_mcu_16ff_mcu_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_MCU_16FF_MCU_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_csi_rx_if_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_RX0,
	},
	.dev_clk_idx		= J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_6 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_6_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_emmcsd4ss_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_EMMC4B1,
	},
	.dev_clk_idx		= J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_K3_DPHY_RX_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX0,
	},
	.dev_clk_idx		= J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_dss_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DSS,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DSS0,
	},
	.dev_clk_idx		= J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcanss_mcu_0 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_MCANSS_0,
	},
	.dev_clk_idx		= J722S_DEV_MCANSS_MCU_0_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mcanss_mcu_1 __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_MCANSS_1,
	},
	.dev_clk_idx		= J722S_DEV_MCANSS_MCU_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mcasp_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCASP0,
	},
	.dev_clk_idx		= J722S_DEV_MCASP_MAIN_0_CLOCKS,
	.n_clocks		= 54,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcasp_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCASP1,
	},
	.dev_clk_idx		= J722S_DEV_MCASP_MAIN_1_CLOCKS,
	.n_clocks		= 54,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcasp_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCASP2,
	},
	.dev_clk_idx		= J722S_DEV_MCASP_MAIN_2_CLOCKS,
	.n_clocks		= 54,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_clk_32k_rc_sel_dev_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_cpt2_aggregator32_main_dm_clk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_cpt2_aggregator32_main_sysclk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_cpt2_aggregator32_mcu_sysclk2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_CPT2_AGGREGATOR32_MCU_SYSCLK2_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_mcu_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_GP_CORE_CTL_MCU,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MCU_1_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_csi_am67_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_csi_am67_main_0_bcdma_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_CSI_AM67_MAIN_0_BCDMA_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dmss_csi_am67_main_0_intaggr_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_DMSS_CSI_AM67_MAIN_0_INTAGGR_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_jpgenc_e5010_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_JPEG,
	},
	.dev_clk_idx		= J722S_DEV_K3_JPGENC_E5010_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_4bit_wrap_wkup_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DM_PBIST1,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_wrap_mcu_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM62A_MCU_PSC_WRAP_WKUP_0,
		.pd		= J722S_PSC_PD_PD_MCUSS,
		.mod		= J722S_PSC_LPSC_LPSC_MCU_PBIST,
	},
	.dev_clk_idx		= J722S_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_vpu_wave521cl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_CODEC,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CODEC,
	},
	.dev_clk_idx		= J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_C7_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_CORE,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_rsws_bs_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_c7xv_core_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_CORE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_CORE_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_c7xv_corepac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_clec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_clock_control_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_debug_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_gic500ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_0_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP0_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_e5010_rs_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_E5010_RS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_e5010_ws_bw_limiter_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_E5010_WS_BW_LIMITER_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_vpac_rsws_bw_limiter_main_mst0_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST0_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_vpac_rsws_bw_limiter_main_mst1_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST1_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct soc_device_data sam67_vpac_wrap_main_0_domains[3] = {
	{
		.psc_idx = J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd = J722S_PSC_PD_PD_VPAC,
		.mod = J722S_PSC_LPSC_LPSC_MAIN_VPAC,
	},
	{
		.psc_idx = J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd = J722S_PSC_PD_PD_VPAC,
		.mod = J722S_PSC_LPSC_LPSC_MAIN_VPAC_PBIST,
	},
	{
		.psc_idx = PSC_DEV_NONE,
	},
};
static const struct dev_data j722s_dev_sam67_vpac_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_MULTIPLE,
		.mod		= J722S_PSC_MULTIPLE_SAM67_VPAC_WRAP_MAIN_0,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_VPAC_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_vpu_wave521cl_pbist_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_CODEC,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CODEC_PBIST,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_VPU_WAVE521CL_PBIST_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_wave521_rs_bw_limiter_main_pri_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_WAVE521_RS_BW_LIMITER_MAIN_PRI_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_wave521_ws_bw_limiter_main_pri_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_WAVE521_WS_BW_LIMITER_MAIN_PRI_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sms_main_0_cortex_m4f_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_HSM,
	},
	.dev_clk_idx		= J722S_DEV_SMS_MAIN_0_CORTEX_M4F_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_wkup_clkout_sel_dev_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_mcu_obsclk_mux_sel_dev_VD __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_01,
};
static const struct dev_data j722s_dev_obsclk0_mux_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 23,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_7 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_7_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dcc2_main_8 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_ALWAYSON,
	},
	.dev_clk_idx		= J722S_DEV_DCC2_MAIN_8_CLOCKS,
	.n_clocks		= 13,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_dss_dsi_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DSS,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DSS_DSI0,
	},
	.dev_clk_idx		= J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_dss_ul_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DSS,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DSS1,
	},
	.dev_clk_idx		= J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_4bit_wrap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_PBIST1,
	},
	.dev_clk_idx		= J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_oldi_tx_core_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_oldi_tx_core_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct soc_device_data sam67_gpu_bxs464_wrap_main_0_domains[3] = {
	{
		.psc_idx = J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd = J722S_PSC_PD_PD_GPU_CTRL,
		.mod = J722S_PSC_LPSC_LPSC_MAIN_GPU_CTRL,
	},
	{
		.psc_idx = J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd = J722S_PSC_PD_PD_GPU_CTRL,
		.mod = J722S_PSC_LPSC_LPSC_MAIN_GPU_PBIST,
	},
	{
		.psc_idx = PSC_DEV_NONE,
	},
};
static const struct dev_data j722s_dev_sam67_gpu_bxs464_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_MULTIPLE,
		.mod		= J722S_PSC_MULTIPLE_SAM67_GPU_BXS464_WRAP_MAIN_0,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_GPU_BXS464_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_wiz16b8m4cdt3_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_TX0,
	},
	.dev_clk_idx		= J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,
	.n_clocks		= 21,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dss1_dpi1_pllsel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dss1_dpi0_pllsel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_gpu0_core_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_GPU_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPU_CORE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_oldi0_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DSS,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_OLDI0,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_oldi1_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_DSS,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_OLDI1,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_dpi0_out_sel_dev_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_atl_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD2,
	},
	.dev_clk_idx		= J722S_DEV_ATL_MAIN_0_CLOCKS,
	.n_clocks		= 174,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_csi_rx_if_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_RX1,
	},
	.dev_clk_idx		= J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_csi_rx_if_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_RX2,
	},
	.dev_clk_idx		= J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_csi_rx_if_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_RX3,
	},
	.dev_clk_idx		= J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_csi_tx_if_v2_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_TX0,
	},
	.dev_clk_idx		= J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_K3_DPHY_RX_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX1,
	},
	.dev_clk_idx		= J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_K3_DPHY_RX_main_2 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_CSI_DPHY_RX2,
	},
	.dev_clk_idx		= J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_K3_DPHY_RX_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_DPHY_RX3,
	},
	.dev_clk_idx		= J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,
	.n_clocks		= 7,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_k3_pbist_8c28p_wrap_main_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MAIN_MCUSS0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_PBIST,
	},
	.dev_clk_idx		= J722S_DEV_K3_PBIST_8C28P_WRAP_MAIN_R5_0_CLOCKS,
	.n_clocks		= 10,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcasp_main_3 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD3,
	},
	.dev_clk_idx		= J722S_DEV_MCASP_MAIN_3_CLOCKS,
	.n_clocks		= 54,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcasp_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_GPCORE_RSVD3,
	},
	.dev_clk_idx		= J722S_DEV_MCASP_MAIN_4_CLOCKS,
	.n_clocks		= 54,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mshsi2c_main_4 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSHSI2C_MAIN_4_CLOCKS,
	.n_clocks		= 4,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_msram8kx256e_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_IP,
	},
	.dev_clk_idx		= J722S_DEV_MSRAM8KX256E_MAIN_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pcie_g2x1_64_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_PCIE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_PCIE0,
	},
	.dev_clk_idx		= J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
	.n_clocks		= 17,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_main_0_cortex_r5_ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_pulsar_ul_main_0_R5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MAIN_MCUSS0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_CORE0,
	},
	.dev_clk_idx		= J722S_DEV_PULSAR_UL_MAIN_0_R5_0_CLOCKS,
	.n_clocks		= 2,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_C7_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_CORE,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_rti_cfg1_main_r5_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_MAIN_MCUSS0,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_MCUSS0_CORE0,
	},
	.dev_clk_idx		= J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,
	.n_clocks		= 6,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam62a_a53_512kb_wrap_main_0_clkdiv_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_CLOCKS,
	.n_clocks		= 3,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_rsws_bs_limiter_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_c7xv_core_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_CORE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_CORE_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_c7xv_corepac_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_COMMON,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_clec_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_clock_control_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,
	.n_clocks		= 8,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_debug_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_gic500ss_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_c7xv_wrap_main_1_pbist_wrap_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_C7DSP1,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_C7DSP1_PBIST,
	},
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_cti_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_CTI_MAIN_0_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_cti_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_CTI_MAIN_1_CLOCKS,
	.n_clocks		= 1,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_sam67_dmpac_wrap_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_PD_RSVD0,
		.mod		= J722S_PSC_LPSC_LPSC_PDRSVD0_RSVD1,
	},
	.dev_clk_idx		= J722S_DEV_SAM67_DMPAC_WRAP_MAIN_0_CLOCKS,
	.n_clocks		= 5,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_usb3p0ss64_16ffc_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_USB1,
	},
	.dev_clk_idx		= J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,
	.n_clocks		= 18,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_wiz16b2m4ct_main_0 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_SERDES0,
	},
	.dev_clk_idx		= J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
	.n_clocks		= 41,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_wiz16b2m4ct_main_1 __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= J722S_PSC_INST_SAM67_MAIN_PSC_WRAP_MAIN_0,
		.pd		= J722S_PSC_PD_GP_CORE,
		.mod		= J722S_PSC_LPSC_LPSC_MAIN_SERDES1,
	},
	.dev_clk_idx		= J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,
	.n_clocks		= 41,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_wkup_timer1_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcu_timer1_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_mcu_timer3_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
	.n_clocks		= 9,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_timer1_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_timer3_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_timer5_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};
static const struct dev_data j722s_dev_timer7_clksel_VD __attribute__((__section__(".const.devgroup.MAIN"))) = {
	.soc			= {
		.psc_idx	= PSC_DEV_NONE,
	},
	.dev_clk_idx		= J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
	.n_clocks		= 12,
	.pm_devgrp		= PM_DEVGRP_00,
};

static const struct dev_clk_data MCU_WAKEUP_dev_clk_data[152] __attribute__((__section__(".const.devgroup.MCU_WAKEUP"))) = {
	DEV_CLK(J722S_DEV_AM67_MCU_GPIOMUX_INTROUTER_WKUP_0_CLOCKS,	      J722S_DEV_WKUP_MCU_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC1_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC2_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC3_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC4_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC5_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC6_CLK,
		CLK_J722S_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_INPUT01_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MCU_0_CLOCKS,				      J722S_DEV_MCU_DCC0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,			      J722S_DEV_MCU_TIMER0_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK,
		    CLK_J722S_MCU_TIMERCLKN_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK, 4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,	      1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,				 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,	      1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       7),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MCU_0_CLOCKS,		      J722S_DEV_MCU_TIMER0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_0_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,			      J722S_DEV_MCU_TIMER1_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		      J722S_DEV_MCU_TIMER1_TIMER_TCLK_CLK,
		    CLK_J722S_MCU_TIMER1_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		      J722S_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT1,
		       CLK_J722S_MCU_TIMERCLKN_SEL_OUT1,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		      J722S_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,	      1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MCU_1_CLOCKS,		      J722S_DEV_MCU_TIMER1_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_1_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,			      J722S_DEV_MCU_TIMER2_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK,
		    CLK_J722S_MCU_TIMERCLKN_SEL_OUT2,
		    1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK, 4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,	      1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,				 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,	      1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       7),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MCU_2_CLOCKS,		      J722S_DEV_MCU_TIMER2_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_2_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,			      J722S_DEV_MCU_TIMER3_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		      J722S_DEV_MCU_TIMER3_TIMER_TCLK_CLK,
		    CLK_J722S_MCU_TIMER3_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		      J722S_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_MCU_TIMERCLKN_SEL_OUT3,
		       CLK_J722S_MCU_TIMERCLKN_SEL_OUT3,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		      J722S_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,	      1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MCU_3_CLOCKS,		      J722S_DEV_MCU_TIMER3_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MCU_3_TIMER_PWM),
	DEV_CLK(J722S_DEV_ESM_AM64_MCU_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_ESM0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_GPIO_144_MCU_0_CLOCKS,			      J722S_DEV_MCU_GPIO0_MMR_CLK,
		    CLK_J722S_MCU_GPIO0_CLKSEL_OUT0,
		    4,
		    4),
	DEV_CLK_PARENT(J722S_DEV_GPIO_144_MCU_0_CLOCKS,			      J722S_DEV_MCU_GPIO0_MMR_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK, 16,
		       0),
	DEV_CLK_PARENT(J722S_DEV_GPIO_144_MCU_0_CLOCKS,			      J722S_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_LFOSC0_CLKOUT,
		       4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_GPIO_144_MCU_0_CLOCKS,			      J722S_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      12,
		       2),
	DEV_CLK_PARENT(J722S_DEV_GPIO_144_MCU_0_CLOCKS,			      J722S_DEV_MCU_GPIO0_MMR_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       4,
		       3),
	DEV_CLK(J722S_DEV_MCRC64_MCU_0_CLOCKS,				      J722S_DEV_MCU_MCRC64_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MCU_0_CLOCKS,				      J722S_DEV_MCU_I2C0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MCU_0_CLOCKS,				      J722S_DEV_MCU_I2C0_PISCL,
		CLK_J722S_BOARD_0_MCU_I2C0_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MCU_0_CLOCKS,				      J722S_DEV_MCU_I2C0_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MCU_0_CLOCKS,			      J722S_DEV_MCU_I2C0_PORSCL,								 CLK_J722S_MSHSI2C_MCU_0_PORSCL),
	DEV_CLK_MUX(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_CLK,									 CLK_J722S_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,	      4,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      4,
		       1),
	DEV_CLK(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_PISCL,
		CLK_J722S_BOARD_0_WKUP_I2C0_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_I2C0_PORSCL,
		       CLK_J722S_MSHSI2C_WKUP_0_PORSCL),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_HCLK_CLK,							 CLK_J722S_WKUP_CLKSEL_OUT0,
		    2,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,	      2,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      2,
		       1),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK,
		    CLK_J722S_WKUP_TIMERCLKN_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_WKUP_CLKSEL_OUT04,				 CLK_J722S_WKUP_CLKSEL_OUT0,
		       4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,	      1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,				 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,	      1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       7),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_TIMER0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_HCLK_CLK,							 CLK_J722S_WKUP_CLKSEL_OUT0,
		    2,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,	      2,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_HCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      2,
		       1),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_TCLK_CLK,
		    CLK_J722S_WKUP_TIMER1_CASCADE_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_WKUP_TIMERCLKN_SEL_OUT1,
		       CLK_J722S_WKUP_TIMERCLKN_SEL_OUT1,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_WKUP_1_CLOCKS,		      J722S_DEV_WKUP_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_WKUP_0_TIMER_PWM,	      1,
		       1),
	DEV_CLK(J722S_DEV_USART_WKUP_0_CLOCKS,				      J722S_DEV_WKUP_UART0_FCLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_USART_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_UART0_VBUSP_CLK,								 CLK_J722S_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,	      4,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_WKUP_0_CLOCKS,			      J722S_DEV_WKUP_UART0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      4,
		       1),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_RTI_CLK,
		    CLK_J722S_WKUP_WWDTCLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,					 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       3),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_VBUSP_CLK,								 CLK_J722S_WKUP_CLKSEL_OUT0,
		    4,
		    2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,	      4,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_WKUP_DM_0_CLOCKS,		      J722S_DEV_WKUP_RTI0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      4,
		       1),
	DEV_CLK(J722S_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_PSC0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM62A_MCU_PSC_WRAP_WKUP_0_CLOCKS,		      J722S_DEV_WKUP_PSC0_SLOW_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(J722S_DEV_SPI_MCU_0_CLOCKS,				      J722S_DEV_MCU_MCSPI0_CLKSPIREF_CLK,
		CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK,
		8),
	DEV_CLK_MUX(J722S_DEV_SPI_MCU_0_CLOCKS,				      J722S_DEV_MCU_MCSPI0_IO_CLKSPII_CLK,
		    CLK_J722S_MCU_SPI0_MSTR_LP_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_SPI_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT,
		       CLK_J722S_BOARD_0_MCU_SPI0_CLK_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_SPI_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MCU_0_IO_CLKSPIO_CLK,
		       1,
		       1),
	DEV_CLK(J722S_DEV_SPI_MCU_0_CLOCKS,				      J722S_DEV_MCU_MCSPI0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_SPI_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MCU_0_IO_CLKSPIO_CLK),
	DEV_CLK(J722S_DEV_SPI_MCU_1_CLOCKS,				      J722S_DEV_MCU_MCSPI1_CLKSPIREF_CLK,
		CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK,
		8),
	DEV_CLK_MUX(J722S_DEV_SPI_MCU_1_CLOCKS,				      J722S_DEV_MCU_MCSPI1_IO_CLKSPII_CLK,
		    CLK_J722S_MCU_SPI1_MSTR_LP_CLKSEL_OUT0,
		    1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_SPI_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT,
		       CLK_J722S_BOARD_0_MCU_SPI1_CLK_OUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_SPI_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MCU_1_IO_CLKSPIO_CLK,
		       1,
		       1),
	DEV_CLK(J722S_DEV_SPI_MCU_1_CLOCKS,				      J722S_DEV_MCU_MCSPI1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_SPI_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MCU_1_IO_CLKSPIO_CLK),
	DEV_CLK(J722S_DEV_USART_MCU_0_CLOCKS,				      J722S_DEV_MCU_UART0_FCLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_USART_MCU_0_CLOCKS,				      J722S_DEV_MCU_UART0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_MCANSS_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCAN0_MCANSS_CCLK_CLK,
		    CLK_J722S_MCU_MCANN_CLK_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,	      1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_0_CLOCKS,			      J722S_DEV_MCU_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       3),
	DEV_CLK(J722S_DEV_MCANSS_MCU_0_CLOCKS,				      J722S_DEV_MCU_MCAN0_MCANSS_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_MCANSS_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCAN1_MCANSS_CCLK_CLK,
		    CLK_J722S_MCU_MCANN_CLK_SEL_OUT1,
		    1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,	      1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MCU_1_CLOCKS,			      J722S_DEV_MCU_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT_DUP0,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       3),
	DEV_CLK(J722S_DEV_MCANSS_MCU_1_CLOCKS,				      J722S_DEV_MCU_MCAN1_MCANSS_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,		      J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLK,							 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		    1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,		      J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       0),
	DEV_CLK_PARENT(J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,		      J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       8,
		       1),
	DEV_CLK_PARENT(J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,		      J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3_DUP0,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       2),
	DEV_CLK_PARENT(J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLOCKS,		      J722S_DEV_CLK_32K_RC_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_LFOSC0_CLKOUT,
		       1,
		       3),
	DEV_CLK_MUX(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK,							 CLK_J722S_WKUP_CLKOUT_SEL_OUT0,
		    1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_LFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_LFOSC0_CLKOUT,
		       1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,	      1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,	      1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,	      1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,				 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLOCKS,		      J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       7),
	DEV_CLK_MUX(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,		      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK,
		    CLK_J722S_MCU_OBSCLK_MUX_SEL_OUT0,
		    1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		       1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT4_CLK,	      1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK_DUP0,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,	      1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,	      3,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		       8,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK, 1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLOCKS,	      J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,			 CLK_J722S_CLK_32K_RC_SEL_OUT0,
		       1,
		       9),
};
static struct dev_clk MCU_WAKEUP_dev_clk[152] __attribute__((__section__(".bss.devgroup.MCU_WAKEUP")));
static const struct dev_clk_data MAIN_dev_clk_data[1671] __attribute__((__section__(".const.devgroup.MAIN"))) = {
	DEV_CLK(J722S_DEV_AM67_DBGSUSPENDROUTER_MAIN_0_CLOCKS,										     J722S_DEV_DBGSUSPENDROUTER0_INTR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_AM67_MAIN_GPIOMUX_INTROUTER_MAIN_0_CLOCKS,									     J722S_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_AM67_TIMESYNC_EVENT_INTROUTER_MAIN_0_CLOCKS,									     J722S_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_PULSAR_ULS_MCU_0_R5_0_CLOCKS,											     J722S_DEV_MCU_R5FSS0_CORE0_CPU0_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_PULSAR_ULS_MCU_0_R5_0_CLOCKS,											     J722S_DEV_MCU_R5FSS0_CORE0_INTERFACE0_CLK,
		CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_CPPI_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_CPTS_RFT_CLK,
		    CLK_J722S_MAIN_CP_GEMAC_CPTS_CLK_SEL_OUT0,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,
		       J722S_DEV_CPSW0_CPTS_RFT_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,								     1,
		       7),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_GMII1_MR_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_GMII1_MT_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_GMII2_MR_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_GMII2_MT_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		10),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_GMII_RFT_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		2),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_RGMII_MHZ_250_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_RGMII_MHZ_50_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		5),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_RGMII_MHZ_5_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		50),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_RMII1_MHZ_50_CLK,
		CLK_J722S_BOARD_0_RMII1_REF_CLK_OUT,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_RMII2_MHZ_50_CLK,
		CLK_J722S_BOARD_0_RMII2_REF_CLK_OUT,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_REFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_REFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_RXCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_RXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_TXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_TXMCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXMCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_REFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_RXCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_RXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_TXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK,
		1),
	DEV_CLK(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_TXMCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0),
	DEV_CLK_OUTPUT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1),
	DEV_CLK_OUTPUT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_MDIO_MDCLK_O,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_MDIO_MDCLK_O),
	DEV_CLK_OUTPUT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES1_TXCLK,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES1_TXCLK),
	DEV_CLK_OUTPUT(J722S_DEV_CPSW_3GUSS_AM67_MAIN_0_CLOCKS,										     J722S_DEV_CPSW0_SERDES2_TXCLK,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES2_TXCLK),
	DEV_CLK(J722S_DEV_CXSTM500SS_MAIN_0_CLOCKS,											     J722S_DEV_STM0_ATB_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CXSTM500SS_MAIN_0_CLOCKS,											     J722S_DEV_STM0_CORE_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CXSTM500SS_MAIN_0_CLOCKS,											     J722S_DEV_STM0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC1_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC2_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC3_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC4_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC5_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC6_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_CLKSRC7_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MAIN_0_CLOCKS,												     J722S_DEV_DCC0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC0_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC1_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC2_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC3_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC4_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC5_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC6_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_CLKSRC7_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_1_CLOCKS,												     J722S_DEV_DCC1_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC1_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC2_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC3_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC4_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC5_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC6_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_RMII2_REF_CLK_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_2_CLOCKS,												     J722S_DEV_DCC2_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC1_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC2_CLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC3_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC4_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC5_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT9_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC6_CLK,
		CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_CLKSRC7_CLK,
		CLK_J722S_SAM67_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_3_CLOCKS,												     J722S_DEV_DCC3_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC0_CLK,
		CLK_J722S_BOARD_0_GPMC0_CLKLB_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC1_CLK,
		CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC2_CLK,
		CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC3_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC4_CLK,
		CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC5_CLK,
		CLK_J722S_BOARD_0_RMII1_REF_CLK_OUT,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC6_CLK,
		CLK_J722S_BOARD_0_RGMII1_RXC_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_CLKSRC7_CLK,
		CLK_J722S_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MAIN_4_CLOCKS,												     J722S_DEV_DCC4_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC0_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC1_CLK,
		CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC2_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC3_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC4_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC5_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC6_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_RGMII2_RXC_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_5_CLOCKS,												     J722S_DEV_DCC5_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS_WRAP0_ATB_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS_WRAP0_CORE_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS_WRAP0_JTAG_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS_WRAP0_P1500_WRCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS_WRAP0_TREXPT_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT3_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_DEBUGSS_K3_WRAP_CV0_MAIN_0_CLOCKS,									     J722S_DEV_DEBUGSS_WRAP0_CSTPIU_TRACECLK,
		       CLK_J722S_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK),
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_BCDMA_0_CLOCKS,										     J722S_DEV_DMASS0_BCDMA_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_CBASS_0_CLOCKS,										     J722S_DEV_DMASS0_CBASS_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_INTAGGR_0_CLOCKS,										     J722S_DEV_DMASS0_INTAGGR_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_IPCSS_0_CLOCKS,										     J722S_DEV_DMASS0_IPCSS_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_PKTDMA_0_CLOCKS,										     J722S_DEV_DMASS0_PKTDMA_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,											     J722S_DEV_TIMER0_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										     J722S_DEV_TIMER0_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT0,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										     J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,
		       J722S_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_0_CLOCKS,										     J722S_DEV_TIMER0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,											     J722S_DEV_TIMER1_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,										     J722S_DEV_TIMER1_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMER1_CASCADE_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
		       J722S_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT1,
		       CLK_J722S_MAIN_TIMERCLKN_SEL_OUT1,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,
		       J722S_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_1_CLOCKS,										     J722S_DEV_TIMER1_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,											     J722S_DEV_TIMER2_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										     J722S_DEV_TIMER2_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT2,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										     J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,
		       J722S_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_2_CLOCKS,										     J722S_DEV_TIMER2_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,											     J722S_DEV_TIMER3_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,										     J722S_DEV_TIMER3_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMER3_CASCADE_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
		       J722S_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT3,
		       CLK_J722S_MAIN_TIMERCLKN_SEL_OUT3,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,
		       J722S_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_3_CLOCKS,										     J722S_DEV_TIMER3_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,											     J722S_DEV_TIMER4_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										     J722S_DEV_TIMER4_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT4,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										     J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,
		       J722S_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_4_CLOCKS,										     J722S_DEV_TIMER4_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,											     J722S_DEV_TIMER5_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,										     J722S_DEV_TIMER5_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMER5_CASCADE_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
		       J722S_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT5,
		       CLK_J722S_MAIN_TIMERCLKN_SEL_OUT5,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,
		       J722S_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_5_CLOCKS,										     J722S_DEV_TIMER5_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,											     J722S_DEV_TIMER6_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										     J722S_DEV_TIMER6_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT6,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										     J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,
		       J722S_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_6_CLOCKS,										     J722S_DEV_TIMER6_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM),
	DEV_CLK(J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,											     J722S_DEV_TIMER7_TIMER_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,										     J722S_DEV_TIMER7_TIMER_TCLK_CLK,
		    CLK_J722S_MAIN_TIMER7_CASCADE_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
		       J722S_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_MAIN_TIMERCLKN_SEL_OUT7,
		       CLK_J722S_MAIN_TIMERCLKN_SEL_OUT7,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,
		       J722S_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_DMTIMER_DMC1MS_MAIN_7_CLOCKS,										     J722S_DEV_TIMER7_TIMER_PWM,
		       CLK_J722S_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM),
	DEV_CLK(J722S_DEV_ECAP_MAIN_0_CLOCKS,												     J722S_DEV_ECAP0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_ECAP_MAIN_1_CLOCKS,												     J722S_DEV_ECAP1_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_ECAP_MAIN_2_CLOCKS,												     J722S_DEV_ECAP2_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_ELM_MAIN_0_CLOCKS,												     J722S_DEV_ELM0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,											     J722S_DEV_MMCSD0_EMMCSS_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_MMCSD0_EMMCSS_XIN_CLK,
		    CLK_J722S_MAIN_EMMCSD0_REFCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_EMMC8SS_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,									     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,											     J722S_DEV_MMCSD1_EMMCSDSS_IO_CLK_I,
		    CLK_J722S_MAIN_EMMCSD1_IO_CLKLB_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT,
		       CLK_J722S_BOARD_0_MMC1_CLKLB_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLK_OUT,
		       CLK_J722S_BOARD_0_MMC1_CLK_OUT,											     1,
		       1),
	DEV_CLK(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,											     J722S_DEV_MMCSD1_EMMCSDSS_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,											     J722S_DEV_MMCSD1_EMMCSDSS_XIN_CLK,
		    CLK_J722S_MAIN_EMMCSD1_REFCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,
		       J722S_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_EMMCSD4SS_MAIN_0_CLOCKS,										     J722S_DEV_MMCSD1_EMMCSDSS_IO_CLK_O,
		       CLK_J722S_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O),
	DEV_CLK(J722S_DEV_EQEP_T2_MAIN_0_CLOCKS,											     J722S_DEV_EQEP0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_EQEP_T2_MAIN_1_CLOCKS,											     J722S_DEV_EQEP1_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_GTC0_GTC_CLK,
		    CLK_J722S_MAIN_GTCCLK_SEL_OUT0,											     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,								     2,
		       6),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_GTC_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,								     1,
		       7),
	DEV_CLK_MUX(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_GTC0_VBUSP_CLK,
		    CLK_J722S_WKUP_CLKSEL_OUT0,												     4,
		    2),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,									     4,
		       0),
	DEV_CLK_PARENT(J722S_DEV_GTC_R10_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_GTC0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									     4,
		       1),
	DEV_CLK(J722S_DEV_EQEP_T2_MAIN_2_CLOCKS,											     J722S_DEV_EQEP2_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_ESM_AM67_MAIN_MAIN_0_CLOCKS,											     J722S_DEV_ESM0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_FSS_UL_MAIN_0_FSAS_0_CLOCKS,											     J722S_DEV_FSS0_FSAS_0_GCLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,											     J722S_DEV_FSS0_OSPI_0_OSPI_DQS_CLK,
		CLK_J722S_BOARD_0_OSPI0_DQS_OUT,
		1),
	DEV_CLK(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,											     J722S_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,										     J722S_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK,
		    CLK_J722S_MAIN_OSPI_LOOPBACK_CLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
		       J722S_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT,
		       CLK_J722S_BOARD_0_OSPI0_DQS_OUT,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
		       J722S_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT,
		       CLK_J722S_BOARD_0_OSPI0_LBCLKO_OUT,										     1,
		       1),
	DEV_CLK(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,											     J722S_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,										     J722S_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK,
		    CLK_J722S_MAIN_OSPI_REF_CLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
		       J722S_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,
		       J722S_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_FSS_UL_MAIN_0_OSPI_0_CLOCKS,										     J722S_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK,
		       CLK_J722S_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK),
	DEV_CLK(J722S_DEV_GIC500SS_1_4_MAIN_0_CLOCKS,											     J722S_DEV_GICSS0_VCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_GPIO_144_MAIN_0_CLOCKS,											     J722S_DEV_GPIO0_MMR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_GPIO_144_MAIN_1_CLOCKS,											     J722S_DEV_GPIO1_MMR_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_GPMC_MAIN_0_CLOCKS,											     J722S_DEV_GPMC0_FUNC_CLK,
		    CLK_J722S_MAIN_GPMC_FCLK_SEL_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_GPMC_MAIN_0_CLOCKS,
		       J722S_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_GPMC_MAIN_0_CLOCKS,
		       J722S_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_GPMC_MAIN_0_CLOCKS,												     J722S_DEV_GPMC0_PI_GPMC_RET_CLK,
		CLK_J722S_BOARD_0_GPMC0_CLKLB_OUT,
		1),
	DEV_CLK(J722S_DEV_GPMC_MAIN_0_CLOCKS,												     J722S_DEV_GPMC0_VBUSM_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_GPMC_MAIN_0_CLOCKS,											     J722S_DEV_GPMC0_PO_GPMC_DEV_CLK,
		       CLK_J722S_GPMC_MAIN_0_PO_GPMC_DEV_CLK),
	DEV_CLK(J722S_DEV_K3_LED2VBUS_MAIN_0_CLOCKS,											     J722S_DEV_LED0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3_DDPA_MAIN_0_CLOCKS,											     J722S_DEV_DDPA0_DDPA_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_EPWM_MAIN_0_CLOCKS,											     J722S_DEV_EPWM0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3_EPWM_MAIN_1_CLOCKS,											     J722S_DEV_EPWM1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3_EPWM_MAIN_2_CLOCKS,											     J722S_DEV_EPWM2_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_VTM0_FIX_REF2_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_VTM0_FIX_REF_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK_MUX(J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,										     J722S_DEV_WKUP_VTM0_VBUSP_CLK,
		    CLK_J722S_WKUP_CLKSEL_OUT0,												     4,
		    2),
	DEV_CLK_PARENT(J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,									     4,
		       0),
	DEV_CLK_PARENT(J722S_DEV_K3VTM_N16FFC_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_VTM0_VBUSP_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									     4,
		       1),
	DEV_CLK_MUX(J722S_DEV_MCANSS_MAIN_0_CLOCKS,											     J722S_DEV_MCAN0_MCANSS_CCLK_CLK,
		    CLK_J722S_MAIN_MCANN_CLK_SEL_OUT0,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_0_CLOCKS,
		       J722S_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_0_CLOCKS,
		       J722S_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_0_CLOCKS,
		       J722S_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_0_CLOCKS,
		       J722S_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       3),
	DEV_CLK(J722S_DEV_MCANSS_MAIN_0_CLOCKS,												     J722S_DEV_MCAN0_MCANSS_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_MCANSS_MAIN_1_CLOCKS,											     J722S_DEV_MCAN1_MCANSS_CCLK_CLK,
		    CLK_J722S_MAIN_MCANN_CLK_SEL_OUT1,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_1_CLOCKS,
		       J722S_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT4_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_1_CLOCKS,
		       J722S_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_1_CLOCKS,
		       J722S_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCANSS_MAIN_1_CLOCKS,
		       J722S_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       3),
	DEV_CLK(J722S_DEV_MCANSS_MAIN_1_CLOCKS,												     J722S_DEV_MCAN1_MCANSS_HCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_0_CLOCKS,											     J722S_DEV_I2C0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_0_CLOCKS,											     J722S_DEV_I2C0_PISCL,
		CLK_J722S_BOARD_0_I2C0_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_0_CLOCKS,											     J722S_DEV_I2C0_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MAIN_0_CLOCKS,											     J722S_DEV_I2C0_PORSCL,
		       CLK_J722S_MSHSI2C_MAIN_0_PORSCL),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_1_CLOCKS,											     J722S_DEV_I2C1_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_1_CLOCKS,											     J722S_DEV_I2C1_PISCL,
		CLK_J722S_BOARD_0_I2C1_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_1_CLOCKS,											     J722S_DEV_I2C1_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MAIN_1_CLOCKS,											     J722S_DEV_I2C1_PORSCL,
		       CLK_J722S_MSHSI2C_MAIN_1_PORSCL),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_2_CLOCKS,											     J722S_DEV_I2C2_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_2_CLOCKS,											     J722S_DEV_I2C2_PISCL,
		CLK_J722S_BOARD_0_I2C2_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_2_CLOCKS,											     J722S_DEV_I2C2_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MAIN_2_CLOCKS,											     J722S_DEV_I2C2_PORSCL,
		       CLK_J722S_MSHSI2C_MAIN_2_PORSCL),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_3_CLOCKS,											     J722S_DEV_I2C3_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_3_CLOCKS,											     J722S_DEV_I2C3_PISCL,
		CLK_J722S_BOARD_0_I2C3_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_3_CLOCKS,											     J722S_DEV_I2C3_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MAIN_3_CLOCKS,											     J722S_DEV_I2C3_PORSCL,
		       CLK_J722S_MSHSI2C_MAIN_3_PORSCL),
	DEV_CLK(J722S_DEV_MCRC64_MAIN_0_CLOCKS,												     J722S_DEV_MCRC64_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_RTCSS_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK,
		    CLK_J722S_RTC_CLK_SEL_OUT0,												     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_RTCSS_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTCSS_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_RTCSS0_ANA_OSC32K_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       1),
	DEV_CLK(J722S_DEV_RTCSS_WKUP_0_CLOCKS,												     J722S_DEV_WKUP_RTCSS0_JTAG_WRCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_RTCSS_WKUP_0_CLOCKS,											     J722S_DEV_WKUP_RTCSS0_VCLK_CLK,
		    CLK_J722S_WKUP_CLKSEL_OUT0,												     8,
		    2),
	DEV_CLK_PARENT(J722S_DEV_RTCSS_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,									     8,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTCSS_WKUP_0_CLOCKS,
		       J722S_DEV_WKUP_RTCSS0_VCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									     8,
		       1),
	DEV_CLK_MUX(J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,										     J722S_DEV_WKUP_R5FSS0_CORE0_CPU_CLK,
		    CLK_J722S_WKUP_CLKSEL_R5FSS_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,
		       J722S_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT2_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,
		       J722S_DEV_WKUP_R5FSS0_CORE0_CPU_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_PULSAR_UL_WKUP_0_R5_0_CLOCKS,											     J722S_DEV_WKUP_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_J722S_WKUP_CLKSEL_R5FSS_OUT0,
		1),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,										     J722S_DEV_RTI0_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT0,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,										     J722S_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,										     J722S_DEV_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,										     J722S_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,
		       J722S_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_A53_0_CLOCKS,											     J722S_DEV_RTI0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,										     J722S_DEV_RTI1_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT1,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,										     J722S_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,										     J722S_DEV_RTI1_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,										     J722S_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,
		       J722S_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_A53_1_CLOCKS,											     J722S_DEV_RTI1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,										     J722S_DEV_RTI2_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT2,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,										     J722S_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,										     J722S_DEV_RTI2_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,										     J722S_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,
		       J722S_DEV_RTI2_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_A53_2_CLOCKS,											     J722S_DEV_RTI2_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,										     J722S_DEV_RTI3_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT3,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,										     J722S_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,										     J722S_DEV_RTI3_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,										     J722S_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,
		       J722S_DEV_RTI3_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_A53_3_CLOCKS,											     J722S_DEV_RTI3_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,										     J722S_DEV_RTI15_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT5,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,										     J722S_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,										     J722S_DEV_RTI15_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,										     J722S_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,
		       J722S_DEV_RTI15_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_GPU_0_CLOCKS,											     J722S_DEV_RTI15_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,											     J722S_DEV_MCU_RTI0_RTI_CLK,
		    CLK_J722S_MCU_WWDTCLK_SEL_OUT0,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,										     J722S_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,										     J722S_DEV_MCU_RTI0_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,										     J722S_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,
		       J722S_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MCU_R5_0_CLOCKS,											     J722S_DEV_MCU_RTI0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_0_CLOCKS,									     J722S_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_1_CLOCKS,									     J722S_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_2_CLOCKS,									     J722S_DEV_A53SS0_CORE_2_A53_CORE2_ARM_CLK_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_A53_3_CLOCKS,									     J722S_DEV_A53SS0_CORE_3_A53_CORE3_ARM_CLK_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SPI_MAIN_0_CLOCKS,												     J722S_DEV_MCSPI0_CLKSPIREF_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(J722S_DEV_SPI_MAIN_0_CLOCKS,											     J722S_DEV_MCSPI0_IO_CLKSPII_CLK,
		    CLK_J722S_MAIN_SPI0_MSTR_LP_CLKSEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_0_CLOCKS,
		       J722S_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI0_CLK_OUT,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_0_CLOCKS,
		       J722S_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_0_IO_CLKSPIO_CLK,										     1,
		       1),
	DEV_CLK(J722S_DEV_SPI_MAIN_0_CLOCKS,												     J722S_DEV_MCSPI0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_SPI_MAIN_0_CLOCKS,											     J722S_DEV_MCSPI0_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_0_IO_CLKSPIO_CLK),
	DEV_CLK(J722S_DEV_SPI_MAIN_1_CLOCKS,												     J722S_DEV_MCSPI1_CLKSPIREF_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(J722S_DEV_SPI_MAIN_1_CLOCKS,											     J722S_DEV_MCSPI1_IO_CLKSPII_CLK,
		    CLK_J722S_MAIN_SPI1_MSTR_LP_CLKSEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_1_CLOCKS,
		       J722S_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI1_CLK_OUT,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_1_CLOCKS,
		       J722S_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_1_IO_CLKSPIO_CLK,										     1,
		       1),
	DEV_CLK(J722S_DEV_SPI_MAIN_1_CLOCKS,												     J722S_DEV_MCSPI1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_SPI_MAIN_1_CLOCKS,											     J722S_DEV_MCSPI1_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_1_IO_CLKSPIO_CLK),
	DEV_CLK(J722S_DEV_SPI_MAIN_2_CLOCKS,												     J722S_DEV_MCSPI2_CLKSPIREF_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK,
		10),
	DEV_CLK_MUX(J722S_DEV_SPI_MAIN_2_CLOCKS,											     J722S_DEV_MCSPI2_IO_CLKSPII_CLK,
		    CLK_J722S_MAIN_SPI2_MSTR_LP_CLKSEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_2_CLOCKS,
		       J722S_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI2_CLK_OUT,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_SPI_MAIN_2_CLOCKS,
		       J722S_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_2_IO_CLKSPIO_CLK,										     1,
		       1),
	DEV_CLK(J722S_DEV_SPI_MAIN_2_CLOCKS,												     J722S_DEV_MCSPI2_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_SPI_MAIN_2_CLOCKS,											     J722S_DEV_MCSPI2_IO_CLKSPIO_CLK,
		       CLK_J722S_SPI_MAIN_2_IO_CLKSPIO_CLK),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_0_CLOCKS,											     J722S_DEV_UART0_FCLK_CLK,
		    CLK_J722S_MAIN_USART0_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_0_CLOCKS,
		       J722S_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_0_CLOCKS,
		       J722S_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_0_CLOCKS,												     J722S_DEV_UART0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SPINLOCK256_MAIN_0_CLOCKS,											     J722S_DEV_SPINLOCK0_VCLK_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_1_CLOCKS,											     J722S_DEV_UART1_FCLK_CLK,
		    CLK_J722S_MAIN_USART1_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_1_CLOCKS,
		       J722S_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_1_CLOCKS,
		       J722S_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_1_CLOCKS,												     J722S_DEV_UART1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_2_CLOCKS,											     J722S_DEV_UART2_FCLK_CLK,
		    CLK_J722S_MAIN_USART2_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_2_CLOCKS,
		       J722S_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_2_CLOCKS,
		       J722S_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_2_CLOCKS,												     J722S_DEV_UART2_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_3_CLOCKS,											     J722S_DEV_UART3_FCLK_CLK,
		    CLK_J722S_MAIN_USART3_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_3_CLOCKS,
		       J722S_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_3_CLOCKS,
		       J722S_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_3_CLOCKS,												     J722S_DEV_UART3_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_4_CLOCKS,											     J722S_DEV_UART4_FCLK_CLK,
		    CLK_J722S_MAIN_USART4_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_4_CLOCKS,
		       J722S_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_4_CLOCKS,
		       J722S_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_4_CLOCKS,												     J722S_DEV_UART4_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_5_CLOCKS,											     J722S_DEV_UART5_FCLK_CLK,
		    CLK_J722S_MAIN_USART5_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_5_CLOCKS,
		       J722S_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_5_CLOCKS,
		       J722S_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_5_CLOCKS,												     J722S_DEV_UART5_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN,
		    CLK_J722S_AUDIO_REFCLKN_OUT0,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       13),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       14),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       15),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN,
		    CLK_J722S_AUDIO_REFCLKN_OUT1,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       13),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       14),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       15),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN,
		    CLK_J722S_AUDIO_REFCLKN_OUT2,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKR_POUT,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKR_POUT,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       13),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       14),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       15),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKR_POUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKR_POUT,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKR_POUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_0_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKX_POUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_1_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKX_POUT,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_2_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKX_POUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_3_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKX_POUT,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_IN_PARENT_MCASP_MAIN_4_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKX_POUT,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_CLKOUT0_IN,
		    CLK_J722S_CLKOUT0_CTRL_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK5,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,									     5,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_CLKOUT0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK10,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT1_CLK,									     10,
		       1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_DDR0_CK0_IN,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_GPMC0_CLKLB_IN,
		CLK_J722S_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_GPMC0_CLK_IN,
		CLK_J722S_GPMC_MAIN_0_PO_GPMC_DEV_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_GPMC0_FCLK_MUX_IN,
		CLK_J722S_MAIN_GPMC_FCLK_SEL_OUT0,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_I2C0_SCL_IN,
		CLK_J722S_MSHSI2C_MAIN_0_PORSCL,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_I2C1_SCL_IN,
		CLK_J722S_MSHSI2C_MAIN_1_PORSCL,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_I2C2_SCL_IN,
		CLK_J722S_MSHSI2C_MAIN_2_PORSCL,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_I2C3_SCL_IN,
		CLK_J722S_MSHSI2C_MAIN_3_PORSCL,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_I2C4_SCL_IN,
		CLK_J722S_MSHSI2C_MAIN_4_PORSCL,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP0_ACLKR_IN,
		CLK_J722S_MCASP_MAIN_0_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP0_ACLKX_IN,
		CLK_J722S_MCASP_MAIN_0_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP0_AFSR_IN,
		CLK_J722S_MCASP_MAIN_0_MCASP_AFSR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP0_AFSX_IN,
		CLK_J722S_MCASP_MAIN_0_MCASP_AFSX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP1_ACLKR_IN,
		CLK_J722S_MCASP_MAIN_1_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP1_ACLKX_IN,
		CLK_J722S_MCASP_MAIN_1_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP1_AFSR_IN,
		CLK_J722S_MCASP_MAIN_1_MCASP_AFSR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP1_AFSX_IN,
		CLK_J722S_MCASP_MAIN_1_MCASP_AFSX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP2_ACLKR_IN,
		CLK_J722S_MCASP_MAIN_2_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP2_ACLKX_IN,
		CLK_J722S_MCASP_MAIN_2_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP2_AFSR_IN,
		CLK_J722S_MCASP_MAIN_2_MCASP_AFSR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP2_AFSX_IN,
		CLK_J722S_MCASP_MAIN_2_MCASP_AFSX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP3_ACLKR_IN,
		CLK_J722S_MCASP_MAIN_3_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP3_ACLKX_IN,
		CLK_J722S_MCASP_MAIN_3_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP3_AFSR_IN,
		CLK_J722S_MCASP_MAIN_3_MCASP_AFSR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP3_AFSX_IN,
		CLK_J722S_MCASP_MAIN_3_MCASP_AFSX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP4_ACLKR_IN,
		CLK_J722S_MCASP_MAIN_4_MCASP_ACLKR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP4_ACLKX_IN,
		CLK_J722S_MCASP_MAIN_4_MCASP_ACLKX_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP4_AFSR_IN,
		CLK_J722S_MCASP_MAIN_4_MCASP_AFSR_POUT,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCASP4_AFSX_IN,
		CLK_J722S_MCASP_MAIN_4_MCASP_AFSX_POUT,
		1),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_OBSCLK0_IN,
		    CLK_J722S_MCU_OBSCLK_OUTMUX_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0,
		       CLK_J722S_MCU_OBSCLK_DIV_OUT0,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_SPI0_CLK_IN,
		CLK_J722S_SPI_MCU_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_SPI1_CLK_IN,
		CLK_J722S_SPI_MCU_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_SYSCLKOUT0_IN,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_TIMER_IO0_IN,
		CLK_J722S_DMTIMER_DMC1MS_MCU_0_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_TIMER_IO1_IN,
		CLK_J722S_DMTIMER_DMC1MS_MCU_1_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_TIMER_IO2_IN,
		CLK_J722S_DMTIMER_DMC1MS_MCU_2_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MCU_TIMER_IO3_IN,
		CLK_J722S_DMTIMER_DMC1MS_MCU_3_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MDIO0_MDC_IN,
		CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_MDIO_MDCLK_O,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MMC1_CLKLB_IN,
		CLK_J722S_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MMC1_CLK_IN,
		CLK_J722S_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MMC2_CLKLB_IN,
		CLK_J722S_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_MMC2_CLK_IN,
		CLK_J722S_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O,
		1),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_OBSCLK0_IN,
		    CLK_J722S_MAIN_OBSCLK_OUTMUX_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OBSCLK0_IN_PARENT_MAIN_OBSCLK_DIV_OUT0,
		       CLK_J722S_MAIN_OBSCLK_DIV_OUT0,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_OBSCLK1_IN,
		    CLK_J722S_MAIN_OBSCLK_OUTMUX_SEL_OUT1,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OBSCLK1_IN_PARENT_MAIN_OBSCLK_DIV_OUT0,
		       CLK_J722S_MAIN_OBSCLK_DIV_OUT0,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OBSCLK1_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_OSPI0_CLK_IN,
		CLK_J722S_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_OSPI0_LBCLKO_IN,
		CLK_J722S_FSS_UL_MAIN_0_OSPI_0_OSPI_OCLK_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_SPI0_CLK_IN,
		CLK_J722S_SPI_MAIN_0_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_SPI1_CLK_IN,
		CLK_J722S_SPI_MAIN_1_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_SPI2_CLK_IN,
		CLK_J722S_SPI_MAIN_2_IO_CLKSPIO_CLK,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_SYSCLKOUT0_IN,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_SYSCLKOUT_CLK,
		4),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO0_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_0_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO1_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_1_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO2_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_2_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO3_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_3_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO4_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_4_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO5_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_5_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO6_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_6_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TIMER_IO7_IN,
		CLK_J722S_DMTIMER_DMC1MS_MAIN_7_TIMER_PWM,
		1),
	DEV_CLK(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_TRC_CLK_IN,
		CLK_J722S_DEBUGSS_K3_WRAP_CV0_MAIN_0_CSTPIU_TRACECLK,
		1),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_VOUT0_PCLK_IN,
		    CLK_J722S_DPI0_SEL_OUT_SEL_OUT0,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_VOUT0_PCLK_IN_PARENT_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_VOUT0_PCLK_IN_PARENT_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_VOUT0_PCLK_IN_PARENT_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK,									     1,
		       3),
	DEV_CLK_MUX(J722S_DEV_BOARD_0_CLOCKS,												     J722S_DEV_BOARD0_WKUP_CLKOUT0_IN,
		    CLK_J722S_WKUP_CLKOUT_SEL_IO_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_WKUP_CLKOUT_SEL_OUT0,
		       CLK_J722S_WKUP_CLKOUT_SEL_OUT0,											     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_BOARD_0_CLOCKS,
		       J722S_DEV_BOARD0_WKUP_CLKOUT0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI0_RXCLKN_OUT,
		       CLK_J722S_BOARD_0_CSI0_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI0_RXCLKP_OUT,
		       CLK_J722S_BOARD_0_CSI0_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI1_RXCLKN_OUT,
		       CLK_J722S_BOARD_0_CSI1_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI1_RXCLKP_OUT,
		       CLK_J722S_BOARD_0_CSI1_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI2_RXCLKN_OUT,
		       CLK_J722S_BOARD_0_CSI2_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI2_RXCLKP_OUT,
		       CLK_J722S_BOARD_0_CSI2_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI3_RXCLKN_OUT,
		       CLK_J722S_BOARD_0_CSI3_RXCLKN_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_CSI3_RXCLKP_OUT,
		       CLK_J722S_BOARD_0_CSI3_RXCLKP_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_GPMC0_CLKLB_OUT,
		       CLK_J722S_BOARD_0_GPMC0_CLKLB_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_I2C0_SCL_OUT,
		       CLK_J722S_BOARD_0_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_I2C1_SCL_OUT,
		       CLK_J722S_BOARD_0_I2C1_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_I2C2_SCL_OUT,
		       CLK_J722S_BOARD_0_I2C2_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_I2C3_SCL_OUT,
		       CLK_J722S_BOARD_0_I2C3_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_I2C4_SCL_OUT,
		       CLK_J722S_BOARD_0_I2C4_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP0_ACLKR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_ACLKR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP0_ACLKX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_ACLKX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP0_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP1_ACLKR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_ACLKR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP1_ACLKX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_ACLKX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP1_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP2_ACLKR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_ACLKR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP2_ACLKX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_ACLKX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP2_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP3_ACLKR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_ACLKR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP3_ACLKX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_ACLKX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP3_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP4_ACLKR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_ACLKR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP4_ACLKX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_ACLKX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP4_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSR_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCU_I2C0_SCL_OUT,
		       CLK_J722S_BOARD_0_MCU_I2C0_SCL_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCU_SPI0_CLK_OUT,
		       CLK_J722S_BOARD_0_MCU_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MCU_SPI1_CLK_OUT,
		       CLK_J722S_BOARD_0_MCU_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MMC1_CLKLB_OUT,
		       CLK_J722S_BOARD_0_MMC1_CLKLB_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MMC1_CLK_OUT,
		       CLK_J722S_BOARD_0_MMC1_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MMC2_CLKLB_OUT,
		       CLK_J722S_BOARD_0_MMC2_CLKLB_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_MMC2_CLK_OUT,
		       CLK_J722S_BOARD_0_MMC2_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OSPI0_DQS_OUT,
		       CLK_J722S_BOARD_0_OSPI0_DQS_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_OSPI0_LBCLKO_OUT,
		       CLK_J722S_BOARD_0_OSPI0_LBCLKO_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_RGMII1_RXC_OUT,
		       CLK_J722S_BOARD_0_RGMII1_RXC_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_RGMII2_RXC_OUT,
		       CLK_J722S_BOARD_0_RGMII2_RXC_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_RMII1_REF_CLK_OUT,
		       CLK_J722S_BOARD_0_RMII1_REF_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_RMII2_REF_CLK_OUT,
		       CLK_J722S_BOARD_0_RMII2_REF_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_SPI0_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI0_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_SPI1_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI1_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_SPI2_CLK_OUT,
		       CLK_J722S_BOARD_0_SPI2_CLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_TCK_OUT,
		       CLK_J722S_BOARD_0_TCK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_VOUT0_EXTPCLKIN_OUT,
		       CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_BOARD_0_CLOCKS,											     J722S_DEV_BOARD0_WKUP_I2C0_SCL_OUT,
		       CLK_J722S_BOARD_0_WKUP_I2C0_SCL_OUT),
	DEV_CLK_MUX(J722S_DEV_USART_MAIN_6_CLOCKS,											     J722S_DEV_UART6_FCLK_CLK,
		    CLK_J722S_MAIN_USART6_FCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_6_CLOCKS,
		       J722S_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6,
		       CLK_J722S_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USART_MAIN_6_CLOCKS,
		       J722S_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USART_MAIN_6_CLOCKS,												     J722S_DEV_UART6_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											     J722S_DEV_USB0_BUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											     J722S_DEV_USB0_CFG_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											     J722S_DEV_USB0_USB2_APB_PCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB0_USB2_REFCLOCK_CLK,
		    CLK_J722S_MAIN_USB0_REFCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USB2SS_16FFC_MAIN_0_CLOCKS,											     J722S_DEV_USB0_USB2_TAP_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_0_CLOCKS,									     J722S_DEV_PBIST0_CLK8_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_0_CLOCKS,									     J722S_DEV_PBIST0_TCLK_CLK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_WKUP_0_CLOCKS,									     J722S_DEV_WKUP_PBIST0_CLK8_CLK,
		CLK_J722S_WKUP_CLKSEL_OUT0,
		4),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,								     J722S_DEV_A53SS0_COREPAC_ARM_CLK_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,								     J722S_DEV_A53SS0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_CLOCKS,							     J722S_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_PBIST_0_CLOCKS,									     J722S_DEV_COMPUTE_CLUSTER0_PBIST_0_DIVH_CLK4_CLK_CLK,
		CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVH_CLK4_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_PBIST_0_CLOCKS,									     J722S_DEV_COMPUTE_CLUSTER0_PBIST_0_DIVP_CLK1_CLK_CLK,
		CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVP_CLK1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_FW_0_CLOCKS,									     J722S_DEV_PSC0_FW_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_PSC_0_CLOCKS,									     J722S_DEV_PSC0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_MAIN_PSC_WRAP_MAIN_0_PSC_0_CLOCKS,									     J722S_DEV_PSC0_SLOW_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS,											     J722S_DEV_DDR32SS0_DDRSS_DDR_PLL_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS,											     J722S_DEV_DDR32SS0_DDRSS_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS,											     J722S_DEV_DDR32SS0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_DDR_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_DDR32SS0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM67_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK(J722S_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS0_CFG_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS0_DBG_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_SAM62A_DEBUG_MAIN_CELL_MAIN_0_CLOCKS,										     J722S_DEV_DEBUGSS0_SYS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_SAM67_A53_RS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_A53_RS_BW_LIMITER0_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_A53_WS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_A53_WS_BW_LIMITER1_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_GPU_RS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_GPU_RS_BW_LIMITER9_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_GPU_WS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_GPU_WS_BW_LIMITER10_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM62_DM_WAKEUP_DEEPSLEEP_SOURCES_WKUP_0_CLOCKS,								     J722S_DEV_WKUP_DEEPSLEEP_SOURCES0_CLK_12M_RC_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_SAM62A_MCU_16FF_MCU_0_CLOCKS,											     J722S_DEV_MCU_MCU_16FF0_PLL_CTRL_MCU_CLK24_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		24),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS,											     J722S_DEV_CSI_RX_IF0_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS,											     J722S_DEV_CSI_RX_IF0_PPI_RX_BYTE_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS,											     J722S_DEV_CSI_RX_IF0_VBUS_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_0_CLOCKS,											     J722S_DEV_CSI_RX_IF0_VP_CLK_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC0_CLK,
		CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC1_CLK,
		CLK_J722S_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC2_CLK,
		CLK_J722S_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC3_CLK,
		CLK_J722S_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC4_CLK,
		CLK_J722S_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC5_CLK,
		CLK_J722S_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC6_CLK,
		CLK_J722S_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_6_CLOCKS,												     J722S_DEV_DCC6_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,											     J722S_DEV_MMCSD2_EMMCSDSS_IO_CLK_I,
		    CLK_J722S_MAIN_EMMCSD2_IO_CLKLB_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,
		       J722S_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLKLB_OUT,
		       CLK_J722S_BOARD_0_MMC2_CLKLB_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,
		       J722S_DEV_MMCSD2_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC2_CLK_OUT,
		       CLK_J722S_BOARD_0_MMC2_CLK_OUT,											     1,
		       1),
	DEV_CLK(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,											     J722S_DEV_MMCSD2_EMMCSDSS_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,											     J722S_DEV_MMCSD2_EMMCSDSS_XIN_CLK,
		    CLK_J722S_MAIN_EMMCSD2_REFCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,
		       J722S_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,
		       J722S_DEV_MMCSD2_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK,									     1,
		       1),
	DEV_CLK_OUTPUT(J722S_DEV_EMMCSD4SS_MAIN_1_CLOCKS,										     J722S_DEV_MMCSD2_EMMCSDSS_IO_CLK_O,
		       CLK_J722S_EMMCSD4SS_MAIN_1_EMMCSDSS_IO_CLK_O),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_RX0_IO_RX_CL_L_M,
		CLK_J722S_BOARD_0_CSI0_RXCLKN_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_RX0_IO_RX_CL_L_P,
		CLK_J722S_BOARD_0_CSI0_RXCLKP_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_RX0_JTAG_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_RX0_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DPHY_RX_MAIN_0_CLOCKS,										     J722S_DEV_DPHY_RX0_PPI_RX_BYTE_CLK,
		       CLK_J722S_K3_DPHY_RX_MAIN_0_PPI_RX_BYTE_CLK),
	DEV_CLK(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,											     J722S_DEV_DSS0_DPI_0_IN_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,											     J722S_DEV_DSS0_DPI_1_IN_CLK,
		    CLK_J722S_MAIN_DSS0_DPI1_PCLK_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,
		       J722S_DEV_DSS0_DPI_1_IN_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,
		       J722S_DEV_DSS0_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT,
		       CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT,										     1,
		       1),
	DEV_CLK(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,											     J722S_DEV_DSS0_DSS_FUNC_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DSS_UL_MAIN_0_CLOCKS,										     J722S_DEV_DSS0_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_AUX_CLK,
		    CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT0,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       7),
	DEV_CLK(J722S_DEV_MCASP_MAIN_0_CLOCKS,												     J722S_DEV_MCASP0_MCASP_ACLKR_PIN,
		CLK_J722S_BOARD_0_MCASP0_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_0_CLOCKS,												     J722S_DEV_MCASP0_MCASP_ACLKX_PIN,
		CLK_J722S_BOARD_0_MCASP0_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_0_CLOCKS,												     J722S_DEV_MCASP0_MCASP_AFSR_PIN,
		CLK_J722S_BOARD_0_MCASP0_AFSR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_0_CLOCKS,												     J722S_DEV_MCASP0_MCASP_AFSX_PIN,
		CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AHCLKR_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT0,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AHCLKX_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT0,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_0_CLOCKS,
		       J722S_DEV_MCASP0_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK(J722S_DEV_MCASP_MAIN_0_CLOCKS,												     J722S_DEV_MCASP0_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_ACLKR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_ACLKX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AFSR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AFSX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_0_CLOCKS,											     J722S_DEV_MCASP0_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_0_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_AUX_CLK,
		    CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT1,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       7),
	DEV_CLK(J722S_DEV_MCASP_MAIN_1_CLOCKS,												     J722S_DEV_MCASP1_MCASP_ACLKR_PIN,
		CLK_J722S_BOARD_0_MCASP1_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_1_CLOCKS,												     J722S_DEV_MCASP1_MCASP_ACLKX_PIN,
		CLK_J722S_BOARD_0_MCASP1_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_1_CLOCKS,												     J722S_DEV_MCASP1_MCASP_AFSR_PIN,
		CLK_J722S_BOARD_0_MCASP1_AFSR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_1_CLOCKS,												     J722S_DEV_MCASP1_MCASP_AFSX_PIN,
		CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AHCLKR_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT1,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AHCLKX_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT1,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_1_CLOCKS,
		       J722S_DEV_MCASP1_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK(J722S_DEV_MCASP_MAIN_1_CLOCKS,												     J722S_DEV_MCASP1_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_ACLKR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_ACLKX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AFSR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AFSX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_1_CLOCKS,											     J722S_DEV_MCASP1_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_1_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_AUX_CLK,
		    CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT2,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       7),
	DEV_CLK(J722S_DEV_MCASP_MAIN_2_CLOCKS,												     J722S_DEV_MCASP2_MCASP_ACLKR_PIN,
		CLK_J722S_BOARD_0_MCASP2_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_2_CLOCKS,												     J722S_DEV_MCASP2_MCASP_ACLKX_PIN,
		CLK_J722S_BOARD_0_MCASP2_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_2_CLOCKS,												     J722S_DEV_MCASP2_MCASP_AFSR_PIN,
		CLK_J722S_BOARD_0_MCASP2_AFSR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_2_CLOCKS,												     J722S_DEV_MCASP2_MCASP_AFSX_PIN,
		CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AHCLKR_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT2,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AHCLKX_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT2,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_2_CLOCKS,
		       J722S_DEV_MCASP2_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK(J722S_DEV_MCASP_MAIN_2_CLOCKS,												     J722S_DEV_MCASP2_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_ACLKR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_ACLKX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AFSR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AFSX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_2_CLOCKS,											     J722S_DEV_MCASP2_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_2_MCASP_AHCLKX_POUT),
	DEV_CLK(J722S_DEV_CPT2_AGGREGATOR32_MAIN_DM_CLK2_CLOCKS,									     J722S_DEV_CPT2_AGGR1_VCLK_CLK,
		CLK_J722S_WKUP_CLKSEL_OUT0,
		2),
	DEV_CLK(J722S_DEV_CPT2_AGGREGATOR32_MAIN_SYSCLK2_CLOCKS,									     J722S_DEV_CPT2_AGGR0_VCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CPT2_AGGREGATOR32_MCU_SYSCLK2_CLOCKS,										     J722S_DEV_MCU_CPT2_AGGR0_VCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_CLKSRC0_CLK,
		CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_CLKSRC1_CLK,
		CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT6_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_CLKSRC5_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_CLKSRC6_CLK,
		CLK_J722S_CLK_32K_RC_SEL_OUT0,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_INPUT01_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,
		3),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MCU_1_CLOCKS,												     J722S_DEV_MCU_DCC1_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DMSS_CSI_AM67_MAIN_0_BCDMA_0_CLOCKS,										     J722S_DEV_DMASS1_BCDMA_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DMSS_CSI_AM67_MAIN_0_INTAGGR_0_CLOCKS,									     J722S_DEV_DMASS1_INTAGGR_0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_JPGENC_E5010_MAIN_0_CLOCKS,										     J722S_DEV_JPGENC0_CORE_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_WRAP_MCU_0_CLOCKS,										     J722S_DEV_MCU_PBIST0_CLK8_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,										     J722S_DEV_CODEC0_VPU_ACLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,										     J722S_DEV_CODEC0_VPU_BCLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,										     J722S_DEV_CODEC0_VPU_CCLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_VPU_WAVE521CL_MAIN_0_CLOCKS,										     J722S_DEV_CODEC0_VPU_PCLK_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										     J722S_DEV_RTI4_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT4,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										     J722S_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										     J722S_DEV_RTI4_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,										     J722S_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,
		       J722S_DEV_RTI4_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_C7_0_CLOCKS,											     J722S_DEV_RTI4_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_C7XV_RSWS_BS_LIMITER6_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_CORE_0_CLOCKS,									     J722S_DEV_C7X256V0_C7XV_CORE_0_C7XV_CLK,
		CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V0_CORE0_DIVH_CLK2_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V0_CORE0_DIVH_CLK4_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V0_CORE0_DIVH_CLK4_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V0_CORE0_DIVP_CLK1_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V0_CORE0_DIVP_CLK1_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_C7XV_CLK,
		CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_DIVH_CLK2_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_DIVH_CLK4_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_DIVH_CLK4_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_DIVP_CLK1_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V0_CLK_DIVP_CLK1_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK),
	DEV_CLK(J722S_DEV_SAM67_E5010_RS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_JPGENC_RS_BW_LIMITER4_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_SAM67_E5010_WS_BW_LIMITER_MAIN_0_CLOCKS,									     J722S_DEV_JPGENC_WS_BW_LIMITER5_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST0_0_CLOCKS,								     J722S_DEV_VPAC_RSWS_BW_LIMITER8_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_VPAC_RSWS_BW_LIMITER_MAIN_MST1_0_CLOCKS,								     J722S_DEV_VPAC_RSWS_BW_LIMITER7_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_VPAC_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_VPAC0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_VPAC_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_VPAC0_VPAC_PLL_CFG_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_VPAC_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_VPAC0_VPAC_PLL_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_VPU_WAVE521CL_PBIST_WRAP_MAIN_0_CLOCKS,									     J722S_DEV_PBIST3_CLK8_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM67_VPU_WAVE521CL_PBIST_WRAP_MAIN_0_CLOCKS,									     J722S_DEV_PBIST3_TCLK_CLK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_SAM67_WAVE521_RS_BW_LIMITER_MAIN_PRI_0_CLOCKS,								     J722S_DEV_CODEC_RS_BW_LIMITER2_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_WAVE521_WS_BW_LIMITER_MAIN_PRI_0_CLOCKS,								     J722S_DEV_CODEC_WS_BW_LIMITER3_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SMS_MAIN_0_CORTEX_M4F_1_CLOCKS,										     J722S_DEV_HSM0_DAP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,										     J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK,
		    CLK_J722S_MAIN_OBSCLK0_MUX_SEL_OUT0,										     1,
		    32),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MCU_0_HSDIVOUT0_CLK,									     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT0_CLK,									     1,
		       13),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK8,
		       CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,									     8,
		       14),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,									     1,
		       15),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,								     1,
		       16),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       17),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK2,
		       CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,									     2,
		       18),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_0_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,					     1,
		       19),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM67_GPU_BXS464_WRAP_MAIN_0_GPU_DCC_CLK4,
		       CLK_J722S_SAM67_GPU_BXS464_WRAP_MAIN_0_GPU_DCC_CLK,								     4,
		       20),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK2,
		       CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,									     2,
		       21),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_ARM_COREPACK_0_A53_DIVH_CLK4_OBSCLK_OUT_CLK,				     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_SAM67_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM67_DDR_WRAP_MAIN_0_DDR_PLL_DIVH_CLK4_OBSCLK_OUT_CLK,						     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT8,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     8,
		       6),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0,
		       CLK_J722S_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       9),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT2_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC1_CLK,
		CLK_J722S_SAM67_GPU_BXS464_WRAP_MAIN_0_GPU_DCC_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC2_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		8),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC3_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC4_CLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC5_CLK,
		CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC6_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_CLKSRC7_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_7_CLOCKS,												     J722S_DEV_DCC7_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC0_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		4),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC1_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,
		2),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC2_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_2_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC3_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_3_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC4_CLK,
		CLK_J722S_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC5_CLK,
		CLK_J722S_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC6_CLK,
		CLK_J722S_BOARD_0_MCASP4_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_CLKSRC7_CLK,
		CLK_J722S_BOARD_0_MCASP4_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_INPUT00_CLK,
		CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_INPUT01_CLK,
		CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_INPUT02_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_DCC_INPUT10_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_DCC2_MAIN_8_CLOCKS,												     J722S_DEV_DCC8_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_DPHY_0_RX_ESC_CLK,
		CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_M_RXCLKESC_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_DPHY_0_TX_ESC_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_DPI_0_CLK,
		CLK_J722S_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_PPI_0_TXBYTECLKHS_CL_CLK,
		CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J722S_DEV_K3_DSS_DSI_MAIN_0_CLOCKS,											     J722S_DEV_DSS_DSI0_SYS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,											     J722S_DEV_DSS1_DPI_0_IN_CLK,
		    CLK_J722S_MAIN_DSS1_DPI0_PCLK_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,
		       J722S_DEV_DSS1_DPI_0_IN_CLK_PARENT_MAIN_DSS1_DPI0__PLLSEL_OUT0,
		       CLK_J722S_MAIN_DSS1_DPI0__PLLSEL_OUT0,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,
		       J722S_DEV_DSS1_DPI_0_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT,
		       CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT,										     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,											     J722S_DEV_DSS1_DPI_1_IN_CLK,
		    CLK_J722S_MAIN_DSS1_DPI1_PCLK_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,
		       J722S_DEV_DSS1_DPI_1_IN_CLK_PARENT_MAIN_DSS1_DPI1__PLLSEL_OUT0,
		       CLK_J722S_MAIN_DSS1_DPI1__PLLSEL_OUT0,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,
		       J722S_DEV_DSS1_DPI_1_IN_CLK_PARENT_BOARD_0_VOUT0_EXTPCLKIN_OUT,
		       CLK_J722S_BOARD_0_VOUT0_EXTPCLKIN_OUT,										     1,
		       1),
	DEV_CLK(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,											     J722S_DEV_DSS1_DSS_FUNC_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT4_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,										     J722S_DEV_DSS1_DPI_0_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DSS_UL_MAIN_1_CLOCKS,										     J722S_DEV_DSS1_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_1_CLOCKS,									     J722S_DEV_PBIST1_CLK8_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_4BIT_WRAP_MAIN_1_CLOCKS,									     J722S_DEV_PBIST1_TCLK_CLK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,											     J722S_DEV_OLDI_TX_CORE0_OLDI_0_FWD_P_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_OLDI_TX_CORE_MAIN_0_CLOCKS,											     J722S_DEV_OLDI_TX_CORE0_OLDI_PLL_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,										     J722S_DEV_OLDI_TX_CORE1_OLDI_0_FWD_P_CLK,
		    CLK_J722S_OLDI_TX1_FWD_CLK_MUX_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,
		       J722S_DEV_OLDI_TX_CORE1_OLDI_0_FWD_P_CLK_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,
		       J722S_DEV_OLDI_TX_CORE1_OLDI_0_FWD_P_CLK_PARENT_MAIN_DSS1_DPI0_PCLK_OUT0,
		       CLK_J722S_MAIN_DSS1_DPI0_PCLK_OUT0,										     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,										     J722S_DEV_OLDI_TX_CORE1_OLDI_PLL_CLK,
		    CLK_J722S_OLDI_TX1_PLL_CLK_MUX_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,
		       J722S_DEV_OLDI_TX_CORE1_OLDI_PLL_CLK_PARENT_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_16_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_OLDI_TX_CORE_MAIN_1_CLOCKS,
		       J722S_DEV_OLDI_TX_CORE1_OLDI_PLL_CLK_PARENT_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_SAM67_GPU_BXS464_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_GPU0_GPU_PLL_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_6_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_GPU_BXS464_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_GPU0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_GPU_BXS464_WRAP_MAIN_0_CLOCKS,									     J722S_DEV_GPU0_GPU_DCC_CLK,
		       CLK_J722S_SAM67_GPU_BXS464_WRAP_MAIN_0_GPU_DCC_CLK),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,										     J722S_DEV_DPHY_TX0_DPHY_REF_CLK,
		    CLK_J722S_DPHY0_CLK_SEL_OUT0,											     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,
		       J722S_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,
		       J722S_DEV_DPHY_TX0_DPHY_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_IP1_PPI_M_TXCLKESC_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_IP2_PPI_M_TXCLKESC_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_IP3_PPI_M_TXCLKESC_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_IP4_PPI_M_TXCLKESC_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_PSM_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,											     J722S_DEV_DPHY_TX0_TAP_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,										     J722S_DEV_DPHY_TX0_IP1_PPI_M_RXCLKESC_CLK,
		       CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_M_RXCLKESC_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,										     J722S_DEV_DPHY_TX0_IP1_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP1_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B8M4CDT3_MAIN_0_CLOCKS,										     J722S_DEV_DPHY_TX0_IP2_PPI_TXBYTECLKHS_CL_CLK,
		       CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK),
	DEV_CLK_MUX(J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLOCKS,										     J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLK,
		    CLK_J722S_MAIN_DSS1_DPI1__PLLSEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLOCKS,
		       J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLOCKS,
		       J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,									     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLOCKS,										     J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLK,
		    CLK_J722S_MAIN_DSS1_DPI0__PLLSEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLOCKS,
		       J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_18_HSDIVOUT0_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLOCKS,
		       J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD_CLK_PARENT_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV0_16FFT_MAIN_17_HSDIVOUT0_CLK,									     1,
		       1),
	DEV_CLK_MUX(J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS,										     J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLK,
		    CLK_J722S_DPI0_SEL_OUT_SEL_OUT0,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLK_PARENT_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_0_DPI_1_OUT_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLK_PARENT_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_0_OUT_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLOCKS,
		       J722S_DEV_DPI0_OUT_SEL_DEV_VD_CLK_PARENT_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK,
		       CLK_J722S_K3_DSS_UL_MAIN_1_DPI_1_OUT_CLK,									     1,
		       3),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_CLK,
		    CLK_J722S_ATL_CLK_SEL_OUT0,												     2,
		    8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     2,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     2,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_CLK_PARENT_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK,
		       CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT1_CLK,									     2,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     2,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     2,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     2,
		       6),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_AWS,
		    CLK_J722S_ATL_AWS_SEL_OUT0,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_AWS_1,
		    CLK_J722S_ATL_AWS_SEL_OUT1,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_AWS_2,
		    CLK_J722S_ATL_AWS_SEL_OUT2,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_AWS_3,
		    CLK_J722S_ATL_AWS_SEL_OUT3,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_AWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT_DUP0,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_BWS,
		    CLK_J722S_ATL_BWS_SEL_OUT0,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSR_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSR_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSR_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSR_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSR_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_BWS_1,
		    CLK_J722S_ATL_BWS_SEL_OUT1,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSR_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSR_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSR_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSR_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSR_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_1_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_BWS_2,
		    CLK_J722S_ATL_BWS_SEL_OUT2,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSR_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSR_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSR_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSR_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSR_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_2_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_BWS_3,
		    CLK_J722S_ATL_BWS_SEL_OUT3,												     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP0_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSR_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP1_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSR_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       12),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP2_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSR_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP3_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSR_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP4_AFSR_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSR_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP0_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP0_AFSX_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP1_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP1_AFSX_OUT,										     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP2_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP2_AFSX_OUT,										     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP3_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,										     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_ATL_MAIN_0_CLOCKS,
		       J722S_DEV_ATL0_ATL_IO_PORT_BWS_3_PARENT_BOARD_0_MCASP4_AFSX_OUT,
		       CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,										     1,
		       9),
	DEV_CLK(J722S_DEV_ATL_MAIN_0_CLOCKS,												     J722S_DEV_ATL0_VBUS_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT),
	DEV_CLK_OUTPUT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1),
	DEV_CLK_OUTPUT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2),
	DEV_CLK_OUTPUT(J722S_DEV_ATL_MAIN_0_CLOCKS,											     J722S_DEV_ATL0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS,											     J722S_DEV_CSI_RX_IF1_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS,											     J722S_DEV_CSI_RX_IF1_PPI_RX_BYTE_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS,											     J722S_DEV_CSI_RX_IF1_VBUS_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_1_CLOCKS,											     J722S_DEV_CSI_RX_IF1_VP_CLK_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS,											     J722S_DEV_CSI_RX_IF2_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS,											     J722S_DEV_CSI_RX_IF2_PPI_RX_BYTE_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_2_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS,											     J722S_DEV_CSI_RX_IF2_VBUS_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_2_CLOCKS,											     J722S_DEV_CSI_RX_IF2_VP_CLK_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS,											     J722S_DEV_CSI_RX_IF3_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS,											     J722S_DEV_CSI_RX_IF3_PPI_RX_BYTE_CLK,
		CLK_J722S_K3_DPHY_RX_MAIN_3_PPI_RX_BYTE_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS,											     J722S_DEV_CSI_RX_IF3_VBUS_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_CSI_RX_IF_MAIN_3_CLOCKS,											     J722S_DEV_CSI_RX_IF3_VP_CLK_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT0_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,											     J722S_DEV_CSI_TX_IF0_DPHY_TXBYTECLKHS_CL_CLK,
		CLK_J722S_WIZ16B8M4CDT3_MAIN_0_IP2_PPI_TXBYTECLKHS_CL_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,											     J722S_DEV_CSI_TX_IF0_ESC_CLK_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		6),
	DEV_CLK(J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,											     J722S_DEV_CSI_TX_IF0_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_CSI_TX_IF_V2_MAIN_0_CLOCKS,											     J722S_DEV_CSI_TX_IF0_VBUS_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,											     J722S_DEV_DPHY_RX1_IO_RX_CL_L_M,
		CLK_J722S_BOARD_0_CSI1_RXCLKN_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,											     J722S_DEV_DPHY_RX1_IO_RX_CL_L_P,
		CLK_J722S_BOARD_0_CSI1_RXCLKP_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,											     J722S_DEV_DPHY_RX1_JTAG_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,											     J722S_DEV_DPHY_RX1_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DPHY_RX_MAIN_1_CLOCKS,										     J722S_DEV_DPHY_RX1_PPI_RX_BYTE_CLK,
		       CLK_J722S_K3_DPHY_RX_MAIN_1_PPI_RX_BYTE_CLK),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,											     J722S_DEV_DPHY_RX2_IO_RX_CL_L_M,
		CLK_J722S_BOARD_0_CSI2_RXCLKN_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,											     J722S_DEV_DPHY_RX2_IO_RX_CL_L_P,
		CLK_J722S_BOARD_0_CSI2_RXCLKP_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,											     J722S_DEV_DPHY_RX2_JTAG_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,											     J722S_DEV_DPHY_RX2_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DPHY_RX_MAIN_2_CLOCKS,										     J722S_DEV_DPHY_RX2_PPI_RX_BYTE_CLK,
		       CLK_J722S_K3_DPHY_RX_MAIN_2_PPI_RX_BYTE_CLK),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,											     J722S_DEV_DPHY_RX3_IO_RX_CL_L_M,
		CLK_J722S_BOARD_0_CSI3_RXCLKN_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,											     J722S_DEV_DPHY_RX3_IO_RX_CL_L_P,
		CLK_J722S_BOARD_0_CSI3_RXCLKP_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,											     J722S_DEV_DPHY_RX3_JTAG_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK(J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,											     J722S_DEV_DPHY_RX3_MAIN_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_OUTPUT(J722S_DEV_K3_DPHY_RX_MAIN_3_CLOCKS,										     J722S_DEV_DPHY_RX3_PPI_RX_BYTE_CLK,
		       CLK_J722S_K3_DPHY_RX_MAIN_3_PPI_RX_BYTE_CLK),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_WRAP_MAIN_R5_0_CLOCKS,										     J722S_DEV_PBIST2_CLK8_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_K3_PBIST_8C28P_WRAP_MAIN_R5_0_CLOCKS,										     J722S_DEV_PBIST2_TCLK_CLK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_AUX_CLK,
		    CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT3,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       7),
	DEV_CLK(J722S_DEV_MCASP_MAIN_3_CLOCKS,												     J722S_DEV_MCASP3_MCASP_ACLKR_PIN,
		CLK_J722S_BOARD_0_MCASP3_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_3_CLOCKS,												     J722S_DEV_MCASP3_MCASP_ACLKX_PIN,
		CLK_J722S_BOARD_0_MCASP3_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_3_CLOCKS,												     J722S_DEV_MCASP3_MCASP_AFSR_PIN,
		CLK_J722S_BOARD_0_MCASP3_AFSR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_3_CLOCKS,												     J722S_DEV_MCASP3_MCASP_AFSX_PIN,
		CLK_J722S_BOARD_0_MCASP3_AFSX_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AHCLKR_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT3,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AHCLKX_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT3,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_3_CLOCKS,
		       J722S_DEV_MCASP3_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK(J722S_DEV_MCASP_MAIN_3_CLOCKS,												     J722S_DEV_MCASP3_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_ACLKR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_ACLKX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AFSR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AFSX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_3_CLOCKS,											     J722S_DEV_MCASP3_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_3_MCASP_AHCLKX_POUT),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_AUX_CLK,
		    CLK_J722S_MCASPN_CLKSEL_AUXCLK_OUT4,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_AUX_CLK_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       7),
	DEV_CLK(J722S_DEV_MCASP_MAIN_4_CLOCKS,												     J722S_DEV_MCASP4_MCASP_ACLKR_PIN,
		CLK_J722S_BOARD_0_MCASP4_ACLKR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_4_CLOCKS,												     J722S_DEV_MCASP4_MCASP_ACLKX_PIN,
		CLK_J722S_BOARD_0_MCASP4_ACLKX_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_4_CLOCKS,												     J722S_DEV_MCASP4_MCASP_AFSR_PIN,
		CLK_J722S_BOARD_0_MCASP4_AFSR_OUT,
		1),
	DEV_CLK(J722S_DEV_MCASP_MAIN_4_CLOCKS,												     J722S_DEV_MCASP4_MCASP_AFSX_PIN,
		CLK_J722S_BOARD_0_MCASP4_AFSX_OUT,
		1),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AHCLKR_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKR_OUT4,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKR_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK_MUX(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AHCLKX_PIN,
		    CLK_J722S_MCASPN_AHCLKSEL_AHCLKX_OUT4,										     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK0_OUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK1_OUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_BOARD_0_AUDIO_EXT_REFCLK2_OUT,
		       CLK_J722S_BOARD_0_AUDIO_EXT_REFCLK2_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT,									     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_1,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_2,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_MCASP_MAIN_4_CLOCKS,
		       J722S_DEV_MCASP4_MCASP_AHCLKX_PIN_PARENT_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,
		       CLK_J722S_ATL_MAIN_0_ATL_IO_PORT_ATCLK_OUT_3,									     1,
		       8),
	DEV_CLK(J722S_DEV_MCASP_MAIN_4_CLOCKS,												     J722S_DEV_MCASP4_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_ACLKR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_ACLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_ACLKX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_ACLKX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AFSR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AFSR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AFSX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AFSX_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AHCLKR_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKR_POUT),
	DEV_CLK_OUTPUT(J722S_DEV_MCASP_MAIN_4_CLOCKS,											     J722S_DEV_MCASP4_MCASP_AHCLKX_POUT,
		       CLK_J722S_MCASP_MAIN_4_MCASP_AHCLKX_POUT),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_4_CLOCKS,											     J722S_DEV_I2C4_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_4_CLOCKS,											     J722S_DEV_I2C4_PISCL,
		CLK_J722S_BOARD_0_I2C4_SCL_OUT,
		1),
	DEV_CLK(J722S_DEV_MSHSI2C_MAIN_4_CLOCKS,											     J722S_DEV_I2C4_PISYS_CLK,
		CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK,
		2),
	DEV_CLK_OUTPUT(J722S_DEV_MSHSI2C_MAIN_4_CLOCKS,											     J722S_DEV_I2C4_PORSCL,
		       CLK_J722S_MSHSI2C_MAIN_4_PORSCL),
	DEV_CLK(J722S_DEV_MSRAM8KX256E_MAIN_0_CLOCKS,											     J722S_DEV_MSRAM8KX256E0_CCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_MSRAM8KX256E_MAIN_0_CLOCKS,											     J722S_DEV_MSRAM8KX256E0_VCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_CBA_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK_MUX(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,										     J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK,
		    CLK_J722S_MAIN_PCIE0_CPTS_CLK_SEL_OUT0,										     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK,									     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,
		       J722S_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK,									     1,
		       6),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_LANE0_REFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_REFCLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_LANE0_RXCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXCLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_LANE0_RXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXFCLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_LANE0_TXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXFCLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_LANE0_TXMCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK,
		1),
	DEV_CLK(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,											     J722S_DEV_PCIE0_PCIE_PM_CLK,
		CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_PCIE_G2X1_64_MAIN_0_CLOCKS,										     J722S_DEV_PCIE0_PCIE_LANE0_TXCLK,
		       CLK_J722S_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK),
	DEV_CLK(J722S_DEV_PULSAR_UL_MAIN_0_R5_0_CLOCKS,											     J722S_DEV_R5FSS0_CORE0_CPU_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		1),
	DEV_CLK(J722S_DEV_PULSAR_UL_MAIN_0_R5_0_CLOCKS,											     J722S_DEV_R5FSS0_CORE0_INTERFACE_CLK,
		CLK_J722S_HSDIV3_16FFT_MAIN_15_HSDIVOUT3_CLK,
		1),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										     J722S_DEV_RTI5_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT6,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										     J722S_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										     J722S_DEV_RTI5_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,										     J722S_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,
		       J722S_DEV_RTI5_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_C7_1_CLOCKS,											     J722S_DEV_RTI5_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,										     J722S_DEV_RTI8_RTI_CLK,
		    CLK_J722S_MAIN_WWDTCLKN_SEL_OUT7,											     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,										     J722S_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,										     J722S_DEV_RTI8_RTI_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,										     J722S_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,
		       J722S_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       3),
	DEV_CLK(J722S_DEV_RTI_CFG1_MAIN_R5_0_CLOCKS,											     J722S_DEV_RTI8_VBUSP_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_CLOCKS,									     J722S_DEV_COMPUTE_CLUSTER0_CLKDIV_0_FUNC_CLKIN_CLK,
		CLK_J722S_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_CLOCKS,								     J722S_DEV_COMPUTE_CLUSTER0_CLKDIV_0_DIVH_CLK4_CLK_CLK,
		       CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVH_CLK4_CLK_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_CLOCKS,								     J722S_DEV_COMPUTE_CLUSTER0_CLKDIV_0_DIVP_CLK1_CLK_CLK,
		       CLK_J722S_SAM62A_A53_512KB_WRAP_MAIN_0_CLKDIV_0_DIVP_CLK1_CLK_CLK),
	DEV_CLK(J722S_DEV_SAM67_C7XV_RSWS_BS_LIMITER_MAIN_1_CLOCKS,									     J722S_DEV_C7XV_RSWS_BS_LIMITER11_CLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_CORE_0_CLOCKS,									     J722S_DEV_C7X256V1_C7XV_CORE_0_C7XV_CLK,
		CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V1_CORE0_DIVH_CLK2_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V1_CORE0_DIVH_CLK4_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V1_CORE0_DIVH_CLK4_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V1_CORE0_DIVP_CLK1_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_C7XV_COREPAC_0_CLOCKS,									     J722S_DEV_C7X256V1_CORE0_DIVP_CLK1_SOC_GCLK,
		CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_C7XV_CLK,
		CLK_J722S_HSDIV1_16FFT_MAIN_7_HSDIVOUT1_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_C7XV_DIVH_CLK4_OBSCLK_OUT_CLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_DIVH_CLK2_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK2_SOC_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_DIVH_CLK4_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_DIVH_CLK4_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVH_CLK4_SOC_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_DIVP_CLK1_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_GCLK),
	DEV_CLK_OUTPUT(J722S_DEV_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_CLOCKS,								     J722S_DEV_C7X256V1_CLK_DIVP_CLK1_SOC_GCLK,
		       CLK_J722S_SAM67_C7XV_WRAP_MAIN_1_CLOCK_CONTROL_0_DIVP_CLK1_SOC_GCLK),
	DEV_CLK(J722S_DEV_SAM67_CTI_MAIN_0_CLOCKS,											     J722S_DEV_CTI0_DBG_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM67_CTI_MAIN_1_CLOCKS,											     J722S_DEV_CTI1_DBG_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_SAM67_DMPAC_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_DMPAC0_DMPAC_PLL_CLK,
		CLK_J722S_HSDIV2_16FFT_MAIN_5_HSDIVOUT2_CLK,
		1),
	DEV_CLK(J722S_DEV_SAM67_DMPAC_WRAP_MAIN_0_CLOCKS,										     J722S_DEV_DMPAC0_PLL_CTRL_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_ACLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		2),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_CLK_LPM_CLK,
		CLK_J722S_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK,
		4),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PIPE_REFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PIPE_RXCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PIPE_RXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PIPE_TXFCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_PIPE_TXMCLK,
		CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK,
		1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_USB2_APB_PCLK_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_USB2_REFCLOCK_CLK,
		    CLK_J722S_MAIN_USB1_REFCLK_SEL_OUT0,										     1,
		    2),
	DEV_CLK_PARENT(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,
		       J722S_DEV_USB1_USB2_REFCLOCK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK,									     1,
		       1),
	DEV_CLK(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,										     J722S_DEV_USB1_USB2_TAP_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_USB3P0SS64_16FFC_MAIN_0_CLOCKS,									     J722S_DEV_USB1_PIPE_TXCLK,
		       CLK_J722S_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,											     J722S_DEV_SERDES_10G0_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_CORE_REF_CLK,
		    CLK_J722S_MAIN_SERDES0_CORE_REFCLK_SEL_OUT0,									     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
		       J722S_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
		       J722S_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
		       J722S_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,
		       J722S_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,									     1,
		       3),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,											     J722S_DEV_SERDES_10G0_IP1_LN0_TXCLK,
		CLK_J722S_USB3P0SS64_16FFC_MAIN_0_PIPE_TXCLK,
		1),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,											     J722S_DEV_SERDES_10G0_IP2_LN0_TXCLK,
		CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES2_TXCLK,
		1),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,											     J722S_DEV_SERDES_10G0_TAP_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP1_LN0_REFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_REFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP1_LN0_RXCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP1_LN0_RXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP1_LN0_TXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP1_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP2_LN0_REFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_REFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP2_LN0_RXCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP2_LN0_RXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP2_LN0_TXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_0_CLOCKS,										     J722S_DEV_SERDES_10G0_IP2_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_0_IP2_LN0_TXMCLK),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,											     J722S_DEV_SERDES_10G1_CLK,
		CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK,
		4),
	DEV_CLK_MUX(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_CORE_REF_CLK,
		    CLK_J722S_MAIN_SERDES1_CORE_REFCLK_SEL_OUT0,									     1,
		    4),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,
		       J722S_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,
		       J722S_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,
		       J722S_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,
		       J722S_DEV_SERDES_10G1_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK,									     1,
		       3),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,											     J722S_DEV_SERDES_10G1_IP1_LN0_TXCLK,
		CLK_J722S_PCIE_G2X1_64_MAIN_0_PCIE_LANE0_TXCLK,
		1),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,											     J722S_DEV_SERDES_10G1_IP2_LN0_TXCLK,
		CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_SERDES1_TXCLK,
		1),
	DEV_CLK(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,											     J722S_DEV_SERDES_10G1_TAP_TCK,
		CLK_J722S_BOARD_0_TCK_OUT,
		1),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP1_LN0_REFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_REFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP1_LN0_RXCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP1_LN0_RXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP1_LN0_TXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP1_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP1_LN0_TXMCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP2_LN0_REFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_REFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP2_LN0_RXCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP2_LN0_RXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_RXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP2_LN0_TXFCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXFCLK),
	DEV_CLK_OUTPUT(J722S_DEV_WIZ16B2M4CT_MAIN_1_CLOCKS,										     J722S_DEV_SERDES_10G1_IP2_LN0_TXMCLK,
		       CLK_J722S_WIZ16B2M4CT_MAIN_1_IP2_LN0_TXMCLK),
	DEV_CLK_MUX(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,										     J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK,
		    CLK_J722S_WKUP_TIMERCLKN_SEL_OUT1,											     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_WKUP_CLKSEL_OUT04,
		       CLK_J722S_WKUP_CLKSEL_OUT0,											     4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_WKUP_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       7),
	DEV_CLK_MUX(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,										     J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK,
		    CLK_J722S_MCU_TIMERCLKN_SEL_OUT1,											     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,								     4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       7),
	DEV_CLK_MUX(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,										     J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK,
		    CLK_J722S_MCU_TIMERCLKN_SEL_OUT3,											     1,
		    8),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4,
		       CLK_J722S_SAM62_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK,								     4,
		       1),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,
		       CLK_J722S_POSTDIV1_16FFT_MCU_0_HSDIVOUT5_CLK,									     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       6),
	DEV_CLK_PARENT(J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_MCU_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3,
		       CLK_J722S_GLUELOGIC_RCOSC_CLK_1P0V_97P65K,									     3,
		       7),
	DEV_CLK_MUX(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,											     J722S_DEV_TIMER1_CLKSEL_VD_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT1,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,										     J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_TIMER1_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER1_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,											     J722S_DEV_TIMER3_CLKSEL_VD_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT3,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,										     J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_TIMER3_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER3_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,											     J722S_DEV_TIMER5_CLKSEL_VD_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT5,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,										     J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_TIMER5_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER5_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
	DEV_CLK_MUX(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,											     J722S_DEV_TIMER7_CLKSEL_VD_CLK,
		    CLK_J722S_MAIN_TIMERCLKN_SEL_OUT7,											     1,
		    16),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT,
		       CLK_J722S_GLUELOGIC_HFOSC0_CLKOUT,										     1,
		       0),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,										     J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_CLK_32K_RC_SEL_OUT0,
		       CLK_J722S_CLK_32K_RC_SEL_OUT0,											     1,
		       1),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF0,									     1,
		       10),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,
		       CLK_J722S_CPSW_3GUSS_AM67_MAIN_0_CPTS_GENF1,									     1,
		       11),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK,									     1,
		       2),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT,
		       CLK_J722S_GLUELOGIC_RCOSC_CLKOUT,										     1,
		       3),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT,
		       CLK_J722S_BOARD_0_MCU_EXT_REFCLK0_OUT,										     1,
		       4),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT,
		       CLK_J722S_BOARD_0_EXT_REFCLK1_OUT,										     1,
		       5),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,
		       CLK_J722S_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT,									     1,
		       7),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,
		       CLK_J722S_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK,									     1,
		       8),
	DEV_CLK_PARENT(J722S_DEV_TIMER7_CLKSEL_VD_CLOCKS,
		       J722S_DEV_TIMER7_CLKSEL_VD_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,
		       CLK_J722S_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK,									     1,
		       9),
};
static struct dev_clk MAIN_dev_clk[1671] __attribute__((__section__(".bss.devgroup.MAIN")));
static const struct dev_clk_data TIFS_INTERNAL_dev_clk_data[1] __attribute__((__section__(".const.devgroup.TIFS_INTERNAL"))) = {
	DEV_CLK(J722S_DEV_DMSS_AM67_MAIN_0_RINGACC_0_CLOCKS, J722S_DEV_DMASS0_RINGACC_0_CLK, CLK_J722S_SAM62_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK, 1),
};
static struct dev_clk TIFS_INTERNAL_dev_clk[1] __attribute__((__section__(".bss.devgroup.TIFS_INTERNAL")));

const struct devgroup soc_devgroups[J722S_PM_DEVGRP_RANGE_ID_MAX] = {
	[PM_DEVGRP_01] =   {
		.dev_clk_data	= MCU_WAKEUP_dev_clk_data,
		.dev_clk	= MCU_WAKEUP_dev_clk,
		.clk_idx	= 355U,
	},
	[PM_DEVGRP_00] =   {
		.dev_clk_data	= MAIN_dev_clk_data,
		.dev_clk	= MAIN_dev_clk,
		.clk_idx	= 2U,
	},
	[PM_DEVGRP_DMSC] = {
		.dev_clk_data	= TIFS_INTERNAL_dev_clk_data,
		.dev_clk	= TIFS_INTERNAL_dev_clk,
		.clk_idx	= 1U,
	},
};
const size_t soc_devgroup_count = ARRAY_SIZE(soc_devgroups);

const struct soc_device_data *const soc_psc_multiple_domains[2] = {
	[J722S_PSC_MULTIPLE_SAM67_VPAC_WRAP_MAIN_0] = sam67_vpac_wrap_main_0_domains,
	[J722S_PSC_MULTIPLE_SAM67_GPU_BXS464_WRAP_MAIN_0] = sam67_gpu_bxs464_wrap_main_0_domains,
};

const struct dev_data *const soc_device_data_arr[J722S_DEV_TIMER7_CLKSEL_VD + 1U] = {
	[J722S_DEV_DBGSUSPENDROUTER0] = &j722s_dev_am67_dbgsuspendrouter_main_0,
	[J722S_DEV_MAIN_GPIOMUX_INTROUTER0] = &j722s_dev_am67_main_gpiomux_introuter_main_0,
	[J722S_DEV_WKUP_MCU_GPIOMUX_INTROUTER0] = &j722s_dev_am67_mcu_gpiomux_introuter_wkup_0,
	[J722S_DEV_TIMESYNC_EVENT_INTROUTER0] = &j722s_dev_am67_timesync_event_introuter_main_0,
	[J722S_DEV_MCU_R5FSS0] = &j722s_dev_pulsar_uls_mcu_0,
	[J722S_DEV_MCU_R5FSS0_CORE0] = &j722s_dev_pulsar_uls_mcu_0_R5_0,
	[J722S_DEV_CPSW0] = &j722s_dev_cpsw_3guss_am67_main_0,
	[J722S_DEV_STM0] = &j722s_dev_cxstm500ss_main_0,
	[J722S_DEV_DCC0] = &j722s_dev_dcc2_main_0,
	[J722S_DEV_DCC1] = &j722s_dev_dcc2_main_1,
	[J722S_DEV_DCC2] = &j722s_dev_dcc2_main_2,
	[J722S_DEV_DCC3] = &j722s_dev_dcc2_main_3,
	[J722S_DEV_DCC4] = &j722s_dev_dcc2_main_4,
	[J722S_DEV_DCC5] = &j722s_dev_dcc2_main_5,
	[J722S_DEV_SMS0] = &j722s_dev_sms_main_0,
	[J722S_DEV_MCU_DCC0] = &j722s_dev_dcc2_mcu_0,
	[J722S_DEV_DEBUGSS_WRAP0] = &j722s_dev_debugss_k3_wrap_cv0_main_0,
	[J722S_DEV_DMASS0] = &j722s_dev_dmss_am67_main_0,
	[J722S_DEV_DMASS0_BCDMA_0] = &j722s_dev_dmss_am67_main_0_bcdma_0,
	[J722S_DEV_DMASS0_CBASS_0] = &j722s_dev_dmss_am67_main_0_cbass_0,
	[J722S_DEV_DMASS0_INTAGGR_0] = &j722s_dev_dmss_am67_main_0_intaggr_0,
	[J722S_DEV_DMASS0_IPCSS_0] = &j722s_dev_dmss_am67_main_0_ipcss_0,
	[J722S_DEV_DMASS0_PKTDMA_0] = &j722s_dev_dmss_am67_main_0_pktdma_0,
	[J722S_DEV_DMASS0_RINGACC_0] = &j722s_dev_dmss_am67_main_0_ringacc_0,
	[J722S_DEV_MCU_TIMER0] = &j722s_dev_dmtimer_dmc1ms_mcu_0,
	[J722S_DEV_TIMER0] = &j722s_dev_dmtimer_dmc1ms_main_0,
	[J722S_DEV_TIMER1] = &j722s_dev_dmtimer_dmc1ms_main_1,
	[J722S_DEV_TIMER2] = &j722s_dev_dmtimer_dmc1ms_main_2,
	[J722S_DEV_TIMER3] = &j722s_dev_dmtimer_dmc1ms_main_3,
	[J722S_DEV_TIMER4] = &j722s_dev_dmtimer_dmc1ms_main_4,
	[J722S_DEV_TIMER5] = &j722s_dev_dmtimer_dmc1ms_main_5,
	[J722S_DEV_TIMER6] = &j722s_dev_dmtimer_dmc1ms_main_6,
	[J722S_DEV_TIMER7] = &j722s_dev_dmtimer_dmc1ms_main_7,
	[J722S_DEV_MCU_TIMER1] = &j722s_dev_dmtimer_dmc1ms_mcu_1,
	[J722S_DEV_MCU_TIMER2] = &j722s_dev_dmtimer_dmc1ms_mcu_2,
	[J722S_DEV_MCU_TIMER3] = &j722s_dev_dmtimer_dmc1ms_mcu_3,
	[J722S_DEV_ECAP0] = &j722s_dev_ecap_main_0,
	[J722S_DEV_ECAP1] = &j722s_dev_ecap_main_1,
	[J722S_DEV_ECAP2] = &j722s_dev_ecap_main_2,
	[J722S_DEV_ELM0] = &j722s_dev_elm_main_0,
	[J722S_DEV_MAIN_EMIF_DATA_ISO_VD] = &j722s_dev_main_emif_data_iso_VD,
	[J722S_DEV_MMCSD0] = &j722s_dev_emmc8ss_16ffc_main_0,
	[J722S_DEV_MMCSD1] = &j722s_dev_emmcsd4ss_main_0,
	[J722S_DEV_EQEP0] = &j722s_dev_eqep_t2_main_0,
	[J722S_DEV_EQEP1] = &j722s_dev_eqep_t2_main_1,
	[J722S_DEV_WKUP_GTC0] = &j722s_dev_gtc_r10_wkup_0,
	[J722S_DEV_EQEP2] = &j722s_dev_eqep_t2_main_2,
	[J722S_DEV_ESM0] = &j722s_dev_esm_am67_main_main_0,
	[J722S_DEV_WKUP_ESM0] = &j722s_dev_esm_am64_mcu_wkup_0,
	[J722S_DEV_FSS0] = &j722s_dev_fss_ul_main_0,
	[J722S_DEV_FSS0_FSAS_0] = &j722s_dev_fss_ul_main_0_fsas_0,
	[J722S_DEV_FSS0_OSPI_0] = &j722s_dev_fss_ul_main_0_ospi_0,
	[J722S_DEV_GICSS0] = &j722s_dev_gic500ss_1_4_main_0,
	[J722S_DEV_GPIO0] = &j722s_dev_gpio_144_main_0,
	[J722S_DEV_GPIO1] = &j722s_dev_gpio_144_main_1,
	[J722S_DEV_MCU_GPIO0] = &j722s_dev_gpio_144_mcu_0,
	[J722S_DEV_GPMC0] = &j722s_dev_gpmc_main_0,
	[J722S_DEV_LED0] = &j722s_dev_k3_led2vbus_main_0,
	[J722S_DEV_DDPA0] = &j722s_dev_k3_ddpa_main_0,
	[J722S_DEV_EPWM0] = &j722s_dev_k3_epwm_main_0,
	[J722S_DEV_EPWM1] = &j722s_dev_k3_epwm_main_1,
	[J722S_DEV_EPWM2] = &j722s_dev_k3_epwm_main_2,
	[J722S_DEV_WKUP_VTM0] = &j722s_dev_k3vtm_n16ffc_wkup_0,
	[J722S_DEV_MAILBOX0] = &j722s_dev_mailbox8_main_0,
	[J722S_DEV_MAIN2MCU_VD] = &j722s_dev_main2mcu_VD,
	[J722S_DEV_MCAN0] = &j722s_dev_mcanss_main_0,
	[J722S_DEV_MCAN1] = &j722s_dev_mcanss_main_1,
	[J722S_DEV_MCU_MCRC64_0] = &j722s_dev_mcrc64_mcu_0,
	[J722S_DEV_I2C0] = &j722s_dev_mshsi2c_main_0,
	[J722S_DEV_I2C1] = &j722s_dev_mshsi2c_main_1,
	[J722S_DEV_I2C2] = &j722s_dev_mshsi2c_main_2,
	[J722S_DEV_I2C3] = &j722s_dev_mshsi2c_main_3,
	[J722S_DEV_MCU_I2C0] = &j722s_dev_mshsi2c_mcu_0,
	[J722S_DEV_WKUP_I2C0] = &j722s_dev_mshsi2c_wkup_0,
	[J722S_DEV_WKUP_TIMER0] = &j722s_dev_dmtimer_dmc1ms_wkup_0,
	[J722S_DEV_WKUP_TIMER1] = &j722s_dev_dmtimer_dmc1ms_wkup_1,
	[J722S_DEV_WKUP_UART0] = &j722s_dev_usart_wkup_0,
	[J722S_DEV_MCRC64_0] = &j722s_dev_mcrc64_main_0,
	[J722S_DEV_WKUP_RTCSS0] = &j722s_dev_rtcss_wkup_0,
	[J722S_DEV_WKUP_R5FSS0_SS0] = &j722s_dev_pulsar_ul_wkup_0_cortex_r5_ss_0,
	[J722S_DEV_WKUP_R5FSS0] = &j722s_dev_pulsar_ul_wkup_0,
	[J722S_DEV_WKUP_R5FSS0_CORE0] = &j722s_dev_pulsar_ul_wkup_0_R5_0,
	[J722S_DEV_RTI0] = &j722s_dev_rti_cfg1_main_a53_0,
	[J722S_DEV_RTI1] = &j722s_dev_rti_cfg1_main_a53_1,
	[J722S_DEV_RTI2] = &j722s_dev_rti_cfg1_main_a53_2,
	[J722S_DEV_RTI3] = &j722s_dev_rti_cfg1_main_a53_3,
	[J722S_DEV_RTI15] = &j722s_dev_rti_cfg1_main_GPU_0,
	[J722S_DEV_MCU_RTI0] = &j722s_dev_rti_cfg1_mcu_r5_0,
	[J722S_DEV_WKUP_RTI0] = &j722s_dev_rti_cfg1_wkup_dm_0,
	[J722S_DEV_COMPUTE_CLUSTER0] = &j722s_dev_sam62a_a53_512kb_wrap_main_0,
	[J722S_DEV_A53SS0_CORE_0] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_0,
	[J722S_DEV_A53SS0_CORE_1] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_1,
	[J722S_DEV_A53SS0_CORE_2] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_2,
	[J722S_DEV_A53SS0_CORE_3] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_a53_3,
	[J722S_DEV_PSCSS0] = &j722s_dev_sam67_main_psc_wrap_main_0,
	[J722S_DEV_WKUP_PSC0] = &j722s_dev_sam62a_mcu_psc_wrap_wkup_0.drv_data.dev_data,
	[J722S_DEV_MCSPI0] = &j722s_dev_spi_main_0,
	[J722S_DEV_MCSPI1] = &j722s_dev_spi_main_1,
	[J722S_DEV_MCSPI2] = &j722s_dev_spi_main_2,
	[J722S_DEV_UART0] = &j722s_dev_usart_main_0,
	[J722S_DEV_MCU_MCSPI0] = &j722s_dev_spi_mcu_0,
	[J722S_DEV_MCU_MCSPI1] = &j722s_dev_spi_mcu_1,
	[J722S_DEV_MCU_UART0] = &j722s_dev_usart_mcu_0,
	[J722S_DEV_SPINLOCK0] = &j722s_dev_spinlock256_main_0,
	[J722S_DEV_UART1] = &j722s_dev_usart_main_1,
	[J722S_DEV_UART2] = &j722s_dev_usart_main_2,
	[J722S_DEV_UART3] = &j722s_dev_usart_main_3,
	[J722S_DEV_UART4] = &j722s_dev_usart_main_4,
	[J722S_DEV_UART5] = &j722s_dev_usart_main_5,
	[J722S_DEV_BOARD0] = &j722s_dev_board_0,
	[J722S_DEV_UART6] = &j722s_dev_usart_main_6,
	[J722S_DEV_USB0] = &j722s_dev_usb2ss_16ffc_main_0,
	[J722S_DEV_PBIST0] = &j722s_dev_k3_pbist_8c28p_4bit_wrap_main_0,
	[J722S_DEV_WKUP_PBIST0] = &j722s_dev_k3_pbist_8c28p_4bit_wrap_wkup_0,
	[J722S_DEV_A53SS0] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_arm_corepack_0,
	[J722S_DEV_COMPUTE_CLUSTER0_PBIST_0] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_pbist_0,
	[J722S_DEV_PSC0_FW_0] = &j722s_dev_sam67_main_psc_wrap_main_0_fw_0,
	[J722S_DEV_PSC0] = &j722s_dev_sam67_main_psc_wrap_main_0_psc_0.drv_data.dev_data,
	[J722S_DEV_DDR32SS0] = &j722s_dev_sam67_ddr_wrap_main_0,
	[J722S_DEV_DEBUGSS0] = &j722s_dev_sam62a_debug_main_cell_main_0,
	[J722S_DEV_A53_RS_BW_LIMITER0] = &j722s_dev_sam67_a53_rs_bw_limiter_main_0,
	[J722S_DEV_A53_WS_BW_LIMITER1] = &j722s_dev_sam67_a53_ws_bw_limiter_main_0,
	[J722S_DEV_GPU_RS_BW_LIMITER9] = &j722s_dev_sam67_gpu_rs_bw_limiter_main_0,
	[J722S_DEV_GPU_WS_BW_LIMITER10] = &j722s_dev_sam67_gpu_ws_bw_limiter_main_0,
	[J722S_DEV_WKUP_DEEPSLEEP_SOURCES0] = &j722s_dev_sam62_dm_wakeup_deepsleep_sources_wkup_0,
	[J722S_DEV_MAIN_EMIF_CFG_ISO_VD] = &j722s_dev_main_emif_cfg_iso_VD,
	[J722S_DEV_MAIN_USB0_ISO_VD] = &j722s_dev_main_usb0_iso_VD,
	[J722S_DEV_MAIN_USB2_ISO_VD] = &j722s_dev_main_usb2_iso_VD,
	[J722S_DEV_MCU_MCU_16FF0] = &j722s_dev_sam62a_mcu_16ff_mcu_0,
	[J722S_DEV_CSI_RX_IF0] = &j722s_dev_csi_rx_if_main_0,
	[J722S_DEV_DCC6] = &j722s_dev_dcc2_main_6,
	[J722S_DEV_MMCSD2] = &j722s_dev_emmcsd4ss_main_1,
	[J722S_DEV_DPHY_RX0] = &j722s_dev_K3_DPHY_RX_main_0,
	[J722S_DEV_DSS0] = &j722s_dev_k3_dss_ul_main_0,
	[J722S_DEV_MCU_MCAN0] = &j722s_dev_mcanss_mcu_0,
	[J722S_DEV_MCU_MCAN1] = &j722s_dev_mcanss_mcu_1,
	[J722S_DEV_MCASP0] = &j722s_dev_mcasp_main_0,
	[J722S_DEV_MCASP1] = &j722s_dev_mcasp_main_1,
	[J722S_DEV_MCASP2] = &j722s_dev_mcasp_main_2,
	[J722S_DEV_CLK_32K_RC_SEL_DEV_VD] = &j722s_dev_clk_32k_rc_sel_dev_VD,
	[J722S_DEV_CPT2_AGGR1] = &j722s_dev_cpt2_aggregator32_main_dm_clk2,
	[J722S_DEV_CPT2_AGGR0] = &j722s_dev_cpt2_aggregator32_main_sysclk2,
	[J722S_DEV_MCU_CPT2_AGGR0] = &j722s_dev_cpt2_aggregator32_mcu_sysclk2,
	[J722S_DEV_MCU_DCC1] = &j722s_dev_dcc2_mcu_1,
	[J722S_DEV_DMASS1] = &j722s_dev_dmss_csi_am67_main_0,
	[J722S_DEV_DMASS1_BCDMA_0] = &j722s_dev_dmss_csi_am67_main_0_bcdma_0,
	[J722S_DEV_DMASS1_INTAGGR_0] = &j722s_dev_dmss_csi_am67_main_0_intaggr_0,
	[J722S_DEV_JPGENC0] = &j722s_dev_k3_jpgenc_e5010_main_0,
	[J722S_DEV_WKUP_PBIST1] = &j722s_dev_k3_pbist_8c28p_4bit_wrap_wkup_1,
	[J722S_DEV_MCU_PBIST0] = &j722s_dev_k3_pbist_8c28p_wrap_mcu_0,
	[J722S_DEV_CODEC0] = &j722s_dev_k3_vpu_wave521cl_main_0,
	[J722S_DEV_RTI4] = &j722s_dev_rti_cfg1_main_C7_0,
	[J722S_DEV_C7XV_RSWS_BS_LIMITER6] = &j722s_dev_sam67_c7xv_rsws_bs_limiter_main_0,
	[J722S_DEV_C7X256V0] = &j722s_dev_sam67_c7xv_wrap_main_0,
	[J722S_DEV_C7X256V0_C7XV_CORE_0] = &j722s_dev_sam67_c7xv_wrap_main_0_c7xv_core_0,
	[J722S_DEV_C7X256V0_CORE0] = &j722s_dev_sam67_c7xv_wrap_main_0_c7xv_corepac_0,
	[J722S_DEV_C7X256V0_CLEC] = &j722s_dev_sam67_c7xv_wrap_main_0_clec_0,
	[J722S_DEV_C7X256V0_CLK] = &j722s_dev_sam67_c7xv_wrap_main_0_clock_control_0,
	[J722S_DEV_C7X256V0_DEBUG] = &j722s_dev_sam67_c7xv_wrap_main_0_debug_wrap_0,
	[J722S_DEV_C7X256V0_GICSS] = &j722s_dev_sam67_c7xv_wrap_main_0_gic500ss_0,
	[J722S_DEV_C7X256V0_PBIST] = &j722s_dev_sam67_c7xv_wrap_main_0_pbist_wrap_0,
	[J722S_DEV_JPGENC_RS_BW_LIMITER4] = &j722s_dev_sam67_e5010_rs_bw_limiter_main_0,
	[J722S_DEV_JPGENC_WS_BW_LIMITER5] = &j722s_dev_sam67_e5010_ws_bw_limiter_main_0,
	[J722S_DEV_VPAC_RSWS_BW_LIMITER8] = &j722s_dev_sam67_vpac_rsws_bw_limiter_main_mst0_0,
	[J722S_DEV_VPAC_RSWS_BW_LIMITER7] = &j722s_dev_sam67_vpac_rsws_bw_limiter_main_mst1_0,
	[J722S_DEV_VPAC0] = &j722s_dev_sam67_vpac_wrap_main_0,
	[J722S_DEV_PBIST3] = &j722s_dev_sam67_vpu_wave521cl_pbist_wrap_main_0,
	[J722S_DEV_CODEC_RS_BW_LIMITER2] = &j722s_dev_sam67_wave521_rs_bw_limiter_main_pri_0,
	[J722S_DEV_CODEC_WS_BW_LIMITER3] = &j722s_dev_sam67_wave521_ws_bw_limiter_main_pri_0,
	[J722S_DEV_HSM0] = &j722s_dev_sms_main_0_cortex_m4f_1,
	[J722S_DEV_WKUP_CLKOUT_SEL_DEV_VD] = &j722s_dev_wkup_clkout_sel_dev_VD,
	[J722S_DEV_MCU_OBSCLK_MUX_SEL_DEV_VD] = &j722s_dev_mcu_obsclk_mux_sel_dev_VD,
	[J722S_DEV_OBSCLK0_MUX_SEL_DEV_VD] = &j722s_dev_obsclk0_mux_sel_dev_VD,
	[J722S_DEV_DCC7] = &j722s_dev_dcc2_main_7,
	[J722S_DEV_DCC8] = &j722s_dev_dcc2_main_8,
	[J722S_DEV_DSS_DSI0] = &j722s_dev_k3_dss_dsi_main_0,
	[J722S_DEV_DSS1] = &j722s_dev_k3_dss_ul_main_1,
	[J722S_DEV_PBIST1] = &j722s_dev_k3_pbist_8c28p_4bit_wrap_main_1,
	[J722S_DEV_OLDI_TX_CORE0] = &j722s_dev_oldi_tx_core_main_0,
	[J722S_DEV_OLDI_TX_CORE1] = &j722s_dev_oldi_tx_core_main_1,
	[J722S_DEV_GPU0] = &j722s_dev_sam67_gpu_bxs464_wrap_main_0,
	[J722S_DEV_DPHY_TX0] = &j722s_dev_wiz16b8m4cdt3_main_0,
	[J722S_DEV_DSS1_DPI1_PLLSEL_DEV_VD] = &j722s_dev_dss1_dpi1_pllsel_dev_VD,
	[J722S_DEV_DSS1_DPI0_PLLSEL_DEV_VD] = &j722s_dev_dss1_dpi0_pllsel_dev_VD,
	[J722S_DEV_GPU0_CORE_VD] = &j722s_dev_gpu0_core_VD,
	[J722S_DEV_OLDI0_VD] = &j722s_dev_oldi0_VD,
	[J722S_DEV_OLDI1_VD] = &j722s_dev_oldi1_VD,
	[J722S_DEV_DPI0_OUT_SEL_DEV_VD] = &j722s_dev_dpi0_out_sel_dev_VD,
	[J722S_DEV_ATL0] = &j722s_dev_atl_main_0,
	[J722S_DEV_CSI_RX_IF1] = &j722s_dev_csi_rx_if_main_1,
	[J722S_DEV_CSI_RX_IF2] = &j722s_dev_csi_rx_if_main_2,
	[J722S_DEV_CSI_RX_IF3] = &j722s_dev_csi_rx_if_main_3,
	[J722S_DEV_CSI_TX_IF0] = &j722s_dev_csi_tx_if_v2_main_0,
	[J722S_DEV_DPHY_RX1] = &j722s_dev_K3_DPHY_RX_main_1,
	[J722S_DEV_DPHY_RX2] = &j722s_dev_K3_DPHY_RX_main_2,
	[J722S_DEV_DPHY_RX3] = &j722s_dev_K3_DPHY_RX_main_3,
	[J722S_DEV_PBIST2] = &j722s_dev_k3_pbist_8c28p_wrap_main_r5_0,
	[J722S_DEV_MCASP3] = &j722s_dev_mcasp_main_3,
	[J722S_DEV_MCASP4] = &j722s_dev_mcasp_main_4,
	[J722S_DEV_I2C4] = &j722s_dev_mshsi2c_main_4,
	[J722S_DEV_MSRAM8KX256E0] = &j722s_dev_msram8kx256e_main_0,
	[J722S_DEV_PCIE0] = &j722s_dev_pcie_g2x1_64_main_0,
	[J722S_DEV_R5FSS0_SS0] = &j722s_dev_pulsar_ul_main_0_cortex_r5_ss_0,
	[J722S_DEV_R5FSS0] = &j722s_dev_pulsar_ul_main_0,
	[J722S_DEV_R5FSS0_CORE0] = &j722s_dev_pulsar_ul_main_0_R5_0,
	[J722S_DEV_RTI5] = &j722s_dev_rti_cfg1_main_C7_1,
	[J722S_DEV_RTI8] = &j722s_dev_rti_cfg1_main_r5_0,
	[J722S_DEV_COMPUTE_CLUSTER0_CLKDIV_0] = &j722s_dev_sam62a_a53_512kb_wrap_main_0_clkdiv_0,
	[J722S_DEV_C7XV_RSWS_BS_LIMITER11] = &j722s_dev_sam67_c7xv_rsws_bs_limiter_main_1,
	[J722S_DEV_C7X256V1] = &j722s_dev_sam67_c7xv_wrap_main_1,
	[J722S_DEV_C7X256V1_C7XV_CORE_0] = &j722s_dev_sam67_c7xv_wrap_main_1_c7xv_core_0,
	[J722S_DEV_C7X256V1_CORE0] = &j722s_dev_sam67_c7xv_wrap_main_1_c7xv_corepac_0,
	[J722S_DEV_C7X256V1_CLEC] = &j722s_dev_sam67_c7xv_wrap_main_1_clec_0,
	[J722S_DEV_C7X256V1_CLK] = &j722s_dev_sam67_c7xv_wrap_main_1_clock_control_0,
	[J722S_DEV_C7X256V1_DEBUG] = &j722s_dev_sam67_c7xv_wrap_main_1_debug_wrap_0,
	[J722S_DEV_C7X256V1_GICSS] = &j722s_dev_sam67_c7xv_wrap_main_1_gic500ss_0,
	[J722S_DEV_C7X256V1_PBIST] = &j722s_dev_sam67_c7xv_wrap_main_1_pbist_wrap_0,
	[J722S_DEV_CTI0] = &j722s_dev_sam67_cti_main_0,
	[J722S_DEV_CTI1] = &j722s_dev_sam67_cti_main_1,
	[J722S_DEV_DMPAC0] = &j722s_dev_sam67_dmpac_wrap_main_0,
	[J722S_DEV_USB1] = &j722s_dev_usb3p0ss64_16ffc_main_0,
	[J722S_DEV_SERDES_10G0] = &j722s_dev_wiz16b2m4ct_main_0,
	[J722S_DEV_SERDES_10G1] = &j722s_dev_wiz16b2m4ct_main_1,
	[J722S_DEV_WKUP_TIMER1_CLKSEL_VD] = &j722s_dev_wkup_timer1_clksel_VD,
	[J722S_DEV_MCU_TIMER1_CLKSEL_VD] = &j722s_dev_mcu_timer1_clksel_VD,
	[J722S_DEV_MCU_TIMER3_CLKSEL_VD] = &j722s_dev_mcu_timer3_clksel_VD,
	[J722S_DEV_TIMER1_CLKSEL_VD] = &j722s_dev_timer1_clksel_VD,
	[J722S_DEV_TIMER3_CLKSEL_VD] = &j722s_dev_timer3_clksel_VD,
	[J722S_DEV_TIMER5_CLKSEL_VD] = &j722s_dev_timer5_clksel_VD,
	[J722S_DEV_TIMER7_CLKSEL_VD] = &j722s_dev_timer7_clksel_VD,
};

struct device soc_devices[J722S_DEV_TIMER7_CLKSEL_VD + 1U];
const size_t soc_device_count = ARRAY_SIZE(soc_device_data_arr);

struct device *const this_dev = soc_devices + J722S_DEV_SMS0;
