m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dE:/My_design/my_first_fpga/simulation/modelsim
vmy_first_fpga
!s110 1551064110
!i10b 1
!s100 i1R9ZkbN1>Lm[4a3L6_1l2
IO;EXT[CD4h7lfzN`;NKUP3
Z1 VDg1SIo80bB@j0V0VzS_@n1
R0
w1551061907
8E:/My_design/my_first_fpga/my_first_fpga.v
FE:/My_design/my_first_fpga/my_first_fpga.v
L0 1
Z2 OV;L;10.5b;63
r1
!s85 0
31
Z3 !s108 1551064110.000000
!s107 E:/My_design/my_first_fpga/my_first_fpga.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/My_design/my_first_fpga|E:/My_design/my_first_fpga/my_first_fpga.v|
!i113 1
Z4 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+E:/My_design/my_first_fpga
Z5 tCvgOpt 0
vmy_first_fpga_vlg_tst
!s110 1551064111
!i10b 1
!s100 mN=lGHKES9<LAj5J=Rj2?2
I01BjeINU83J6^V;n@@PWa3
R1
R0
w1551063981
8E:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt
FE:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt
L0 28
R2
r1
!s85 0
31
R3
!s107 E:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+E:/My_design/my_first_fpga/simulation/modelsim|E:/My_design/my_first_fpga/simulation/modelsim/my_first_fpga.vt|
!i113 1
R4
!s92 -vlog01compat -work work +incdir+E:/My_design/my_first_fpga/simulation/modelsim
R5
