

================================================================
== Vivado HLS Report for 'acc_b'
================================================================
* Date:           Mon Mar 07 23:12:34 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        acc_b.prj
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.41|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 3.41ns
ST_1: stg_2 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i32 %b_in) nounwind, !map !0

ST_1: stg_3 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i1 %b_en) nounwind, !map !6

ST_1: stg_4 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !10

ST_1: stg_5 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @acc_b_str) nounwind

ST_1: b_en_read [1/1] 0.00ns
:4  %b_en_read = call i1 @_ssdm_op_Read.ap_auto.i1(i1 %b_en) nounwind

ST_1: b_in_read [1/1] 0.00ns
:5  %b_in_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %b_in) nounwind

ST_1: cnt_load [1/1] 0.00ns
:6  %cnt_load = load i32* @cnt, align 4

ST_1: stg_9 [1/1] 1.31ns
:7  br i1 %b_en_read, label %._crit_edge, label %1

ST_1: cnt_assign [1/1] 2.10ns
:0  %cnt_assign = add nsw i32 %cnt_load, %b_in_read

ST_1: stg_11 [1/1] 0.00ns
:1  store i32 %cnt_assign, i32* @cnt, align 4

ST_1: stg_12 [1/1] 1.31ns
:2  br label %._crit_edge

ST_1: cnt_loc [1/1] 0.00ns
._crit_edge:0  %cnt_loc = phi i32 [ %cnt_load, %0 ], [ %cnt_assign, %1 ]

ST_1: stg_14 [1/1] 0.00ns
._crit_edge:1  ret i32 %cnt_loc



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ b_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b85210; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ b_en]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x5b84eb0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x5b85060; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
stg_2      (specbitsmap  ) [ 00]
stg_3      (specbitsmap  ) [ 00]
stg_4      (specbitsmap  ) [ 00]
stg_5      (spectopmodule) [ 00]
b_en_read  (read         ) [ 01]
b_in_read  (read         ) [ 00]
cnt_load   (load         ) [ 00]
stg_9      (br           ) [ 00]
cnt_assign (add          ) [ 00]
stg_11     (store        ) [ 00]
stg_12     (br           ) [ 00]
cnt_loc    (phi          ) [ 00]
stg_14     (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="b_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_in"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b_en">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_en"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="cnt">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cnt"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="acc_b_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="b_en_read_read_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="0" index="1" bw="1" slack="0"/>
<pin id="21" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_en_read/1 "/>
</bind>
</comp>

<comp id="24" class="1004" name="b_in_read_read_fu_24">
<pin_list>
<pin id="25" dir="0" index="0" bw="32" slack="0"/>
<pin id="26" dir="0" index="1" bw="32" slack="0"/>
<pin id="27" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_in_read/1 "/>
</bind>
</comp>

<comp id="30" class="1005" name="cnt_loc_reg_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="32" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="cnt_loc (phireg) "/>
</bind>
</comp>

<comp id="33" class="1004" name="cnt_loc_phi_fu_33">
<pin_list>
<pin id="34" dir="0" index="0" bw="32" slack="0"/>
<pin id="35" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="36" dir="0" index="2" bw="32" slack="0"/>
<pin id="37" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="38" dir="1" index="4" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="cnt_loc/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="cnt_load_load_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="32" slack="0"/>
<pin id="41" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cnt_load/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="cnt_assign_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="cnt_assign/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="stg_11_store_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="32" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="0"/>
<pin id="54" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_11/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="22"><net_src comp="14" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="23"><net_src comp="2" pin="0"/><net_sink comp="18" pin=1"/></net>

<net id="28"><net_src comp="16" pin="0"/><net_sink comp="24" pin=0"/></net>

<net id="29"><net_src comp="0" pin="0"/><net_sink comp="24" pin=1"/></net>

<net id="42"><net_src comp="4" pin="0"/><net_sink comp="39" pin=0"/></net>

<net id="43"><net_src comp="39" pin="1"/><net_sink comp="33" pin=0"/></net>

<net id="48"><net_src comp="39" pin="1"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="24" pin="2"/><net_sink comp="44" pin=1"/></net>

<net id="50"><net_src comp="44" pin="2"/><net_sink comp="33" pin=2"/></net>

<net id="55"><net_src comp="44" pin="2"/><net_sink comp="51" pin=0"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		cnt_assign : 1
		stg_11 : 2
		cnt_loc : 2
		stg_14 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|    add   |   cnt_assign_fu_44   |    0    |    32   |
|----------|----------------------|---------|---------|
|   read   | b_en_read_read_fu_18 |    0    |    0    |
|          | b_in_read_read_fu_24 |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    32   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------+--------+
|              |   FF   |
+--------------+--------+
|cnt_loc_reg_30|   32   |
+--------------+--------+
|     Total    |   32   |
+--------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   32   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   32   |    -   |
+-----------+--------+--------+
|   Total   |   32   |   32   |
+-----------+--------+--------+
