# CAP17_Processor Verilog
CAD Final Project , CISC architecture 
in this project, we implement CAD Course Final Project (CAP17 Processor) with CISC architecture in Verilog HDL
Main module : CAP17_Processor
Sub modules : 1.MainMemory  2.RegisterBank  3.ControlUnit 4.ALU
