====================================================
J721S2 Peripheral Interrupt Destination Descriptions
====================================================

Introduction
============

This chapter provides information on processor interrupt destination IDs that
are permitted in the j721s2 SoC.  The interrupt destination IDs represent inputs
to SoC processor interrupt controllers or the processors themselves. The System
Firmware interrupt management TISCI message APIs take interrupt destination IDs
as input to set and release interrupt routes between source peripherals and
destination processors.


.. warning::

    Resources marked as reserved for use by TIFS **cannot** be assigned to a
    host within the RM Board Configuration resource assignment array.  The RM
    Board Configuration is rejected if an overlap with a reserved resource is
    detected.

.. _pub_soc_j721s2_int_dst_list:

Interrupt Destination IDs
=========================

+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| Destination Device Name              |   Destination Device ID | Interrupt Destination Description                                     | Interrupt Destination Input Index   |
+======================================+=========================+=======================================================================+=====================================+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_0            | 64 to 73                            |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_0            | 74 to 127                           |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from GPIOMUX_INTRTR0          | 392 to 447                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_0            | 448 to 511                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from CMPEVENT_INTRTR0         | 544 to 547                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_0            | 672 to 727                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from NAVSS0_INTR_0            | 728 to 735                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_CLEC     |                      14 | J721S2_DEV_COMPUTE_CLUSTER0_CLEC inputs from WKUP_GPIOMUX_INTRTR0     | 960 to 975                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_0        | 64 to 73                            |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_0        | 74 to 127                           |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from GPIOMUX_INTRTR0      | 392 to 447                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_0        | 448 to 511                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from CMPEVENT_INTRTR0     | 544 to 547                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_0        | 672 to 727                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from NAVSS0_INTR_0        | 728 to 735                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS |                      26 | J721S2_DEV_COMPUTE_CLUSTER0_GIC500SS inputs from WKUP_GPIOMUX_INTRTR0 | 960 to 975                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_CPSW1                     |                      28 | J721S2_DEV_CPSW1 inputs from TIMESYNC_INTRTR0                         | 0                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_CPSW0                 |                      29 | J721S2_DEV_MCU_CPSW0 inputs from TIMESYNC_INTRTR0                     | 0                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_ESM0                      |                     103 | J721S2_DEV_ESM0 inputs from GPIOMUX_INTRTR0                           | 664 to 671                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_ESM0                      |                     103 | J721S2_DEV_ESM0 inputs from GPIOMUX_INTRTR0                           | 672 to 679                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_ESM0                      |                     103 | J721S2_DEV_ESM0 inputs from GPIOMUX_INTRTR0                           | 680 to 687                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_ESM0                 |                     104 | J721S2_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0                 | 120 to 127                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_ESM0                 |                     104 | J721S2_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0                 | 128 to 135                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_ESM0                 |                     104 | J721S2_DEV_WKUP_ESM0 inputs from WKUP_GPIOMUX_INTRTR0                 | 136 to 143                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 0                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 1                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 2                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 3                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 4                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 5                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0                    |                     224 | J721S2_DEV_NAVSS0 inputs from TIMESYNC_INTRTR0                        | 6                                   |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0      |                     265 | J721S2_DEV_NAVSS0_UDMASS_INTA_0 inputs from TIMESYNC_INTRTR0          | 100 to 107                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0      |                     265 | J721S2_DEV_NAVSS0_UDMASS_INTA_0 inputs from CMPEVENT_INTRTR0          | 108 to 111                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_NAVSS0_UDMASS_INTA_0      |                     265 | J721S2_DEV_NAVSS0_UDMASS_INTA_0 inputs from GPIOMUX_INTRTR0           | 116 to 131                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_NAVSS0_UDMASS_INTA_0  |                     275 | J721S2_DEV_MCU_NAVSS0_UDMASS_INTA_0 inputs from WKUP_GPIOMUX_INTRTR0  | 4 to 11                             |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from GPIOMUX_INTRTR0                   | 176 to 191                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from NAVSS0_INTR_0                     | 224 to 227                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from NAVSS0_INTR_0                     | 228 to 255                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from CMPEVENT_INTRTR0                  | 326 to 329                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from GPIOMUX_INTRTR0                   | 396 to 411                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE0              |                     279 | J721S2_DEV_R5FSS0_CORE0 inputs from WKUP_GPIOMUX_INTRTR0              | 488 to 503                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from GPIOMUX_INTRTR0                   | 176 to 191                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from NAVSS0_INTR_0                     | 224 to 227                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from NAVSS0_INTR_0                     | 228 to 255                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from CMPEVENT_INTRTR0                  | 326 to 329                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from GPIOMUX_INTRTR0                   | 396 to 411                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS0_CORE1              |                     280 | J721S2_DEV_R5FSS0_CORE1 inputs from WKUP_GPIOMUX_INTRTR0              | 488 to 503                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from GPIOMUX_INTRTR0                   | 176 to 191                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from NAVSS0_INTR_0                     | 224 to 227                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from NAVSS0_INTR_0                     | 228 to 255                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from CMPEVENT_INTRTR0                  | 326 to 329                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from GPIOMUX_INTRTR0                   | 396 to 411                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE0              |                     281 | J721S2_DEV_R5FSS1_CORE0 inputs from WKUP_GPIOMUX_INTRTR0              | 488 to 503                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from GPIOMUX_INTRTR0                   | 176 to 191                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from NAVSS0_INTR_0                     | 224 to 227                          |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from NAVSS0_INTR_0                     | 228 to 255                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from CMPEVENT_INTRTR0                  | 326 to 329                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from GPIOMUX_INTRTR0                   | 396 to 411                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_R5FSS1_CORE1              |                     282 | J721S2_DEV_R5FSS1_CORE1 inputs from WKUP_GPIOMUX_INTRTR0              | 488 to 503                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from MCU_NAVSS0_INTR_ROUTER_0      | 64 to 75                            |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from MCU_NAVSS0_INTR_ROUTER_0      | 76 to 87                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from WKUP_GPIOMUX_INTRTR0          | 124 to 139                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from MAIN2MCU_LVL_INTRTR0          | 160 to 223                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from MAIN2MCU_PLS_INTRTR0          | 224 to 271                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE0          |                     284 | J721S2_DEV_MCU_R5FSS0_CORE0 inputs from NAVSS0_INTR_0                 | 376 to 383                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from MCU_NAVSS0_INTR_ROUTER_0      | 64 to 67                            |
| (**Reserved by System Firmware**)    |                         |                                                                       |                                     |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from MCU_NAVSS0_INTR_ROUTER_0      | 68 to 87                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from WKUP_GPIOMUX_INTRTR0          | 124 to 139                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from MAIN2MCU_LVL_INTRTR0          | 160 to 223                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from MAIN2MCU_PLS_INTRTR0          | 224 to 271                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_MCU_R5FSS0_CORE1          |                     285 | J721S2_DEV_MCU_R5FSS0_CORE1 inputs from NAVSS0_INTR_0                 | 376 to 383                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_HSM0                 |                     304 | J721S2_DEV_WKUP_HSM0 inputs from MCU_NAVSS0_INTR_ROUTER_0             | 48 to 63                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_HSM0                 |                     304 | J721S2_DEV_WKUP_HSM0 inputs from MAIN2MCU_LVL_INTRTR0                 | 64 to 71                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_HSM0                 |                     304 | J721S2_DEV_WKUP_HSM0 inputs from MAIN2MCU_PLS_INTRTR0                 | 72 to 79                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_WKUP_HSM0                 |                     304 | J721S2_DEV_WKUP_HSM0 inputs from WKUP_GPIOMUX_INTRTR0                 | 184 to 195                          |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_VUSR_DUAL0                |                     362 | J721S2_DEV_VUSR_DUAL0 inputs from NAVSS0_INTR_0                       | 0 to 31                             |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+
| J721S2_DEV_VUSR_DUAL0                |                     362 | J721S2_DEV_VUSR_DUAL0 inputs from NAVSS0_INTR_0                       | 32 to 63                            |
+--------------------------------------+-------------------------+-----------------------------------------------------------------------+-------------------------------------+

