{
  "module_name": "pipeline.json",
  "hash_id": "13a30bba2951cba0042ca68ee2fbe6daf1a6c2c08f7ead3f5d8e82bde10a6930",
  "original_prompt": "Ingested from linux-6.6.14/tools/perf/pmu-events/arch/x86/westmereep-sp/pipeline.json",
  "human_readable_source": "[\n    {\n        \"BriefDescription\": \"Cycles the divider is busy\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"ARITH.CYCLES_DIV_BUSY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Divide Operations executed\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"ARITH.DIV\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Multiply operations executed\",\n        \"EventCode\": \"0x14\",\n        \"EventName\": \"ARITH.MUL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"BACLEAR asserted with bad target address\",\n        \"EventCode\": \"0xE6\",\n        \"EventName\": \"BACLEAR.BAD_TARGET\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"BACLEAR asserted, regardless of cause\",\n        \"EventCode\": \"0xE6\",\n        \"EventName\": \"BACLEAR.CLEAR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instruction queue forced BACLEAR\",\n        \"EventCode\": \"0xA7\",\n        \"EventName\": \"BACLEAR_FORCE_IQ\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Early Branch Prediciton Unit clears\",\n        \"EventCode\": \"0xE8\",\n        \"EventName\": \"BPU_CLEARS.EARLY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Late Branch Prediction Unit clears\",\n        \"EventCode\": \"0xE8\",\n        \"EventName\": \"BPU_CLEARS.LATE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Branch prediction unit missed call or return\",\n        \"EventCode\": \"0xE5\",\n        \"EventName\": \"BPU_MISSED_CALL_RET\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Branch instructions decoded\",\n        \"EventCode\": \"0xE0\",\n        \"EventName\": \"BR_INST_DECODED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Branch instructions executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.ANY\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"Conditional branch instructions executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.COND\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Unconditional branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.DIRECT\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Unconditional call branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.DIRECT_NEAR_CALL\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Indirect call branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.INDIRECT_NEAR_CALL\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Indirect non call branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.INDIRECT_NON_CALL\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Call branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.NEAR_CALLS\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"All non call branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.NON_CALLS\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Indirect return branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.RETURN_NEAR\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Taken branches executed\",\n        \"EventCode\": \"0x88\",\n        \"EventName\": \"BR_INST_EXEC.TAKEN\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Retired branch instructions (Precise Event)\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retired conditional branch instructions (Precise Event)\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.CONDITIONAL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired near call instructions (Precise Event)\",\n        \"EventCode\": \"0xC4\",\n        \"EventName\": \"BR_INST_RETIRED.NEAR_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.ANY\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x7f\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted conditional branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.COND\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted unconditional branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.DIRECT\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted non call branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.DIRECT_NEAR_CALL\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect call branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.INDIRECT_NEAR_CALL\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted indirect non call branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.INDIRECT_NON_CALL\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted call branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.NEAR_CALLS\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x30\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted non call branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.NON_CALLS\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x7\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted return branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.RETURN_NEAR\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted taken branches executed\",\n        \"EventCode\": \"0x89\",\n        \"EventName\": \"BR_MISP_EXEC.TAKEN\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted retired branch instructions (Precise Event)\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.ALL_BRANCHES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted conditional retired branches (Precise Event)\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.CONDITIONAL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Mispredicted near retired calls (Precise Event)\",\n        \"EventCode\": \"0xC5\",\n        \"EventName\": \"BR_MISP_RETIRED.NEAR_CALL\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Reference cycles when thread is not halted (fixed counter)\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Reference base clock (133 Mhz) cycles when thread is not halted (programmable counter)\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.REF_P\",\n        \"SampleAfterValue\": \"100000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when thread is not halted (fixed counter)\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when thread is not halted (programmable counter)\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.THREAD_P\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Total CPU cycles\",\n        \"CounterMask\": \"2\",\n        \"EventCode\": \"0x3C\",\n        \"EventName\": \"CPU_CLK_UNHALTED.TOTAL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Any Instruction Length Decoder stall cycles\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Instruction Queue full stall cycles\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.IQ_FULL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Length Change Prefix stall cycles\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.LCP\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Stall cycles due to BPU MRU bypass\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.MRU\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Regen stall cycles\",\n        \"EventCode\": \"0x87\",\n        \"EventName\": \"ILD_STALL.REGEN\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Instructions that must be decoded by decoder 0\",\n        \"EventCode\": \"0x18\",\n        \"EventName\": \"INST_DECODED.DEC0\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instructions written to instruction queue.\",\n        \"EventCode\": \"0x17\",\n        \"EventName\": \"INST_QUEUE_WRITES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles instructions are written to the instruction queue\",\n        \"EventCode\": \"0x1E\",\n        \"EventName\": \"INST_QUEUE_WRITE_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired (fixed counter)\",\n        \"EventName\": \"INST_RETIRED.ANY\",\n        \"SampleAfterValue\": \"2000000\"\n    },\n    {\n        \"BriefDescription\": \"Instructions retired (Programmable counter and Precise Event)\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.ANY_P\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired MMX instructions (Precise Event)\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.MMX\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Total cycles (Precise Event)\",\n        \"CounterMask\": \"16\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.TOTAL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Total cycles (Precise Event)\",\n        \"CounterMask\": \"16\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.TOTAL_CYCLES_PS\",\n        \"Invert\": \"1\",\n        \"PEBS\": \"2\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Retired floating-point operations (Precise Event)\",\n        \"EventCode\": \"0xC0\",\n        \"EventName\": \"INST_RETIRED.X87\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Load operations conflicting with software prefetches\",\n        \"EventCode\": \"0x4C\",\n        \"EventName\": \"LOAD_HIT_PRE\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles when uops were delivered by the LSD\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"LSD.ACTIVE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no uops were delivered by the LSD\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xA8\",\n        \"EventName\": \"LSD.INACTIVE\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Loops that can't stream from the instruction queue\",\n        \"EventCode\": \"0x20\",\n        \"EventName\": \"LSD_OVERFLOW\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles machine clear asserted\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.CYCLES\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Execution pipeline restart due to Memory ordering conflicts\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.MEM_ORDER\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Self-Modifying Code detected\",\n        \"EventCode\": \"0xC3\",\n        \"EventName\": \"MACHINE_CLEARS.SMC\",\n        \"SampleAfterValue\": \"20000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"All RAT stall cycles\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"RAT_STALLS.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0xf\"\n    },\n    {\n        \"BriefDescription\": \"Flag stall cycles\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"RAT_STALLS.FLAGS\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Partial register stall cycles\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"RAT_STALLS.REGISTERS\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"ROB read port stalls cycles\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"RAT_STALLS.ROB_READ_PORT\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Scoreboard stall cycles\",\n        \"EventCode\": \"0xD2\",\n        \"EventName\": \"RAT_STALLS.SCOREBOARD\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Resource related stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"FPU control word write stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.FPCW\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Load buffer stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.LOAD\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"MXCSR rename stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.MXCSR\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Other Resource related stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.OTHER\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"BriefDescription\": \"ROB full stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.ROB_FULL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Reservation Station full stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.RS_FULL\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Store buffer stall cycles\",\n        \"EventCode\": \"0xA2\",\n        \"EventName\": \"RESOURCE_STALLS.STORE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"SIMD Packed-Double Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"SSEX_UOPS_RETIRED.PACKED_DOUBLE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"SIMD Packed-Single Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"SSEX_UOPS_RETIRED.PACKED_SINGLE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"SIMD Scalar-Double Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"SSEX_UOPS_RETIRED.SCALAR_DOUBLE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"SIMD Scalar-Single Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"SSEX_UOPS_RETIRED.SCALAR_SINGLE\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"SIMD Vector Integer Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC7\",\n        \"EventName\": \"SSEX_UOPS_RETIRED.VECTOR_INTEGER\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"200000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Stack pointer instructions decoded\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"UOPS_DECODED.ESP_FOLDING\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Stack pointer sync operations\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"UOPS_DECODED.ESP_SYNC\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"BriefDescription\": \"Uops decoded by Microcode Sequencer\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"UOPS_DECODED.MS_CYCLES_ACTIVE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no Uops are decoded\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xD1\",\n        \"EventName\": \"UOPS_DECODED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles Uops executed on any port (core count)\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_ACTIVE_CYCLES\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3f\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles Uops executed on ports 0-4 (core count)\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_ACTIVE_CYCLES_NO_PORT5\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops executed on any port (core count)\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_STALL_COUNT\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3f\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops executed on ports 0-4 (core count)\",\n        \"CounterMask\": \"1\",\n        \"EdgeDetect\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_STALL_COUNT_NO_PORT5\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles no Uops issued on any port (core count)\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x3f\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles no Uops issued on ports 0-4 (core count)\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.CORE_STALL_CYCLES_NO_PORT5\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1f\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 0\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT0\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Uops issued on ports 0, 1 or 5\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT015\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no Uops issued on ports 0, 1 or 5\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT015_STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x40\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 1\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops issued on ports 2, 3 or 4\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT234_CORE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x80\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops executed on port 2 (core count)\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT2_CORE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops executed on port 3 (core count)\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT3_CORE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x8\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Uops executed on port 4 (core count)\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT4_CORE\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x10\"\n    },\n    {\n        \"BriefDescription\": \"Uops executed on port 5\",\n        \"EventCode\": \"0xB1\",\n        \"EventName\": \"UOPS_EXECUTED.PORT5\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x20\"\n    },\n    {\n        \"BriefDescription\": \"Uops issued\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UOPS_ISSUED.ANY\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles no Uops were issued on any thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UOPS_ISSUED.CORE_STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"AnyThread\": \"1\",\n        \"BriefDescription\": \"Cycles Uops were issued on either thread\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UOPS_ISSUED.CYCLES_ALL_THREADS\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Fused Uops issued\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UOPS_ISSUED.FUSED\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles no Uops were issued\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xE\",\n        \"EventName\": \"UOPS_ISSUED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Uops are being retired\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.ACTIVE_CYCLES\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.ANY\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Macro-fused Uops retired (Precise Event)\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.MACRO_FUSED\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x4\"\n    },\n    {\n        \"BriefDescription\": \"Retirement slots used (Precise Event)\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.RETIRE_SLOTS\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x2\"\n    },\n    {\n        \"BriefDescription\": \"Cycles Uops are not retiring (Precise Event)\",\n        \"CounterMask\": \"1\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.STALL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Total cycles using precise uop retired event (Precise Event)\",\n        \"CounterMask\": \"16\",\n        \"EventCode\": \"0xC2\",\n        \"EventName\": \"UOPS_RETIRED.TOTAL_CYCLES\",\n        \"Invert\": \"1\",\n        \"PEBS\": \"1\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    },\n    {\n        \"BriefDescription\": \"Uop unfusions due to FP exceptions\",\n        \"EventCode\": \"0xDB\",\n        \"EventName\": \"UOP_UNFUSION\",\n        \"SampleAfterValue\": \"2000000\",\n        \"UMask\": \"0x1\"\n    }\n]\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}