

================================================================
== Vivado HLS Report for 'kmeans'
================================================================
* Date:           Mon Apr 27 14:40:35 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj
* Solution:       sol
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     1.833|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|   100|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|   100|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|     ?|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|         2|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|      328|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        -|      -|        -|        -|    -|
|Multiplexer          |        -|      -|        -|      137|    -|
|Register             |        -|      -|      312|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        0|      0|      312|      465|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1440|   2280|   788160|   394080|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4320|   6840|  2364480|  1182240|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |        0|      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln17_1_fu_294_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln17_2_fu_327_p2     |     +    |      0|  0|  16|          16|          16|
    |add_ln17_3_fu_279_p2     |     +    |      0|  0|  32|          32|          32|
    |add_ln17_fu_284_p2       |     +    |      0|  0|  32|          32|          32|
    |add_ln21_fu_234_p2       |     +    |      0|  0|  32|          32|          32|
    |c_fu_248_p2              |     +    |      0|  0|  16|          16|           1|
    |i_fu_228_p2              |     +    |      0|  0|   7|           7|           1|
    |j_fu_273_p2              |     +    |      0|  0|  31|          31|           1|
    |sp_fu_212_p2             |     +    |      0|  0|   7|           7|           1|
    |sum_fu_333_p2            |     -    |      0|  0|  16|          16|          16|
    |icmp_ln10_fu_206_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln12_fu_222_p2      |   icmp   |      0|  0|  11|           7|           6|
    |icmp_ln14_fu_243_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln16_fu_268_p2      |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln19_fu_305_p2      |   icmp   |      0|  0|  13|          16|          16|
    |select_ln19_1_fu_319_p3  |  select  |      0|  0|  16|           1|          16|
    |select_ln19_fu_311_p3    |  select  |      0|  0|  16|           1|          16|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 328|         317|         288|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |  41|          8|    1|          8|
    |data_out_address0  |  15|          3|    7|         21|
    |i_0_reg_112        |   9|          2|    7|         14|
    |j_0_reg_184        |   9|          2|   31|         62|
    |min_0_reg_124      |   9|          2|   16|         32|
    |min_id_0_reg_136   |   9|          2|   16|         32|
    |min_id_reg_148     |   9|          2|   16|         32|
    |min_reg_172        |   9|          2|   16|         32|
    |phi_mul1_reg_160   |   9|          2|   32|         64|
    |phi_mul_reg_195    |   9|          2|   32|         64|
    |sp_0_reg_101       |   9|          2|    7|         14|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 137|         29|  181|        375|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln17_3_reg_398  |  32|   0|   32|          0|
    |add_ln21_reg_377    |  32|   0|   32|          0|
    |ap_CS_fsm           |   7|   0|    7|          0|
    |c_reg_385           |  16|   0|   16|          0|
    |i_0_reg_112         |   7|   0|    7|          0|
    |i_reg_372           |   7|   0|    7|          0|
    |j_0_reg_184         |  31|   0|   31|          0|
    |j_reg_393           |  31|   0|   31|          0|
    |min_0_reg_124       |  16|   0|   16|          0|
    |min_id_0_reg_136    |  16|   0|   16|          0|
    |min_id_reg_148      |  16|   0|   16|          0|
    |min_reg_172         |  16|   0|   16|          0|
    |phi_mul1_reg_160    |  32|   0|   32|          0|
    |phi_mul_reg_195     |  32|   0|   32|          0|
    |sp_0_reg_101        |   7|   0|    7|          0|
    |sp_reg_359          |   7|   0|    7|          0|
    |zext_ln12_reg_364   |   7|   0|   32|         25|
    +--------------------+----+----+-----+-----------+
    |Total               | 312|   0|  337|         25|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    kmeans    | return value |
|ap_return           | out |   32| ap_ctrl_hs |    kmeans    | return value |
|data_in_address0    | out |   14|  ap_memory |    data_in   |     array    |
|data_in_ce0         | out |    1|  ap_memory |    data_in   |     array    |
|data_in_q0          |  in |   16|  ap_memory |    data_in   |     array    |
|data_out_address0   | out |    7|  ap_memory |   data_out   |     array    |
|data_out_ce0        | out |    1|  ap_memory |   data_out   |     array    |
|data_out_we0        | out |    1|  ap_memory |   data_out   |     array    |
|data_out_d0         | out |   32|  ap_memory |   data_out   |     array    |
|data_out_q0         |  in |   32|  ap_memory |   data_out   |     array    |
|centroids_address0  | out |   20|  ap_memory |   centroids  |     array    |
|centroids_ce0       | out |    1|  ap_memory |   centroids  |     array    |
|centroids_q0        |  in |   16|  ap_memory |   centroids  |     array    |
|num_clusters        |  in |   32|   ap_none  | num_clusters |    scalar    |
|num_dim             |  in |   32|   ap_none  |    num_dim   |    scalar    |
+--------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 4 
6 --> 5 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.60>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10000 x i16]* %data_in) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %data_out) nounwind, !map !13"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([999900 x i16]* %centroids) nounwind, !map !19"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_clusters) nounwind, !map !25"   --->   Operation 11 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %num_dim) nounwind, !map !31"   --->   Operation 12 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%num_dim_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_dim) nounwind" [kmeans.cpp:3]   --->   Operation 13 'read' 'num_dim_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%num_clusters_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %num_clusters) nounwind" [kmeans.cpp:3]   --->   Operation 14 'read' 'num_clusters_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%data_out_addr = getelementptr [100 x i32]* %data_out, i64 0, i64 0" [kmeans.cpp:3]   --->   Operation 15 'getelementptr' 'data_out_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !35"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([7 x i8]* @kmeans_str) nounwind"   --->   Operation 17 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.60ns)   --->   "br label %.loopexit" [kmeans.cpp:10]   --->   Operation 18 'br' <Predicate = true> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.15>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sp_0 = phi i7 [ 0, %0 ], [ %sp, %.loopexit.loopexit ]"   --->   Operation 19 'phi' 'sp_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.59ns)   --->   "%icmp_ln10 = icmp eq i7 %sp_0, -28" [kmeans.cpp:10]   --->   Operation 20 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.40ns)   --->   "%sp = add i7 %sp_0, 1" [kmeans.cpp:10]   --->   Operation 22 'add' 'sp' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %4, label %.preheader3.preheader" [kmeans.cpp:10]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.60ns)   --->   "br label %.preheader3" [kmeans.cpp:12]   --->   Operation 24 'br' <Predicate = (!icmp_ln10)> <Delay = 0.60>
ST_2 : Operation 25 [2/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [kmeans.cpp:33]   --->   Operation 25 'load' 'v' <Predicate = (icmp_ln10)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 0.60>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%i_0 = phi i7 [ %i, %3 ], [ 0, %.preheader3.preheader ]"   --->   Operation 26 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i7 %i_0 to i32" [kmeans.cpp:12]   --->   Operation 27 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.59ns)   --->   "%icmp_ln12 = icmp eq i7 %i_0, -28" [kmeans.cpp:12]   --->   Operation 28 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.59> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 100, i64 100, i64 100) nounwind"   --->   Operation 29 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.40ns)   --->   "%i = add i7 %i_0, 1" [kmeans.cpp:12]   --->   Operation 30 'add' 'i' <Predicate = true> <Delay = 0.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %icmp_ln12, label %.loopexit.loopexit, label %.preheader2.preheader" [kmeans.cpp:12]   --->   Operation 31 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.60ns)   --->   "br label %.preheader2" [kmeans.cpp:21]   --->   Operation 32 'br' <Predicate = (!icmp_ln12)> <Delay = 0.60>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 33 'br' <Predicate = (icmp_ln12)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.15>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%min_0 = phi i16 [ %select_ln19, %2 ], [ -32203, %.preheader2.preheader ]" [kmeans.cpp:19]   --->   Operation 34 'phi' 'min_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%min_id_0 = phi i16 [ %select_ln19_1, %2 ], [ 0, %.preheader2.preheader ]" [kmeans.cpp:19]   --->   Operation 35 'phi' 'min_id_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%min_id = phi i16 [ %c, %2 ], [ 0, %.preheader2.preheader ]"   --->   Operation 36 'phi' 'min_id' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i32 [ %add_ln21, %2 ], [ 0, %.preheader2.preheader ]" [kmeans.cpp:21]   --->   Operation 37 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.66ns)   --->   "%add_ln21 = add i32 %phi_mul1, %num_dim_read" [kmeans.cpp:21]   --->   Operation 38 'add' 'add_ln21' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i16 %min_id to i32" [kmeans.cpp:14]   --->   Operation 39 'zext' 'zext_ln14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.85ns)   --->   "%icmp_ln14 = icmp slt i32 %zext_ln14, %num_clusters_read" [kmeans.cpp:14]   --->   Operation 40 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.60ns)   --->   "%c = add i16 %min_id, 1" [kmeans.cpp:14]   --->   Operation 41 'add' 'c' <Predicate = true> <Delay = 0.60> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %icmp_ln14, label %.preheader.preheader, label %3" [kmeans.cpp:14]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.60ns)   --->   "br label %.preheader" [kmeans.cpp:20]   --->   Operation 43 'br' <Predicate = (icmp_ln14)> <Delay = 0.60>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i16 %min_id_0 to i32" [kmeans.cpp:24]   --->   Operation 44 'zext' 'zext_ln24' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i7 %i_0 to i64" [kmeans.cpp:24]   --->   Operation 45 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%data_out_addr_1 = getelementptr [100 x i32]* %data_out, i64 0, i64 %zext_ln24_1" [kmeans.cpp:24]   --->   Operation 46 'getelementptr' 'data_out_addr_1' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (1.15ns)   --->   "store i32 %zext_ln24, i32* %data_out_addr_1, align 4" [kmeans.cpp:24]   --->   Operation 47 'store' <Predicate = (!icmp_ln14)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "br label %.preheader3" [kmeans.cpp:12]   --->   Operation 48 'br' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.82>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%min = phi i16 [ %sum, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 49 'phi' 'min' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%j_0 = phi i31 [ %j, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 50 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%phi_mul = phi i32 [ %add_ln17_3, %1 ], [ 0, %.preheader.preheader ]" [kmeans.cpp:17]   --->   Operation 51 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i31 %j_0 to i32" [kmeans.cpp:20]   --->   Operation 52 'zext' 'zext_ln20' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 53 [1/1] (0.85ns)   --->   "%icmp_ln16 = icmp slt i32 %zext_ln20, %num_dim_read" [kmeans.cpp:16]   --->   Operation 53 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [1/1] (0.66ns)   --->   "%j = add i31 %j_0, 1" [kmeans.cpp:16]   --->   Operation 54 'add' 'j' <Predicate = true> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln16, label %1, label %2" [kmeans.cpp:16]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.66ns)   --->   "%add_ln17_3 = add i32 %phi_mul, %num_dim_read" [kmeans.cpp:17]   --->   Operation 56 'add' 'add_ln17_3' <Predicate = (icmp_ln16)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 57 [1/1] (0.66ns)   --->   "%add_ln17 = add nsw i32 %phi_mul, %zext_ln12" [kmeans.cpp:17]   --->   Operation 57 'add' 'add_ln17' <Predicate = (icmp_ln16)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln17 = sext i32 %add_ln17 to i64" [kmeans.cpp:17]   --->   Operation 58 'sext' 'sext_ln17' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%data_in_addr = getelementptr [10000 x i16]* %data_in, i64 0, i64 %sext_ln17" [kmeans.cpp:17]   --->   Operation 59 'getelementptr' 'data_in_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 60 [2/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [kmeans.cpp:17]   --->   Operation 60 'load' 'data_in_load' <Predicate = (icmp_ln16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 61 [1/1] (0.66ns)   --->   "%add_ln17_1 = add nsw i32 %zext_ln20, %phi_mul1" [kmeans.cpp:17]   --->   Operation 61 'add' 'add_ln17_1' <Predicate = (icmp_ln16)> <Delay = 0.66> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln17_1 = sext i32 %add_ln17_1 to i64" [kmeans.cpp:17]   --->   Operation 62 'sext' 'sext_ln17_1' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%centroids_addr = getelementptr [999900 x i16]* %centroids, i64 0, i64 %sext_ln17_1" [kmeans.cpp:17]   --->   Operation 63 'getelementptr' 'centroids_addr' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_5 : Operation 64 [2/2] (1.15ns)   --->   "%centroids_load = load i16* %centroids_addr, align 2" [kmeans.cpp:17]   --->   Operation 64 'load' 'centroids_load' <Predicate = (icmp_ln16)> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 65 [1/1] (0.67ns)   --->   "%icmp_ln19 = icmp ugt i16 %min, %min_0" [kmeans.cpp:19]   --->   Operation 65 'icmp' 'icmp_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.67> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 66 [1/1] (0.24ns)   --->   "%select_ln19 = select i1 %icmp_ln19, i16 %min_0, i16 %min" [kmeans.cpp:19]   --->   Operation 66 'select' 'select_ln19' <Predicate = (!icmp_ln16)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.24ns)   --->   "%select_ln19_1 = select i1 %icmp_ln19, i16 %min_id_0, i16 %min_id" [kmeans.cpp:19]   --->   Operation 67 'select' 'select_ln19_1' <Predicate = (!icmp_ln16)> <Delay = 0.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "br label %.preheader2" [kmeans.cpp:14]   --->   Operation 68 'br' <Predicate = (!icmp_ln16)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 69 [1/2] (1.15ns)   --->   "%data_in_load = load i16* %data_in_addr, align 2" [kmeans.cpp:17]   --->   Operation 69 'load' 'data_in_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 70 [1/2] (1.15ns)   --->   "%centroids_load = load i16* %centroids_addr, align 2" [kmeans.cpp:17]   --->   Operation 70 'load' 'centroids_load' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln17_2 = add i16 %data_in_load, %min" [kmeans.cpp:17]   --->   Operation 71 'add' 'add_ln17_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 72 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%sum = sub i16 %add_ln17_2, %centroids_load" [kmeans.cpp:17]   --->   Operation 72 'sub' 'sum' <Predicate = true> <Delay = 0.67> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader" [kmeans.cpp:16]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>

State 7 <SV = 2> <Delay = 1.15>
ST_7 : Operation 74 [1/2] (1.15ns)   --->   "%v = load i32* %data_out_addr, align 4" [kmeans.cpp:33]   --->   Operation 74 'load' 'v' <Predicate = true> <Delay = 1.15> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "ret i32 %v" [kmeans.cpp:39]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_in]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ data_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ centroids]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ num_clusters]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ num_dim]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
num_dim_read      (read             ) [ 00111110]
num_clusters_read (read             ) [ 00111110]
data_out_addr     (getelementptr    ) [ 00111111]
specbitsmap_ln0   (specbitsmap      ) [ 00000000]
spectopmodule_ln0 (spectopmodule    ) [ 00000000]
br_ln10           (br               ) [ 01111110]
sp_0              (phi              ) [ 00100000]
icmp_ln10         (icmp             ) [ 00111110]
empty             (speclooptripcount) [ 00000000]
sp                (add              ) [ 01111110]
br_ln10           (br               ) [ 00000000]
br_ln12           (br               ) [ 00111110]
i_0               (phi              ) [ 00011110]
zext_ln12         (zext             ) [ 00001110]
icmp_ln12         (icmp             ) [ 00111110]
empty_2           (speclooptripcount) [ 00000000]
i                 (add              ) [ 00111110]
br_ln12           (br               ) [ 00000000]
br_ln21           (br               ) [ 00111110]
br_ln0            (br               ) [ 01111110]
min_0             (phi              ) [ 00001110]
min_id_0          (phi              ) [ 00001110]
min_id            (phi              ) [ 00001110]
phi_mul1          (phi              ) [ 00001110]
add_ln21          (add              ) [ 00111110]
zext_ln14         (zext             ) [ 00000000]
icmp_ln14         (icmp             ) [ 00111110]
c                 (add              ) [ 00111110]
br_ln14           (br               ) [ 00000000]
br_ln20           (br               ) [ 00111110]
zext_ln24         (zext             ) [ 00000000]
zext_ln24_1       (zext             ) [ 00000000]
data_out_addr_1   (getelementptr    ) [ 00000000]
store_ln24        (store            ) [ 00000000]
br_ln12           (br               ) [ 00111110]
min               (phi              ) [ 00000110]
j_0               (phi              ) [ 00000100]
phi_mul           (phi              ) [ 00000100]
zext_ln20         (zext             ) [ 00000000]
icmp_ln16         (icmp             ) [ 00111110]
j                 (add              ) [ 00111110]
br_ln16           (br               ) [ 00000000]
add_ln17_3        (add              ) [ 00111110]
add_ln17          (add              ) [ 00000000]
sext_ln17         (sext             ) [ 00000000]
data_in_addr      (getelementptr    ) [ 00000010]
add_ln17_1        (add              ) [ 00000000]
sext_ln17_1       (sext             ) [ 00000000]
centroids_addr    (getelementptr    ) [ 00000010]
icmp_ln19         (icmp             ) [ 00000000]
select_ln19       (select           ) [ 00111110]
select_ln19_1     (select           ) [ 00111110]
br_ln14           (br               ) [ 00111110]
data_in_load      (load             ) [ 00000000]
centroids_load    (load             ) [ 00000000]
add_ln17_2        (add              ) [ 00000000]
sum               (sub              ) [ 00111110]
br_ln16           (br               ) [ 00111110]
v                 (load             ) [ 00000000]
ret_ln39          (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_in">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="centroids">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="centroids"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="num_clusters">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_clusters"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="num_dim">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="num_dim"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="kmeans_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="num_dim_read_read_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="32" slack="0"/>
<pin id="45" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_dim_read/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="num_clusters_read_read_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="32" slack="0"/>
<pin id="50" dir="0" index="1" bw="32" slack="0"/>
<pin id="51" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="num_clusters_read/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="data_out_addr_gep_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="32" slack="0"/>
<pin id="56" dir="0" index="1" bw="1" slack="0"/>
<pin id="57" dir="0" index="2" bw="1" slack="0"/>
<pin id="58" dir="1" index="3" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="v/2 store_ln24/4 "/>
</bind>
</comp>

<comp id="67" class="1004" name="data_out_addr_1_gep_fu_67">
<pin_list>
<pin id="68" dir="0" index="0" bw="32" slack="0"/>
<pin id="69" dir="0" index="1" bw="1" slack="0"/>
<pin id="70" dir="0" index="2" bw="7" slack="0"/>
<pin id="71" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_out_addr_1/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="data_in_addr_gep_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="16" slack="0"/>
<pin id="77" dir="0" index="1" bw="1" slack="0"/>
<pin id="78" dir="0" index="2" bw="32" slack="0"/>
<pin id="79" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_in_addr/5 "/>
</bind>
</comp>

<comp id="82" class="1004" name="grp_access_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="14" slack="0"/>
<pin id="84" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="86" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="data_in_load/5 "/>
</bind>
</comp>

<comp id="88" class="1004" name="centroids_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="32" slack="0"/>
<pin id="92" dir="1" index="3" bw="20" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="centroids_addr/5 "/>
</bind>
</comp>

<comp id="95" class="1004" name="grp_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="20" slack="0"/>
<pin id="97" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="centroids_load/5 "/>
</bind>
</comp>

<comp id="101" class="1005" name="sp_0_reg_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="7" slack="1"/>
<pin id="103" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="sp_0 (phireg) "/>
</bind>
</comp>

<comp id="105" class="1004" name="sp_0_phi_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="1" slack="1"/>
<pin id="107" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="7" slack="0"/>
<pin id="109" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="110" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sp_0/2 "/>
</bind>
</comp>

<comp id="112" class="1005" name="i_0_reg_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="7" slack="1"/>
<pin id="114" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="116" class="1004" name="i_0_phi_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="7" slack="0"/>
<pin id="118" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="119" dir="0" index="2" bw="1" slack="1"/>
<pin id="120" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="121" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/3 "/>
</bind>
</comp>

<comp id="124" class="1005" name="min_0_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="1"/>
<pin id="126" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_0 (phireg) "/>
</bind>
</comp>

<comp id="128" class="1004" name="min_0_phi_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="1"/>
<pin id="130" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="16" slack="1"/>
<pin id="132" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="133" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_0/4 "/>
</bind>
</comp>

<comp id="136" class="1005" name="min_id_0_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="16" slack="1"/>
<pin id="138" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_id_0 (phireg) "/>
</bind>
</comp>

<comp id="140" class="1004" name="min_id_0_phi_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="1"/>
<pin id="142" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="2" bw="1" slack="1"/>
<pin id="144" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_id_0/4 "/>
</bind>
</comp>

<comp id="148" class="1005" name="min_id_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="16" slack="1"/>
<pin id="150" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min_id (phireg) "/>
</bind>
</comp>

<comp id="152" class="1004" name="min_id_phi_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="155" dir="0" index="2" bw="1" slack="1"/>
<pin id="156" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_id/4 "/>
</bind>
</comp>

<comp id="160" class="1005" name="phi_mul1_reg_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="1"/>
<pin id="162" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul1 (phireg) "/>
</bind>
</comp>

<comp id="164" class="1004" name="phi_mul1_phi_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="167" dir="0" index="2" bw="1" slack="1"/>
<pin id="168" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="169" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul1/4 "/>
</bind>
</comp>

<comp id="172" class="1005" name="min_reg_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="1"/>
<pin id="174" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="min (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="min_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="16" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="1" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min/5 "/>
</bind>
</comp>

<comp id="184" class="1005" name="j_0_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="31" slack="1"/>
<pin id="186" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="188" class="1004" name="j_0_phi_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="31" slack="0"/>
<pin id="190" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="191" dir="0" index="2" bw="1" slack="1"/>
<pin id="192" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="193" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/5 "/>
</bind>
</comp>

<comp id="195" class="1005" name="phi_mul_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="1"/>
<pin id="197" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="phi_mul_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="1" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="206" class="1004" name="icmp_ln10_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="7" slack="0"/>
<pin id="208" dir="0" index="1" bw="7" slack="0"/>
<pin id="209" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="7" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sp/2 "/>
</bind>
</comp>

<comp id="218" class="1004" name="zext_ln12_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="0"/>
<pin id="220" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln12_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="7" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/3 "/>
</bind>
</comp>

<comp id="228" class="1004" name="i_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="add_ln21_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="3"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="zext_ln14_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="16" slack="0"/>
<pin id="241" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/4 "/>
</bind>
</comp>

<comp id="243" class="1004" name="icmp_ln14_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="0"/>
<pin id="245" dir="0" index="1" bw="32" slack="3"/>
<pin id="246" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="c_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/4 "/>
</bind>
</comp>

<comp id="254" class="1004" name="zext_ln24_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="16" slack="0"/>
<pin id="256" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="259" class="1004" name="zext_ln24_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="7" slack="1"/>
<pin id="261" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/4 "/>
</bind>
</comp>

<comp id="264" class="1004" name="zext_ln20_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="31" slack="0"/>
<pin id="266" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/5 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln16_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="0"/>
<pin id="270" dir="0" index="1" bw="32" slack="4"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/5 "/>
</bind>
</comp>

<comp id="273" class="1004" name="j_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="31" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/5 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln17_3_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="32" slack="4"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_3/5 "/>
</bind>
</comp>

<comp id="284" class="1004" name="add_ln17_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="7" slack="2"/>
<pin id="287" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="sext_ln17_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17/5 "/>
</bind>
</comp>

<comp id="294" class="1004" name="add_ln17_1_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="31" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="1"/>
<pin id="297" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln17_1_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln17_1/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="icmp_ln19_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="1"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/5 "/>
</bind>
</comp>

<comp id="311" class="1004" name="select_ln19_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="1"/>
<pin id="314" dir="0" index="2" bw="16" slack="0"/>
<pin id="315" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="select_ln19_1_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="1" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="1"/>
<pin id="322" dir="0" index="2" bw="16" slack="1"/>
<pin id="323" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19_1/5 "/>
</bind>
</comp>

<comp id="327" class="1004" name="add_ln17_2_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="16" slack="0"/>
<pin id="329" dir="0" index="1" bw="16" slack="1"/>
<pin id="330" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln17_2/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="sum_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="0" index="1" bw="16" slack="0"/>
<pin id="336" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sum/6 "/>
</bind>
</comp>

<comp id="339" class="1005" name="num_dim_read_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="3"/>
<pin id="341" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="num_dim_read "/>
</bind>
</comp>

<comp id="346" class="1005" name="num_clusters_read_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="32" slack="3"/>
<pin id="348" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="num_clusters_read "/>
</bind>
</comp>

<comp id="351" class="1005" name="data_out_addr_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="7" slack="1"/>
<pin id="353" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="data_out_addr "/>
</bind>
</comp>

<comp id="359" class="1005" name="sp_reg_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="sp "/>
</bind>
</comp>

<comp id="364" class="1005" name="zext_ln12_reg_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="32" slack="2"/>
<pin id="366" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="372" class="1005" name="i_reg_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="7" slack="0"/>
<pin id="374" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="377" class="1005" name="add_ln21_reg_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="32" slack="0"/>
<pin id="379" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln21 "/>
</bind>
</comp>

<comp id="385" class="1005" name="c_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="16" slack="0"/>
<pin id="387" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="393" class="1005" name="j_reg_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="31" slack="0"/>
<pin id="395" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="398" class="1005" name="add_ln17_3_reg_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="32" slack="0"/>
<pin id="400" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="add_ln17_3 "/>
</bind>
</comp>

<comp id="403" class="1005" name="data_in_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="14" slack="1"/>
<pin id="405" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="data_in_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="centroids_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="20" slack="1"/>
<pin id="410" dir="1" index="1" bw="20" slack="1"/>
</pin_list>
<bind>
<opset="centroids_addr "/>
</bind>
</comp>

<comp id="413" class="1005" name="select_ln19_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="1"/>
<pin id="415" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="418" class="1005" name="select_ln19_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="16" slack="1"/>
<pin id="420" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="sum_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="16" slack="1"/>
<pin id="425" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="46"><net_src comp="12" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="47"><net_src comp="8" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="52"><net_src comp="12" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="53"><net_src comp="6" pin="0"/><net_sink comp="48" pin=1"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="60"><net_src comp="14" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="54" pin=2"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="67" pin=0"/></net>

<net id="73"><net_src comp="14" pin="0"/><net_sink comp="67" pin=1"/></net>

<net id="74"><net_src comp="67" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="80"><net_src comp="0" pin="0"/><net_sink comp="75" pin=0"/></net>

<net id="81"><net_src comp="14" pin="0"/><net_sink comp="75" pin=1"/></net>

<net id="87"><net_src comp="75" pin="3"/><net_sink comp="82" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="104"><net_src comp="22" pin="0"/><net_sink comp="101" pin=0"/></net>

<net id="111"><net_src comp="101" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="115"><net_src comp="22" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="122"><net_src comp="112" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="123"><net_src comp="116" pin="4"/><net_sink comp="112" pin=0"/></net>

<net id="127"><net_src comp="32" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="135"><net_src comp="128" pin="4"/><net_sink comp="124" pin=0"/></net>

<net id="139"><net_src comp="34" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="147"><net_src comp="140" pin="4"/><net_sink comp="136" pin=0"/></net>

<net id="151"><net_src comp="34" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="158"><net_src comp="148" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="159"><net_src comp="152" pin="4"/><net_sink comp="148" pin=0"/></net>

<net id="163"><net_src comp="16" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="170"><net_src comp="160" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="171"><net_src comp="164" pin="4"/><net_sink comp="160" pin=0"/></net>

<net id="175"><net_src comp="34" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="182"><net_src comp="172" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="183"><net_src comp="176" pin="4"/><net_sink comp="172" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="194"><net_src comp="184" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="210"><net_src comp="105" pin="4"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="24" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="105" pin="4"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="30" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="221"><net_src comp="116" pin="4"/><net_sink comp="218" pin=0"/></net>

<net id="226"><net_src comp="116" pin="4"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="24" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="116" pin="4"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="30" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="164" pin="4"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="152" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="247"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="252"><net_src comp="152" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="253"><net_src comp="36" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="257"><net_src comp="140" pin="4"/><net_sink comp="254" pin=0"/></net>

<net id="258"><net_src comp="254" pin="1"/><net_sink comp="62" pin=1"/></net>

<net id="262"><net_src comp="112" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="67" pin=2"/></net>

<net id="267"><net_src comp="188" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="272"><net_src comp="264" pin="1"/><net_sink comp="268" pin=0"/></net>

<net id="277"><net_src comp="188" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="278"><net_src comp="40" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="283"><net_src comp="199" pin="4"/><net_sink comp="279" pin=0"/></net>

<net id="288"><net_src comp="199" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="292"><net_src comp="284" pin="2"/><net_sink comp="289" pin=0"/></net>

<net id="293"><net_src comp="289" pin="1"/><net_sink comp="75" pin=2"/></net>

<net id="298"><net_src comp="264" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="160" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="303"><net_src comp="294" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="309"><net_src comp="176" pin="4"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="124" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="316"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="124" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="176" pin="4"/><net_sink comp="311" pin=2"/></net>

<net id="324"><net_src comp="305" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="325"><net_src comp="136" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="326"><net_src comp="148" pin="1"/><net_sink comp="319" pin=2"/></net>

<net id="331"><net_src comp="82" pin="3"/><net_sink comp="327" pin=0"/></net>

<net id="332"><net_src comp="172" pin="1"/><net_sink comp="327" pin=1"/></net>

<net id="337"><net_src comp="327" pin="2"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="95" pin="3"/><net_sink comp="333" pin=1"/></net>

<net id="342"><net_src comp="42" pin="2"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="345"><net_src comp="339" pin="1"/><net_sink comp="279" pin=1"/></net>

<net id="349"><net_src comp="48" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="354"><net_src comp="54" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="62" pin=0"/></net>

<net id="362"><net_src comp="212" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="367"><net_src comp="218" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="375"><net_src comp="228" pin="2"/><net_sink comp="372" pin=0"/></net>

<net id="376"><net_src comp="372" pin="1"/><net_sink comp="116" pin=0"/></net>

<net id="380"><net_src comp="234" pin="2"/><net_sink comp="377" pin=0"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="388"><net_src comp="248" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="152" pin=0"/></net>

<net id="396"><net_src comp="273" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="401"><net_src comp="279" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="402"><net_src comp="398" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="406"><net_src comp="75" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="411"><net_src comp="88" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="416"><net_src comp="311" pin="3"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="421"><net_src comp="319" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="426"><net_src comp="333" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="176" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out | {4 }
 - Input state : 
	Port: kmeans : data_in | {5 6 }
	Port: kmeans : data_out | {2 7 }
	Port: kmeans : centroids | {5 6 }
	Port: kmeans : num_clusters | {1 }
	Port: kmeans : num_dim | {1 }
  - Chain level:
	State 1
	State 2
		icmp_ln10 : 1
		sp : 1
		br_ln10 : 2
	State 3
		zext_ln12 : 1
		icmp_ln12 : 1
		i : 1
		br_ln12 : 2
	State 4
		add_ln21 : 1
		zext_ln14 : 1
		icmp_ln14 : 2
		c : 1
		br_ln14 : 3
		zext_ln24 : 1
		data_out_addr_1 : 1
		store_ln24 : 2
	State 5
		zext_ln20 : 1
		icmp_ln16 : 2
		j : 1
		br_ln16 : 3
		add_ln17_3 : 1
		add_ln17 : 1
		sext_ln17 : 2
		data_in_addr : 3
		data_in_load : 4
		add_ln17_1 : 2
		sext_ln17_1 : 3
		centroids_addr : 4
		centroids_load : 5
		icmp_ln19 : 1
		select_ln19 : 2
		select_ln19_1 : 2
	State 6
		add_ln17_2 : 1
		sum : 2
	State 7
		ret_ln39 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |           sp_fu_212          |    0    |    7    |
|          |           i_fu_228           |    0    |    7    |
|          |        add_ln21_fu_234       |    0    |    32   |
|          |           c_fu_248           |    0    |    16   |
|    add   |           j_fu_273           |    0    |    31   |
|          |       add_ln17_3_fu_279      |    0    |    32   |
|          |        add_ln17_fu_284       |    0    |    32   |
|          |       add_ln17_1_fu_294      |    0    |    32   |
|          |       add_ln17_2_fu_327      |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |       icmp_ln10_fu_206       |    0    |    11   |
|          |       icmp_ln12_fu_222       |    0    |    11   |
|   icmp   |       icmp_ln14_fu_243       |    0    |    20   |
|          |       icmp_ln16_fu_268       |    0    |    20   |
|          |       icmp_ln19_fu_305       |    0    |    13   |
|----------|------------------------------|---------|---------|
|  select  |      select_ln19_fu_311      |    0    |    16   |
|          |     select_ln19_1_fu_319     |    0    |    16   |
|----------|------------------------------|---------|---------|
|    sub   |          sum_fu_333          |    0    |    16   |
|----------|------------------------------|---------|---------|
|   read   |    num_dim_read_read_fu_42   |    0    |    0    |
|          | num_clusters_read_read_fu_48 |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       zext_ln12_fu_218       |    0    |    0    |
|          |       zext_ln14_fu_239       |    0    |    0    |
|   zext   |       zext_ln24_fu_254       |    0    |    0    |
|          |      zext_ln24_1_fu_259      |    0    |    0    |
|          |       zext_ln20_fu_264       |    0    |    0    |
|----------|------------------------------|---------|---------|
|   sext   |       sext_ln17_fu_289       |    0    |    0    |
|          |      sext_ln17_1_fu_300      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   328   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln17_3_reg_398   |   32   |
|     add_ln21_reg_377    |   32   |
|        c_reg_385        |   16   |
|  centroids_addr_reg_408 |   20   |
|   data_in_addr_reg_403  |   14   |
|  data_out_addr_reg_351  |    7   |
|       i_0_reg_112       |    7   |
|        i_reg_372        |    7   |
|       j_0_reg_184       |   31   |
|        j_reg_393        |   31   |
|      min_0_reg_124      |   16   |
|     min_id_0_reg_136    |   16   |
|      min_id_reg_148     |   16   |
|       min_reg_172       |   16   |
|num_clusters_read_reg_346|   32   |
|   num_dim_read_reg_339  |   32   |
|     phi_mul1_reg_160    |   32   |
|     phi_mul_reg_195     |   32   |
|  select_ln19_1_reg_418  |   16   |
|   select_ln19_reg_413   |   16   |
|       sp_0_reg_101      |    7   |
|        sp_reg_359       |    7   |
|       sum_reg_423       |   16   |
|    zext_ln12_reg_364    |   32   |
+-------------------------+--------+
|          Total          |   483  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_62 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_82 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_95 |  p0  |   2  |  20  |   40   ||    9    |
|    i_0_reg_112   |  p0  |   2  |   7  |   14   ||    9    |
|   min_0_reg_124  |  p0  |   2  |  16  |   32   ||    9    |
| min_id_0_reg_136 |  p0  |   2  |  16  |   32   ||    9    |
|  min_id_reg_148  |  p0  |   2  |  16  |   32   ||    9    |
| phi_mul1_reg_160 |  p0  |   2  |  32  |   64   ||    9    |
|    min_reg_172   |  p0  |   2  |  16  |   32   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   288  ||  5.427  ||    81   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   328  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   81   |
|  Register |    -   |   483  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   483  |   409  |
+-----------+--------+--------+--------+
