$ 1 0.000005 10.20027730826997 50 5 50 5e-11
x -418 -223 -184 -220 4 12 circuito\s(OAI-21)\susando\s(PMOS)\se\s(NMOS)
x -351 -197 -280 -194 6 12 (\s(A\s|\sB)\s\a\sC\s)
f -144 -160 -80 -160 5 1.5 0.02
f -144 -96 -80 -96 5 1.5 0.02
f -16 -128 48 -128 5 1.5 0.02
w -16 -192 48 -192 0
w -80 -192 -16 -192 0
R -16 -192 -16 -240 0 0 40 3 0 0 0.5
w -80 -192 -80 -176 0
w 48 -192 48 -144 0
w -80 -144 -80 -112 0
w 48 -112 48 -64 0
w -80 -80 -80 -64 0
w -80 -64 -16 -64 0
w -16 -64 48 -64 0
w -16 -64 -16 -48 0
f -144 48 -80 48 4 1.5 0.02
f -16 48 48 48 4 1.5 0.02
f -80 -16 -16 -16 4 1.5 0.02
w -16 80 -80 80 0
g -16 80 -16 112 0 0
w 48 80 -16 80 0
w -80 64 -80 80 0
w 48 64 48 80 0
w -80 32 -80 16 0
w 48 32 48 16 0
w 48 16 -16 16 0
w -80 16 -16 16 0
w -16 16 -16 0 0
w -16 -32 -16 -48 0
M -16 -48 128 -48 0 2.5
x -263 -175 -203 -172 4 12 entrada\s(A)
L -176 -160 -240 -160 0 1 false 3 0
w -176 -160 -176 48 0
w -176 48 -144 48 0
w -144 -160 -176 -160 0
L -160 -96 -240 -96 0 1 false 3 0
x -263 -111 -203 -108 4 12 entrada\s(B)
w -16 48 -64 48 0
w -64 48 -64 0 0
w -64 0 -160 0 0
w -160 0 -160 -96 0
w -144 -96 -160 -96 0
x -263 -47 -203 -44 4 12 entrada\s(C)
L -80 -32 -240 -32 0 1 false 3 0
w -80 -32 -80 -16 0
w -80 -48 -80 -32 0
w -48 -48 -80 -48 0
w -48 -128 -48 -48 0
w -16 -128 -48 -128 0
