Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipcor
e_dir/coregen.cgp.
WARNING:sim:991 - The project IP instance 'divider' for IP 'Divider Generator
   v3.0' was generated with a different version of the IP than is currently in
   the IP Catalog. It was originally generated using IP with the packaged
   timestamp '2012-10-13+03:35'; the IP in the current catalog has a different
   packaged timestamp '2013-10-13+18:46'. This mismatch is due to changes made
   to the IP in the user repositories. It may affect some functionality of the
   IP, if there are differences between these two versions of the IP.
Customize and GenerateINFO:sim:172 - Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Applying current project options...
Finished applying current project options.
Customizing IP...
Release 14.7 - Xilinx CORE Generator IP GUI Launcher P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Finished Customizing.
Generating IP...
WARNING:sim:100 - The Simulation File Type <Behavioral> is not valid for this
   core. Overriding with File Type <structural>.
Configuring files for chipscope_icon root...
Gathering HDL files for chipscope_icon root...
Creating XST project for chipscope_icon...
Creating XST script file for chipscope_icon...
Creating XST instantiation file for chipscope_icon...
Running XST for chipscope_icon...
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Design Summary
Generating VHDL wrapper
Not generating Verilog wrapper
Creating ISE instantiation template for chipscope_icon...
Skipping Verilog instantiation template for chipscope_icon...
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: chipscope_icon.xco
XMDF file found: chipscope_icon_xmdf.tcl
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipcor
e_dir/tmp/_cg/chipscope_icon.asy -view all -origin_type imported
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipcor
e_dir/tmp/_cg/chipscope_icon.ngc -view all -origin_type created
Checking file
"/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipco
re_dir/tmp/_cg/chipscope_icon.ngc" for project device match ...
File
"/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipco
re_dir/tmp/_cg/chipscope_icon.ngc" device information matches project device.
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipcor
e_dir/tmp/_cg/chipscope_icon.vhd -view all -origin_type created
INFO:HDLCompiler:1061 - Parsing VHDL file
   "/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/i
   pcore_dir/tmp/_cg/chipscope_icon.vhd" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
/home/ignaciotb/Documents/Semester2/EMB3/VHDL/EMB3-PROJECT/emb3_board_test/ipcor
e_dir/tmp/_cg/chipscope_icon.vho -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/chipscope_icon"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Saved CGP file for project 'coregen'.
Closed project file.
