Welcome to Xilinx CORE Generator.
Help system initialized.
The IP Catalog has been reloaded.
Opening project file /home/ise/Desktop/Trabalho_OACII/TPOACII/MipsProcessor.prj.
Customize and GenerateINFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generics for 'axi_bfm_v2_1'...
Applying external generics to 'axi_bfm_v2_1'...
Delivering associated files for 'axi_bfm_v2_1'...
WARNING:sim - Component cdn_axi_bfm_v2_1 does not have a valid model name for
   VHDL synthesis
Delivering EJava files for 'axi_bfm_v2_1'...
Delivered 3 files into directory
/home/ise/Desktop/Trabalho_OACII/TPOACII/tmp/_cg/axi_bfm_v2_1
Delivered 1 file into directory
/home/ise/Desktop/Trabalho_OACII/TPOACII/tmp/_cg/axi_bfm_v2_1
Generating ASY schematic symbol...
INFO:sim:993 - The selected IP does not support an ASY schematic symbol.
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating metadata file...
Generating ISE project...
XCO file found: axi_bfm_v2_1.xco
XMDF file found: axi_bfm_v2_1_xmdf.tcl
WARNING: This core has no top-level HDL. An ISE project will not be generated.
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'MipsProcessor'.
Closed project file.
