

================================================================
== Vivado HLS Report for 'fwht'
================================================================
* Date:           Tue May 26 02:03:22 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.linuxdriversmediaplatformvicodecvicodec-codec.c_fwht_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.205|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  154|  154|  154|  154|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   88|   88|        11|          -|          -|     8|    no    |
        |- Loop 2  |   64|   64|         8|          -|          -|     8|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|    2836|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     410|    -|
|Register         |        -|      -|    1328|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|    1328|    3246|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |       3|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |mul_ln29_fu_412_p2             |     *    |      3|  0|  21|          32|          32|
    |add_ln100_fu_1040_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln102_fu_998_p2            |     +    |      0|  0|  39|          32|          32|
    |add_ln105_fu_1048_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln107_fu_1010_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln110_fu_1030_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln111_fu_1052_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln114_fu_1071_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln31_1_fu_474_p2           |     +    |      0|  0|  15|           4|           6|
    |add_ln31_fu_469_p2             |     +    |      0|  0|  42|          35|          35|
    |add_ln32_fu_693_p2             |     +    |      0|  0|  32|          32|          32|
    |add_ln33_fu_560_p2             |     +    |      0|  0|  15|           1|           6|
    |add_ln36_1_fu_480_p2           |     +    |      0|  0|  15|           2|           6|
    |add_ln36_2_fu_565_p2           |     +    |      0|  0|  32|          32|          32|
    |add_ln36_fu_454_p2             |     +    |      0|  0|  15|           2|           6|
    |add_ln39_1_fu_500_p2           |     +    |      0|  0|  15|           3|           6|
    |add_ln39_2_fu_580_p2           |     +    |      0|  0|  39|          32|          32|
    |add_ln39_fu_490_p2             |     +    |      0|  0|  15|           3|           6|
    |add_ln42_1_fu_520_p2           |     +    |      0|  0|  15|           3|           6|
    |add_ln42_2_fu_661_p2           |     +    |      0|  0|  32|          32|          32|
    |add_ln42_fu_510_p2             |     +    |      0|  0|  15|           3|           6|
    |add_ln51_1_fu_540_p2           |     +    |      0|  0|  15|           4|           6|
    |add_ln51_fu_530_p2             |     +    |      0|  0|  15|           4|           6|
    |add_ln54_1_fu_612_p2           |     +    |      0|  0|  15|           4|           6|
    |add_ln54_fu_550_p2             |     +    |      0|  0|  15|           4|           6|
    |add_ln59_fu_715_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln62_fu_789_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln64_fu_723_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln67_fu_797_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln70_fu_731_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln73_fu_770_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln74_fu_801_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln77_fu_850_p2             |     +    |      0|  0|  39|          32|          32|
    |add_ln90_fu_897_p2             |     +    |      0|  0|  15|           6|           6|
    |add_ln97_fu_986_p2             |     +    |      0|  0|  39|          32|          32|
    |grp_fu_389_p2                  |     +    |      0|  0|  32|          32|          32|
    |i_1_fu_880_p2                  |     +    |      0|  0|  13|           4|           1|
    |i_fu_444_p2                    |     +    |      0|  0|  13|           4|           1|
    |workspace1_0_1_fu_698_p2       |     +    |      0|  0|  32|          32|          32|
    |workspace1_0_fu_950_p2         |     +    |      0|  0|  39|          32|          32|
    |workspace1_2_1_fu_569_p2       |     +    |      0|  0|  32|          32|          32|
    |workspace1_2_2_fu_593_p2       |     +    |      0|  0|  39|          32|          32|
    |workspace1_2_fu_958_p2         |     +    |      0|  0|  39|          32|          32|
    |workspace1_4_1_fu_584_p2       |     +    |      0|  0|  39|          32|          32|
    |workspace1_4_2_fu_602_p2       |     +    |      0|  0|  32|          32|          32|
    |workspace1_4_fu_966_p2         |     +    |      0|  0|  39|          32|          32|
    |workspace1_6_1_fu_665_p2       |     +    |      0|  0|  32|          32|          32|
    |workspace1_6_2_fu_674_p2       |     +    |      0|  0|  32|          32|          32|
    |workspace1_6_fu_974_p2         |     +    |      0|  0|  39|          32|          32|
    |sub_ln103_fu_1004_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln104_fu_1044_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln108_fu_1016_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln109_fu_1023_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln112_fu_1059_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln113_fu_1066_p2           |     -    |      0|  0|  39|          32|          32|
    |sub_ln43_fu_670_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln55_fu_680_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln60_fu_719_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln61_fu_785_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln65_fu_727_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln66_fu_793_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln71_fu_738_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln72_fu_755_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln75_fu_818_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln76_fu_835_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln94_fu_980_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln98_fu_992_p2             |     -    |      0|  0|  39|          32|          32|
    |sub_ln99_fu_1036_p2            |     -    |      0|  0|  39|          32|          32|
    |workspace1_1_1_fu_710_p2       |     -    |      0|  0|  39|          32|          32|
    |workspace1_1_fu_954_p2         |     -    |      0|  0|  39|          32|          32|
    |workspace1_3_1_fu_575_p2       |     -    |      0|  0|  39|          32|          32|
    |workspace1_3_2_fu_598_p2       |     -    |      0|  0|  39|          32|          32|
    |workspace1_3_fu_962_p2         |     -    |      0|  0|  39|          32|          32|
    |workspace1_5_1_fu_589_p2       |     -    |      0|  0|  39|          32|          32|
    |workspace1_5_2_fu_607_p2       |     -    |      0|  0|  39|          32|          32|
    |workspace1_5_fu_970_p2         |     -    |      0|  0|  39|          32|          32|
    |icmp_ln25_fu_398_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln31_fu_438_p2            |   icmp   |      0|  0|  11|           4|           5|
    |icmp_ln32_fu_418_p2            |   icmp   |      0|  0|  18|          32|           1|
    |icmp_ln82_fu_874_p2            |   icmp   |      0|  0|  11|           4|           5|
    |or_ln71_fu_745_p2              |    or    |      0|  0|   6|           5|           1|
    |or_ln72_fu_760_p2              |    or    |      0|  0|   6|           5|           2|
    |or_ln73_fu_775_p2              |    or    |      0|  0|   6|           5|           2|
    |or_ln74_fu_808_p2              |    or    |      0|  0|   6|           5|           3|
    |or_ln75_fu_825_p2              |    or    |      0|  0|   6|           5|           3|
    |or_ln76_fu_840_p2              |    or    |      0|  0|   6|           5|           3|
    |or_ln77_fu_855_p2              |    or    |      0|  0|   6|           5|           3|
    |add_0_neg_cast_cast_fu_404_p3  |  select  |      0|  0|  10|           1|          10|
    |select_ln32_2_fu_703_p3        |  select  |      0|  0|  32|           1|          32|
    |select_ln32_fu_650_p3          |  select  |      0|  0|   6|           1|           6|
    |workspace1_2_3_fu_643_p3       |  select  |      0|  0|  32|           1|          32|
    |workspace1_3_3_fu_636_p3       |  select  |      0|  0|  32|           1|          32|
    |workspace1_4_3_fu_629_p3       |  select  |      0|  0|  32|           1|          32|
    |workspace1_5_3_fu_622_p3       |  select  |      0|  0|  32|           1|          32|
    |workspace1_6_3_fu_686_p3       |  select  |      0|  0|  32|           1|          32|
    |xor_ln84_fu_886_p2             |    xor   |      0|  0|   6|           4|           5|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      3|  0|2836|        2125|        2277|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm              |  101|         21|    1|         21|
    |block_r_address0       |   38|          7|    5|         35|
    |block_r_address1       |   38|          7|    5|         35|
    |i_0_reg_366            |    9|          2|    4|          8|
    |out_0_rec_reg_355      |    9|          2|    6|         12|
    |out_1_rec_reg_377      |    9|          2|    4|          8|
    |output_block_address0  |   56|         13|    5|         65|
    |output_block_address1  |   53|         12|    5|         60|
    |output_block_d0        |   44|          9|   32|        288|
    |output_block_d1        |   44|          9|   32|        288|
    |tmp_0_rec_reg_344      |    9|          2|   35|         70|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  410|         86|  134|        890|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------------+----+----+-----+-----------+
    |             Name             | FF | LUT| Bits| Const Bits|
    +------------------------------+----+----+-----+-----------+
    |add_0_neg_cast_cast_reg_1076  |  24|   0|   32|          8|
    |add_ln100_reg_1462            |  32|   0|   32|          0|
    |add_ln105_reg_1468            |  32|   0|   32|          0|
    |add_ln107_reg_1452            |  32|   0|   32|          0|
    |add_ln110_reg_1457            |  32|   0|   32|          0|
    |add_ln31_1_reg_1159           |   6|   0|    6|          0|
    |add_ln31_reg_1154             |  35|   0|   35|          0|
    |add_ln36_reg_1133             |   6|   0|    6|          0|
    |add_ln62_reg_1319             |  32|   0|   32|          0|
    |add_ln67_reg_1325             |  32|   0|   32|          0|
    |ap_CS_fsm                     |  20|   0|   20|          0|
    |block_load_2_reg_1180         |  32|   0|   32|          0|
    |block_load_3_reg_1186         |  32|   0|   32|          0|
    |block_load_4_reg_1203         |  32|   0|   32|          0|
    |block_load_5_reg_1209         |  32|   0|   32|          0|
    |block_load_6_reg_1227         |  32|   0|   32|          0|
    |block_load_7_reg_1233         |  32|   0|   32|          0|
    |block_load_reg_1164           |  32|   0|   32|          0|
    |empty_2_reg_1119              |   6|   0|    6|          0|
    |empty_3_reg_1143              |   5|   0|    5|          0|
    |i_0_reg_366                   |   4|   0|    4|          0|
    |i_1_reg_1339                  |   4|   0|    4|          0|
    |i_reg_1114                    |   4|   0|    4|          0|
    |icmp_ln32_reg_1085            |   1|   0|    1|          0|
    |or_ln_reg_1373                |   4|   0|    5|          1|
    |out_0_rec_reg_355             |   6|   0|    6|          0|
    |out_1_rec_reg_377             |   4|   0|    4|          0|
    |output_block_addr_1_reg_1331  |   4|   0|    5|          1|
    |output_block_addr_2_reg_1350  |   4|   0|    5|          1|
    |output_block_addr_3_reg_1378  |   4|   0|    5|          1|
    |output_block_addr_4_reg_1384  |   5|   0|    5|          0|
    |output_block_addr_5_reg_1401  |   4|   0|    5|          1|
    |output_block_addr_6_reg_1356  |   5|   0|    5|          0|
    |output_block_addr_7_reg_1418  |   4|   0|    5|          1|
    |output_block_addr_8_reg_1423  |   5|   0|    5|          0|
    |output_block_addr_reg_1101    |   5|   0|    5|          0|
    |output_block_load_1_reg_1367  |  32|   0|   32|          0|
    |output_block_load_2_reg_1389  |  32|   0|   32|          0|
    |output_block_load_3_reg_1395  |  32|   0|   32|          0|
    |output_block_load_4_reg_1406  |  32|   0|   32|          0|
    |output_block_load_5_reg_1412  |  32|   0|   32|          0|
    |output_block_load_reg_1361    |  32|   0|   32|          0|
    |reg_394                       |  32|   0|   32|          0|
    |select_ln32_2_reg_1295        |  32|   0|   32|          0|
    |sub_ln60_reg_1307             |  32|   0|   32|          0|
    |sub_ln65_reg_1313             |  32|   0|   32|          0|
    |sub_ln94_reg_1446             |  32|   0|   32|          0|
    |tmp_0_rec_reg_344             |  35|   0|   35|          0|
    |workspace1_0_1_reg_1289       |  32|   0|   32|          0|
    |workspace1_1_1_reg_1301       |  32|   0|   32|          0|
    |workspace1_1_reg_1428         |  32|   0|   32|          0|
    |workspace1_2_3_reg_1272       |  32|   0|   32|          0|
    |workspace1_3_3_reg_1266       |  32|   0|   32|          0|
    |workspace1_3_reg_1434         |  32|   0|   32|          0|
    |workspace1_4_3_reg_1260       |  32|   0|   32|          0|
    |workspace1_5_3_reg_1254       |  32|   0|   32|          0|
    |workspace1_5_reg_1440         |  32|   0|   32|          0|
    |workspace1_6_3_reg_1283       |  32|   0|   32|          0|
    |xor_ln84_reg_1344             |   4|   0|    4|          0|
    |zext_ln31_reg_1096            |  32|   0|   35|          3|
    +------------------------------+----+----+-----+-----------+
    |Total                         |1328|   0| 1345|         17|
    +------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     fwht     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     fwht     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     fwht     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     fwht     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     fwht     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     fwht     | return value |
|block_r_address0       | out |    5|  ap_memory |    block_r   |     array    |
|block_r_ce0            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q0             |  in |   32|  ap_memory |    block_r   |     array    |
|block_r_address1       | out |    5|  ap_memory |    block_r   |     array    |
|block_r_ce1            | out |    1|  ap_memory |    block_r   |     array    |
|block_r_q1             |  in |   32|  ap_memory |    block_r   |     array    |
|output_block_address0  | out |    5|  ap_memory | output_block |     array    |
|output_block_ce0       | out |    1|  ap_memory | output_block |     array    |
|output_block_we0       | out |    1|  ap_memory | output_block |     array    |
|output_block_d0        | out |   32|  ap_memory | output_block |     array    |
|output_block_q0        |  in |   32|  ap_memory | output_block |     array    |
|output_block_address1  | out |    5|  ap_memory | output_block |     array    |
|output_block_ce1       | out |    1|  ap_memory | output_block |     array    |
|output_block_we1       | out |    1|  ap_memory | output_block |     array    |
|output_block_d1        | out |   32|  ap_memory | output_block |     array    |
|output_block_q1        |  in |   32|  ap_memory | output_block |     array    |
|stride                 |  in |   32|   ap_none  |    stride    |    scalar    |
|input_step             |  in |   32|   ap_none  |  input_step  |    scalar    |
|intra                  |  in |   32|   ap_none  |     intra    |    scalar    |
+-----------------------+-----+-----+------------+--------------+--------------+

