#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Mar  9 14:35:25 2021
# Process ID: 32812
# Current directory: D:/CELab2/ARM-Pipeline-Processor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25268 D:\CELab2\ARM-Pipeline-Processor\ARM-Pipeline-Processor.xpr
# Log file: D:/CELab2/ARM-Pipeline-Processor/vivado.log
# Journal file: D:/CELab2/ARM-Pipeline-Processor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
add_bp {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} 12
add_bp {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} 15
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
remove_bps -file {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} -line 12
remove_bps -file {D:/CELab2/ARM-Pipeline-Processor/ARM-Pipeline-Processor.srcs/sources_1/new/im.v} -line 15
run all
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
close_sim
launch_simulation
open_wave_config D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg
source testbench.tcl
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
relaunch_sim
save_wave_config {D:/CELab2/ARM-Pipeline-Processor/testbench_behav.wcfg}
