{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 25 17:46:26 2021 " "Info: Processing started: Sun Jul 25 17:46:26 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controller -c controller --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controller -c controller --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "speed_select " "Info: Assuming node \"speed_select\" is an undefined clock" {  } { { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "speed_select" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "fast " "Info: Assuming node \"fast\" is an undefined clock" {  } { { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "fast" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "slow " "Info: Assuming node \"slow\" is an undefined clock" {  } { { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "slow" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "mux:U0\|output " "Info: Detected gated clock \"mux:U0\|output\" as buffer" {  } { { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "mux:U0\|output" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "speed_select register register counter:U1\|output\[0\] counter:U1\|output\[0\] 500.0 MHz Internal " "Info: Clock \"speed_select\" Internal fmax is restricted to 500.0 MHz between source register \"counter:U1\|output\[0\]\" and destination register \"counter:U1\|output\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U1\|output\[0\] 1 REG LCFF_X27_Y26_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns counter:U1\|output\[0\]~1 2 COMB LCCOMB_X27_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y26_N0; Fanout = 1; COMB Node = 'counter:U1\|output\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { counter:U1|output[0] counter:U1|output[0]~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns counter:U1\|output\[0\] 3 REG LCFF_X27_Y26_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed_select destination 4.541 ns + Shortest register " "Info: + Shortest clock path from clock \"speed_select\" to destination register is 4.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns speed_select 1 CLK PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; CLK Node = 'speed_select'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed_select } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.053 ns) 1.660 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(0.797 ns) + CELL(0.053 ns) = 1.660 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { speed_select mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 3.228 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 3.228 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 4.541 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 4.541 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 32.61 % ) " "Info: Total cell delay = 1.481 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.060 ns ( 67.39 % ) " "Info: Total interconnect delay = 3.060 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { speed_select mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { speed_select {} speed_select~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.797ns 1.568ns 0.695ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "speed_select source 4.541 ns - Longest register " "Info: - Longest clock path from clock \"speed_select\" to source register is 4.541 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns speed_select 1 CLK PIN_R3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_R3; Fanout = 1; CLK Node = 'speed_select'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { speed_select } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.797 ns) + CELL(0.053 ns) 1.660 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(0.797 ns) + CELL(0.053 ns) = 1.660 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.850 ns" { speed_select mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 3.228 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 3.228 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 4.541 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 4.541 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.481 ns ( 32.61 % ) " "Info: Total cell delay = 1.481 ns ( 32.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.060 ns ( 67.39 % ) " "Info: Total interconnect delay = 3.060 ns ( 67.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { speed_select mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { speed_select {} speed_select~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.797ns 1.568ns 0.695ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { speed_select mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { speed_select {} speed_select~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.797ns 1.568ns 0.695ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.541 ns" { speed_select mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.541 ns" { speed_select {} speed_select~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.797ns 1.568ns 0.695ns } { 0.000ns 0.810ns 0.053ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:U1|output[0] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "fast register register counter:U1\|output\[0\] counter:U1\|output\[0\] 500.0 MHz Internal " "Info: Clock \"fast\" Internal fmax is restricted to 500.0 MHz between source register \"counter:U1\|output\[0\]\" and destination register \"counter:U1\|output\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U1\|output\[0\] 1 REG LCFF_X27_Y26_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns counter:U1\|output\[0\]~1 2 COMB LCCOMB_X27_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y26_N0; Fanout = 1; COMB Node = 'counter:U1\|output\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { counter:U1|output[0] counter:U1|output[0]~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns counter:U1\|output\[0\] 3 REG LCFF_X27_Y26_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fast destination 5.815 ns + Shortest register " "Info: + Shortest clock path from clock \"fast\" to destination register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns fast 1 CLK PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; CLK Node = 'fast'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fast } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.154 ns) 2.934 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(1.943 ns) + CELL(0.154 ns) = 2.934 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { fast mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.502 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.502 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 5.815 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 5.815 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 27.67 % ) " "Info: Total cell delay = 1.609 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.206 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fast source 5.815 ns - Longest register " "Info: - Longest clock path from clock \"fast\" to source register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns fast 1 CLK PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; CLK Node = 'fast'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fast } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.154 ns) 2.934 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(1.943 ns) + CELL(0.154 ns) = 2.934 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { fast mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.502 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.502 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 5.815 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 5.815 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 27.67 % ) " "Info: Total cell delay = 1.609 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.206 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:U1|output[0] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "slow register register counter:U1\|output\[0\] counter:U1\|output\[0\] 500.0 MHz Internal " "Info: Clock \"slow\" Internal fmax is restricted to 500.0 MHz between source register \"counter:U1\|output\[0\]\" and destination register \"counter:U1\|output\[0\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.488 ns + Longest register register " "Info: + Longest register to register delay is 0.488 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U1\|output\[0\] 1 REG LCFF_X27_Y26_N1 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.333 ns) 0.333 ns counter:U1\|output\[0\]~1 2 COMB LCCOMB_X27_Y26_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.333 ns) = 0.333 ns; Loc. = LCCOMB_X27_Y26_N0; Fanout = 1; COMB Node = 'counter:U1\|output\[0\]~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.333 ns" { counter:U1|output[0] counter:U1|output[0]~1 } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.488 ns counter:U1\|output\[0\] 3 REG LCFF_X27_Y26_N1 7 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.488 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.488 ns ( 100.00 % ) " "Info: Total cell delay = 0.488 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slow destination 5.636 ns + Shortest register " "Info: + Shortest clock path from clock \"slow\" to destination register is 5.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns slow 1 CLK PIN_P16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P16; Fanout = 1; CLK Node = 'slow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.272 ns) 2.755 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(1.693 ns) + CELL(0.272 ns) = 2.755 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { slow mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.323 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.323 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 5.636 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 5.636 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 29.81 % ) " "Info: Total cell delay = 1.680 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 70.19 % ) " "Info: Total interconnect delay = 3.956 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { slow mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { slow {} slow~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.693ns 1.568ns 0.695ns } { 0.000ns 0.790ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "slow source 5.636 ns - Longest register " "Info: - Longest clock path from clock \"slow\" to source register is 5.636 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.790 ns) 0.790 ns slow 1 CLK PIN_P16 1 " "Info: 1: + IC(0.000 ns) + CELL(0.790 ns) = 0.790 ns; Loc. = PIN_P16; Fanout = 1; CLK Node = 'slow'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { slow } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.693 ns) + CELL(0.272 ns) 2.755 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(1.693 ns) + CELL(0.272 ns) = 2.755 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.965 ns" { slow mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.323 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.323 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 5.636 ns counter:U1\|output\[0\] 4 REG LCFF_X27_Y26_N1 7 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 5.636 ns; Loc. = LCFF_X27_Y26_N1; Fanout = 7; REG Node = 'counter:U1\|output\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.680 ns ( 29.81 % ) " "Info: Total cell delay = 1.680 ns ( 29.81 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.956 ns ( 70.19 % ) " "Info: Total interconnect delay = 3.956 ns ( 70.19 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { slow mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { slow {} slow~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.693ns 1.568ns 0.695ns } { 0.000ns 0.790ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { slow mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { slow {} slow~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.693ns 1.568ns 0.695ns } { 0.000ns 0.790ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.488 ns" { counter:U1|output[0] counter:U1|output[0]~1 counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.488 ns" { counter:U1|output[0] {} counter:U1|output[0]~1 {} counter:U1|output[0] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.333ns 0.155ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.636 ns" { slow mux:U0|output mux:U0|output~clkctrl counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.636 ns" { slow {} slow~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[0] {} } { 0.000ns 0.000ns 1.693ns 1.568ns 0.695ns } { 0.000ns 0.790ns 0.272ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { counter:U1|output[0] {} } {  } {  } "" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "fast test\[1\] counter:U1\|output\[1\] 10.025 ns register " "Info: tco from clock \"fast\" to destination pin \"test\[1\]\" through register \"counter:U1\|output\[1\]\" is 10.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "fast source 5.815 ns + Longest register " "Info: + Longest clock path from clock \"fast\" to source register is 5.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns fast 1 CLK PIN_Y14 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 1; CLK Node = 'fast'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { fast } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.943 ns) + CELL(0.154 ns) 2.934 ns mux:U0\|output 2 COMB LCCOMB_X39_Y5_N8 1 " "Info: 2: + IC(1.943 ns) + CELL(0.154 ns) = 2.934 ns; Loc. = LCCOMB_X39_Y5_N8; Fanout = 1; COMB Node = 'mux:U0\|output'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { fast mux:U0|output } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.568 ns) + CELL(0.000 ns) 4.502 ns mux:U0\|output~clkctrl 3 COMB CLKCTRL_G8 2 " "Info: 3: + IC(1.568 ns) + CELL(0.000 ns) = 4.502 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'mux:U0\|output~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.568 ns" { mux:U0|output mux:U0|output~clkctrl } "NODE_NAME" } } { "mux.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/mux.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.695 ns) + CELL(0.618 ns) 5.815 ns counter:U1\|output\[1\] 4 REG LCFF_X27_Y26_N5 6 " "Info: 4: + IC(0.695 ns) + CELL(0.618 ns) = 5.815 ns; Loc. = LCFF_X27_Y26_N5; Fanout = 6; REG Node = 'counter:U1\|output\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.313 ns" { mux:U0|output~clkctrl counter:U1|output[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.609 ns ( 27.67 % ) " "Info: Total cell delay = 1.609 ns ( 27.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.206 ns ( 72.33 % ) " "Info: Total interconnect delay = 4.206 ns ( 72.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[1] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.116 ns + Longest register pin " "Info: + Longest register to pin delay is 4.116 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns counter:U1\|output\[1\] 1 REG LCFF_X27_Y26_N5 6 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X27_Y26_N5; Fanout = 6; REG Node = 'counter:U1\|output\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter:U1|output[1] } "NODE_NAME" } } { "counter.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/counter.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.128 ns) + CELL(1.988 ns) 4.116 ns test\[1\] 2 PIN PIN_W10 0 " "Info: 2: + IC(2.128 ns) + CELL(1.988 ns) = 4.116 ns; Loc. = PIN_W10; Fanout = 0; PIN Node = 'test\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { counter:U1|output[1] test[1] } "NODE_NAME" } } { "controller.vhd" "" { Text "C:/Users/Mohammed/Desktop/Lab05/controller.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.988 ns ( 48.30 % ) " "Info: Total cell delay = 1.988 ns ( 48.30 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.128 ns ( 51.70 % ) " "Info: Total interconnect delay = 2.128 ns ( 51.70 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { counter:U1|output[1] test[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.116 ns" { counter:U1|output[1] {} test[1] {} } { 0.000ns 2.128ns } { 0.000ns 1.988ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.815 ns" { fast mux:U0|output mux:U0|output~clkctrl counter:U1|output[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.815 ns" { fast {} fast~combout {} mux:U0|output {} mux:U0|output~clkctrl {} counter:U1|output[1] {} } { 0.000ns 0.000ns 1.943ns 1.568ns 0.695ns } { 0.000ns 0.837ns 0.154ns 0.000ns 0.618ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.116 ns" { counter:U1|output[1] test[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.116 ns" { counter:U1|output[1] {} test[1] {} } { 0.000ns 2.128ns } { 0.000ns 1.988ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "172 " "Info: Peak virtual memory: 172 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 25 17:46:26 2021 " "Info: Processing ended: Sun Jul 25 17:46:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
