<dec f='llvm/build/include/llvm/IR/IntrinsicsARM.h' l='88' type='1929'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='7550' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='7556' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='11175' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<use f='llvm/build/tools/clang/include/clang/Basic/arm_mve_builtin_cg.inc' l='11181' u='r' c='_ZN5clang7CodeGen15CodeGenFunction21EmitARMMVEBuiltinExprEjPKNS_8CallExprENS0_15ReturnValueSlotEN4llvm6Triple8ArchTypeE'/>
<doc f='llvm/build/include/llvm/IR/IntrinsicsARM.h' l='88'>// llvm.arm.mve.addlv.predicated</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='15449' c='_ZNK4llvm17ARMTargetLowering23PerformIntrinsicCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
