Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date              : Tue Sep 16 18:57:38 2025
| Host              : uftrig01 running 64-bit Ubuntu 18.04.6 LTS
| Command           : report_clock_utilization -file apex_control_mgt_top_clock_utilization_routed.rpt
| Design            : apex_control_mgt_top
| Device            : xck26-sfvc784
| Speed File        : -2LV  PRODUCTION 1.30 05-15-2022
| Temperature Grade : C
| Design State      : Routed
-------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Local Clock Details
5. Clock Regions : Clock Primitives
6. Clock Regions : Load Primitives
7. Clock Regions : Global Clock Summary
8. Clock Regions : Routing Resource Utilization
9. Device Cell Placement Summary for Global Clock g0
10. Device Cell Placement Summary for Global Clock g1
11. Device Cell Placement Summary for Global Clock g2
12. Device Cell Placement Summary for Global Clock g3
13. Device Cell Placement Summary for Global Clock g4
14. Device Cell Placement Summary for Global Clock g5
15. Device Cell Placement Summary for Global Clock g6
16. Device Cell Placement Summary for Global Clock g7
17. Device Cell Placement Summary for Global Clock g8
18. Device Cell Placement Summary for Global Clock g9
19. Device Cell Placement Summary for Global Clock g10
20. Device Cell Placement Summary for Global Clock g11
21. Device Cell Placement Summary for Global Clock g12
22. Device Cell Placement Summary for Global Clock g13
23. Device Cell Placement Summary for Global Clock g14
24. Device Cell Placement Summary for Global Clock g15
25. Device Cell Placement Summary for Global Clock g16
26. Device Cell Placement Summary for Global Clock g17
27. Clock Region Cell Placement per Global Clock: Region X0Y0
28. Clock Region Cell Placement per Global Clock: Region X1Y0
29. Clock Region Cell Placement per Global Clock: Region X2Y0
30. Clock Region Cell Placement per Global Clock: Region X0Y1
31. Clock Region Cell Placement per Global Clock: Region X1Y1
32. Clock Region Cell Placement per Global Clock: Region X2Y1
33. Clock Region Cell Placement per Global Clock: Region X0Y2
34. Clock Region Cell Placement per Global Clock: Region X1Y2
35. Clock Region Cell Placement per Global Clock: Region X2Y2
36. Clock Region Cell Placement per Global Clock: Region X0Y3
37. Clock Region Cell Placement per Global Clock: Region X1Y3
38. Clock Region Cell Placement per Global Clock: Region X2Y3

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    8 |       112 |   0 |            0 |      0 |
| BUFGCE_DIV |    0 |        16 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        32 |   0 |            0 |      0 |
| BUFG_GT    |    7 |        96 |   0 |            0 |      0 |
| BUFG_PS    |    3 |        96 |   0 |            0 |      0 |
| MMCM       |    1 |         4 |   0 |            0 |      0 |
| PLL        |    0 |         8 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                                                                                                                                                                                                                                                                                   | Driver Pin                                                                                                                                                                                                                                                                              | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | src0      | BUFG_PS/O       | None       | BUFG_PS_X0Y75 | X0Y3         | X1Y1 |                   |                11 |       32928 |               0 |       10.000 | clk_pl_0                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                        |
| g1        | src1      | BUFGCE/O        | None       | BUFGCE_X0Y8   | X1Y0         | X1Y1 |                   |                12 |       27704 |               0 |        3.333 | clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                                                                           | bdw/design_1_i/clk_wiz_0/inst/clkout1_buf/O                                                                                                                                                                                                                                             | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                   |
| g2        | src2      | BUFG_PS/O       | None       | BUFG_PS_X0Y78 | X0Y3         | X1Y1 |                   |                 9 |       12771 |               1 |        5.000 | clk_pl_1                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_1.PL_CLK_1_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                        |
| g3        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y41 | X2Y1         | X1Y1 |                   |                 5 |        8560 |               0 |        6.400 | xxv_ethernet_0_rx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                          |
| g4        | src3      | BUFG_GT/O       | None       | BUFG_GT_X0Y37 | X2Y1         | X1Y1 |                   |                 1 |           1 |               0 |        3.200 | rxoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/gen_gtwiz_userclk_rx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                                                                                         |
| g5        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y47 | X2Y1         | X1Y1 |                   |                 9 |        6969 |               0 |        6.400 | xxv_ethernet_0_tx_clk_out_0                                                                                                                                                                                                                                                             | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk2_inst/O                                                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                 |
| g6        | src4      | BUFG_GT/O       | None       | BUFG_GT_X0Y39 | X2Y1         | X1Y1 |                   |                 1 |           1 |               0 |        3.200 | txoutclk_out[0]                                                                                                                                                                                                                                                                         | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                                                                                                                                       | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                                                                                         |
| g7        | src5      | BUFG_PS/O       | None       | BUFG_PS_X0Y77 | X0Y3         | X1Y1 |                   |                 9 |        3791 |               0 |        8.000 | clk_pl_2                                                                                                                                                                                                                                                                                | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/buffer_pl_clk_2.PL_CLK_2_BUFG/O                                                                                                                                                                                                               | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                        |
| g8        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y46 | X2Y1         | X1Y1 |                   |                 7 |        3341 |               0 |        5.120 | txoutclk0                                                                                                                                                                                                                                                                               | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gen_gtwiz_userclk_tx_main.bufg_gt_usrclk_inst/O                                                              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                               |
| g9        | src6      | BUFG_GT/O       | None       | BUFG_GT_X0Y24 | X2Y1         | X2Y0 |                   |                 2 |          31 |               0 |        5.120 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g10       | src7      | BUFGCE/O        | None       | BUFGCE_X0Y25  | X1Y1         | X1Y1 |                   |                 4 |         537 |               1 |       80.000 | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                            | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O                                                                                                                                                                                                          | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                     |
| g11       | src8      | BUFG_GT/O       | None       | BUFG_GT_X0Y36 | X2Y1         | X2Y1 |                   |                 1 |          31 |               0 |        5.120 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g12       | src9      | BUFGCE/O        | None       | BUFGCE_X0Y68  | X1Y2         | X1Y2 | n/a               |                 3 |           0 |            1265 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1_bufg_place/O                                                                                                                                                                | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                                                                                |
| g13       | src10     | BUFGCE/O        | None       | BUFGCE_X0Y14  | X1Y0         | X1Y0 | n/a               |                 8 |           0 |            1515 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
| g14       | src11     | BUFGCE/O        | None       | BUFGCE_X0Y9   | X1Y0         | X1Y0 | n/a               |                 3 |           0 |            1042 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/cpu/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_place/O                                                                                                                                                                                                 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
| g15       | src12     | BUFGCE/O        | None       | BUFGCE_X0Y31  | X1Y1         | X1Y1 | n/a               |                 4 |           0 |            1080 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg_bufg_place/O                                                                                          | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                            |
| g16       | src13     | BUFGCE/O        | None       | BUFGCE_X0Y2   | X1Y0         | X1Y0 | n/a               |                 4 |           0 |            1680 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pass_statshold_value_reg_bufg_place/O                                                                                        | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                                                                                          |
| g17       | src14     | BUFGCE/O        | None       | BUFGCE_X0Y4   | X1Y0         | X1Y0 | n/a               |                 4 |           0 |            1152 |          n/a | n/a                                                                                                                                                                                                                                                                                     | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pass_statshold_value_reg_bufg_place/O                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                                                                                 |
+-----------+-----------+-----------------+------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


3. Global Clock Source Details
------------------------------

+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Source Id | Global Id | Driver Type/Pin        | Constraint         | Site               | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock                                                                 | Driver Pin                                                                                                                                                                                                                                                                                                                          | Net                                                                                                                                                                                                                                                                    |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| src0      | g0        | PS8/PLCLK[0]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |              10.000 | clk_pl_0                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]                                                                                                                                                                                                         |
| src1      | g1        | MMCME4_ADV/CLKOUT0     | None               | MMCM_X0Y0          | X1Y0         |           1 |               0 |               3.333 | clk_out1_design_1_clk_wiz_0_0                                                | bdw/design_1_i/clk_wiz_0/inst/mmcme4_adv_inst/CLKOUT0                                                                                                                                                                                                                                                                               | bdw/design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0                                                                                                                                                                                                            |
| src2      | g2        | PS8/PLCLK[1]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |               5.000 | clk_pl_1                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[1]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[1]                                                                                                                                                                                                         |
| src3      | g3        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | rxoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src3      | g4        | GTHE4_CHANNEL/RXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | rxoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclk_out[0] |
| src4      | g5        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | txoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src4      | g6        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5 | X2Y1         |           3 |               0 |               3.200 | txoutclk_out[0]                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/txoutclk_out[0] |
| src5      | g7        | PS8/PLCLK[2]           | None               | PS8_X0Y0           | X0Y1         |           1 |               0 |               8.000 | clk_pl_2                                                                     | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[2]                                                                                                                                                                                                                                                                            | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[2]                                                                                                                                                                                                         |
| src6      | g8        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           3 |               0 |               5.120 | txoutclk0                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                      |
| src6      | g9        | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4 | X2Y1         |           3 |               0 |               5.120 | txoutclk0                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[0]                                                      |
| src7      | g10       | FDRE/Q                 | None               | SLICE_X24Y82       | X1Y1         |           1 |               1 |              80.000 | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck                                                                                                                                                                                                   |
| src8      | g11       | GTHE4_CHANNEL/TXOUTCLK | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7 | X2Y1         |           2 |               0 |               5.120 | txoutclk1                                                                    | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/TXOUTCLK                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_TXOUTCLK[1]                                                      |
| src9      | g12       | LUT2/O                 | None               | SLICE_X4Y141       | X0Y2         |           1 |               0 |                     |                                                                              | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_CH2_UPDATE.ch2_updt_ioc_irq_set_i_1/O                                                                                                                                                                                                                       | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]_bufg_place                                                                                                                                                                                   |
| src10     | g13       | FDRE/Q                 | None               | SLICE_X13Y23       | X0Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/cpu/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                |
| src11     | g14       | FDRE/Q                 | None               | SLICE_X13Y25       | X0Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/cpu/proc_sys_reset_1/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q                                                                                                                                                                                                                                                        | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]_bufg_place                                                                                                                                                                                                |
| src12     | g15       | FDRE/Q                 | None               | SLICE_X31Y50       | X1Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_reg/Q                                                                                                                                                 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out_bufg_place                                                                               |
| src13     | g16       | FDSE/Q                 | None               | SLICE_X23Y13       | X1Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/pass_statshold_value_reg/Q                                                                                                                                               | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]_bufg_place                                                                                             |
| src14     | g17       | FDSE/Q                 | None               | SLICE_X28Y12       | X1Y0         |           1 |               0 |                     |                                                                              | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/pass_statshold_value_reg/Q                                                                                                                                      | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]_bufg_place                                                                                    |
+-----------+-----------+------------------------+--------------------+--------------------+--------------+-------------+-----------------+---------------------+------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads


4. Local Clock Details
----------------------

+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Local Id | Driver Type/Pin           | Constraint         | Site/BEL                         | Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock                        | Driver Pin                                                                                                                                                                                                                                                                                                                             | Net                                                                                                                                                                                                                                                                       |
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| 0        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y5 | GTHE4_CHANNEL_X0Y5/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        3.103 | rxoutclkpcs_out[0]           | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_gt/inst/gen_gtwizard_gthe4_top.design_1_xxv_ethernet_0_0_gt_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/rxoutclkpcs_out[0] |
| 1        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y4 | GTHE4_CHANNEL_X0Y4/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        5.120 | GTHE4_CHANNEL_RXOUTCLKPCS[0] | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[0]                                                      |
| 2        | GTHE4_CHANNEL/RXOUTCLKPCS | GTHE4_CHANNEL_X0Y7 | GTHE4_CHANNEL_X0Y7/GTHE4_CHANNEL | X2Y1         |          15 |               0 |        5.120 | GTHE4_CHANNEL_RXOUTCLKPCS[1] | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/gthe4_channel_gen.gen_gthe4_channel_inst[1].GTHE4_CHANNEL_PRIM_INST/RXOUTCLKPCS                                                                | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_channel_container[1].gen_enabled_channel.gthe4_channel_wrapper_inst/channel_inst/GTHE4_CHANNEL_RXOUTCLKPCS[1]                                                      |
| 3        | FDSE/Q                    | None               | SLICE_X52Y225/BFF2               | X2Y3         |           2 |              23 |              |                              | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty                                                                  |
| 4        | FDSE/Q                    | None               | SLICE_X51Y213/AFF                | X2Y3         |           2 |              11 |              |                              | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_0/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty                                                                  |
| 5        | FDSE/Q                    | None               | SLICE_X40Y98/HFF2                | X1Y1         |           2 |              18 |              |                              | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_b_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty                                                                  |
| 6        | FDSE/Q                    | None               | SLICE_X47Y122/EFF                | X2Y2         |           2 |               7 |              |                              | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.empty_fwft_i_reg/Q                                                                                                         | bdw/design_1_i/C2C/axi_chip2chip_1/inst/master_fpga_gen.axi_chip2chip_master_inst/axi_chip2chip_r_fifo_inst/axi_chip2chip_async_fifo_inst/xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/empty                                                                  |
+----------+---------------------------+--------------------+----------------------------------+--------------+-------------+-----------------+--------------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Local Clocks in this context represents only clocks driven by non-global buffers
** Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
*** Non-Clock Loads column represents cell count of non-clock pin loads


5. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
|                   |  Global Clock |     BUFGCE    |   BUFGCE_DIV  |    BUFGCTRL   |    BUFG_GT    |    BUFG_PS    |      MMCM     |      PLL      |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| Clock Region Name | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail | Used  | Avail |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
| X0Y0              |    12 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y0              |    12 |    24 |     5 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     1 |     1 |     0 |     2 |
| X2Y0              |    11 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y1              |     7 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y1              |    16 |    24 |     2 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y1              |    14 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     7 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y2              |     7 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |
| X1Y2              |    10 |    24 |     1 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y2              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
| X0Y3              |     4 |    24 |     0 |     4 |     0 |     0 |     0 |     0 |     0 |     0 |     3 |    24 |     0 |     0 |     0 |     0 |
| X1Y3              |     8 |    24 |     0 |    24 |     0 |     4 |     0 |     8 |     0 |     0 |     0 |     0 |     0 |     1 |     0 |     2 |
| X2Y3              |     5 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |     0 |    24 |     0 |     0 |     0 |     0 |     0 |     0 |
+-------------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
* Global Clock column represents track count; while other columns represents cell counts


6. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |       URAM       |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |     12 |      24 |   9795 |   22080 |    212 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y0              |     12 |      24 |   7636 |   17280 |     36 |    5280 |     23 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y0              |     11 |      24 |   8329 |   19200 |    162 |    2880 |     48 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       1 |
| X0Y1              |      7 |      24 |  10131 |   22080 |    397 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y1              |     16 |      24 |   8238 |   17280 |    304 |    5280 |     24 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y1              |     14 |      24 |  10547 |   19200 |    402 |    2880 |     47 |      48 |      0 |      16 |      0 |      24 |      3 |       4 |      0 |       1 |
| X0Y2              |      7 |      24 |   6688 |   22080 |    343 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y2              |     10 |      24 |   6317 |   17280 |    213 |    5280 |     24 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y2              |      5 |      24 |   7870 |   19200 |    141 |    2880 |     48 |      48 |      2 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
| X0Y3              |      4 |      24 |   5712 |   22080 |      7 |    6240 |      0 |       0 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X1Y3              |      8 |      24 |   4486 |   17280 |    201 |    5280 |     23 |      24 |      0 |       0 |      0 |     144 |      0 |       0 |      0 |       0 |
| X2Y3              |      5 |      24 |   7266 |   19200 |    267 |    2880 |     47 |      48 |      0 |      16 |      0 |      24 |      0 |       4 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts


7. Clock Regions : Global Clock Summary
---------------------------------------

All Modules
+----+----+----+----+
|    | X0 | X1 | X2 |
+----+----+----+----+
| Y3 |  5 |  8 |  5 |
| Y2 |  7 | 10 |  5 |
| Y1 |  7 | 16 | 14 |
| Y0 | 12 | 12 | 11 |
+----+----+----+----+


8. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y0              |    1 |    24 |  4.17 |   12 |    24 | 50.00 |    0 |    24 |  0.00 |   12 |    24 | 50.00 |
| X2Y0              |    0 |    24 |  0.00 |   11 |    24 | 45.83 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X0Y1              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y1              |    5 |    24 | 20.83 |   16 |    24 | 66.67 |    4 |    24 | 16.67 |   14 |    24 | 58.33 |
| X2Y1              |   12 |    24 | 50.00 |   14 |    24 | 58.33 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |
| X0Y2              |    0 |    24 |  0.00 |    7 |    24 | 29.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y2              |    0 |    24 |  0.00 |   10 |    24 | 41.67 |    3 |    24 | 12.50 |    8 |    24 | 33.33 |
| X2Y2              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y3              |    6 |    24 | 25.00 |    4 |    24 | 16.67 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X1Y3              |    6 |    24 | 25.00 |    8 |    24 | 33.33 |    3 |    24 | 12.50 |    0 |    24 |  0.00 |
| X2Y3              |    0 |    24 |  0.00 |    5 |    24 | 20.83 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


9. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g0        | BUFG_PS/O       | X0Y3              | clk_pl_0 |      10.000 | {0.000 5.000} | X1Y1     |       32141 |        0 |              0 |        3 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+--------+----------+-------+-----------------------+
|    | X0     | X1       | X2    | HORIZONTAL PROG DELAY |
+----+--------+----------+-------+-----------------------+
| Y3 |  (D) 0 |     2156 |  5338 |                     0 |
| Y2 |     15 |      950 |  2132 |                     1 |
| Y1 |   5392 | (R) 5265 |  4762 |                     1 |
| Y0 |   5248 |      590 |   296 |                     0 |
+----+--------+----------+-------+-----------------------+


10. Device Cell Placement Summary for Global Clock g1
-----------------------------------------------------

+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                         | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
| g1        | BUFGCE/O        | X1Y0              | clk_out1_design_1_clk_wiz_0_0 |       3.333 | {0.000 1.667} | X1Y1     |       27704 |        0 |              0 |        0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1 |
+-----------+-----------------+-------------------+-------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-------+-----------+-------+-----------------------+
|    | X0    | X1        | X2    | HORIZONTAL PROG DELAY |
+----+-------+-----------+-------+-----------------------+
| Y3 |  4312 |      2528 |  1997 |                     0 |
| Y2 |  3320 |      5185 |  5096 |                     1 |
| Y1 |   256 |  (R) 1750 |  1321 |                     1 |
| Y0 |   643 |  (D) 1040 |   256 |                     0 |
+----+-------+-----------+-------+-----------------------+


11. Device Cell Placement Summary for Global Clock g2
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g2        | BUFG_PS/O       | X0Y3              | clk_pl_1 |       5.000 | {0.000 2.500} | X1Y1     |       12771 |        0 |              1 |        0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----------+---------+-------+-----------------------+
|    | X0       | X1      | X2    | HORIZONTAL PROG DELAY |
+----+----------+---------+-------+-----------------------+
| Y3 |  (D) 368 |       0 |     0 |                     0 |
| Y2 |     3662 |     170 |     0 |                     1 |
| Y1 |     3399 | (R) 433 |  1861 |                     1 |
| Y0 |     2601 |     170 |   108 |                     0 |
+----+----------+---------+-------+-----------------------+


12. Device Cell Placement Summary for Global Clock g3
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                             |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
| g3        | BUFG_GT/O       | X2Y1              | xxv_ethernet_0_rx_clk_out_0 |       6.400 | {0.000 3.200} | X1Y1     |        8559 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------+----------+-----------------------+
|    | X0   | X1    | X2       | HORIZONTAL PROG DELAY |
+----+------+-------+----------+-----------------------+
| Y3 |    0 |     0 |        0 |                     - |
| Y2 |    0 |     0 |        0 |                     - |
| Y1 |    0 | (R) 6 |  (D) 258 |                     1 |
| Y0 |  659 |  1541 |     6096 |                     0 |
+----+------+-------+----------+-----------------------+


13. Device Cell Placement Summary for Global Clock g4
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g4        | BUFG_GT/O       | X2Y1              | rxoutclk_out[0] |       3.200 | {0.000 1.600} | X1Y1     |           0 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0] |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+-----------------------+
|    | X0 | X1    | X2     | HORIZONTAL PROG DELAY |
+----+----+-------+--------+-----------------------+
| Y3 |  0 |     0 |      0 |                     - |
| Y2 |  0 |     0 |      0 |                     - |
| Y1 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y0 |  0 |     0 |      0 |                     - |
+----+----+-------+--------+-----------------------+


14. Device Cell Placement Summary for Global Clock g5
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                       | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                      |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
| g5        | BUFG_GT/O       | X2Y1              | xxv_ethernet_0_tx_clk_out_0 |       6.400 | {0.000 3.200} | X1Y1     |        6968 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk |
+-----------+-----------------+-------------------+-----------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+---------+---------+-----------------------+
|    | X0   | X1      | X2      | HORIZONTAL PROG DELAY |
+----+------+---------+---------+-----------------------+
| Y3 |    0 |      14 |      13 |                     0 |
| Y2 |    0 |      33 |     256 |                     1 |
| Y1 |    0 | (R) 184 |  (D) 28 |                     1 |
| Y0 |  804 |    3966 |    1671 |                     0 |
+----+------+---------+---------+-----------------------+


15. Device Cell Placement Summary for Global Clock g6
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock           | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                              |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
| g6        | BUFG_GT/O       | X2Y1              | txoutclk_out[0] |       3.200 | {0.000 1.600} | X1Y1     |           0 |        0 |              0 |        1 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0] |
+-----------+-----------------+-------------------+-----------------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------+--------+-----------------------+
|    | X0 | X1    | X2     | HORIZONTAL PROG DELAY |
+----+----+-------+--------+-----------------------+
| Y3 |  0 |     0 |      0 |                     - |
| Y2 |  0 |     0 |      0 |                     - |
| Y1 |  0 | (R) 0 |  (D) 1 |                     1 |
| Y0 |  0 |     0 |      0 |                     - |
+----+----+-------+--------+-----------------------+


16. Device Cell Placement Summary for Global Clock g7
-----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                               |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
| g7        | BUFG_PS/O       | X0Y3              | clk_pl_2 |       8.000 | {0.000 4.000} | X1Y1     |        3791 |        0 |              0 |        0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2 |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----------+---------+-----+-----------------------+
|    | X0        | X1      | X2  | HORIZONTAL PROG DELAY |
+----+-----------+---------+-----+-----------------------+
| Y3 |  (D) 1039 |       2 |   0 |                     0 |
| Y2 |        34 |     175 |   0 |                     1 |
| Y1 |      1485 | (R) 567 |   0 |                     1 |
| Y0 |        46 |     377 |  66 |                     0 |
+----+-----------+---------+-----+-----------------------+


17. Device Cell Placement Summary for Global Clock g8
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock     | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                        |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g8        | BUFG_GT/O       | X2Y1              | txoutclk0 |       5.120 | {0.000 2.560} | X1Y1     |        3339 |        0 |              0 |        2 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
+-----------+-----------------+-------------------+-----------+-------------+---------------+----------+-------------+----------+----------------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+--------+-----------+-----------------------+
|    | X0 | X1     | X2        | HORIZONTAL PROG DELAY |
+----+----+--------+-----------+-----------------------+
| Y3 |  0 |      0 |       224 |                     0 |
| Y2 |  0 |      0 |       557 |                     1 |
| Y1 |  0 | (R) 34 |  (D) 2509 |                     1 |
| Y0 |  6 |      9 |         2 |                     0 |
+----+----+--------+-----------+-----------------------+


18. Device Cell Placement Summary for Global Clock g9
-----------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g9        | BUFG_GT/O       | X2Y1              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.120 | {0.000 2.560} | X2Y0     |          31 |        0 |              0 |        0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+--------+-----------------------+
|    | X0 | X1 | X2     | HORIZONTAL PROG DELAY |
+----+----+----+--------+-----------------------+
| Y3 |  0 |  0 |      0 |                     - |
| Y2 |  0 |  0 |      0 |                     - |
| Y1 |  0 |  0 |  (D) 5 |                     0 |
| Y0 |  0 |  0 | (R) 26 |                     0 |
+----+----+----+--------+-----------------------+


19. Device Cell Placement Summary for Global Clock g10
------------------------------------------------------

+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                        | Period (ns) | Waveform (ns)  | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                  |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
| g10       | BUFGCE/O        | X1Y1              | bdw/design_1_i/dbg/debug_bridge_0/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q |      80.000 | {0.000 40.000} | X1Y1     |         538 |        0 |              0 |        0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck |
+-----------+-----------------+-------------------+------------------------------------------------------------------------------+-------------+----------------+----------+-------------+----------+----------------+----------+------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+-------------+------+-----------------------+
|    | X0 | X1          | X2   | HORIZONTAL PROG DELAY |
+----+----+-------------+------+-----------------------+
| Y3 |  0 |           0 |    0 |                     - |
| Y2 |  0 |          32 |    8 |                     0 |
| Y1 |  0 | (R) (D) 316 |  182 |                     0 |
| Y0 |  0 |           0 |    0 |                     - |
+----+----+-------------+------+-----------------------+


20. Device Cell Placement Summary for Global Clock g11
------------------------------------------------------

+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock                                                                                                                                                                                                                                                                                   | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                                                                                                                      |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g11       | BUFG_GT/O       | X2Y1              | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/bufg_gt_txoutclkmon_inst/O |       5.120 | {0.000 2.560} | X2Y1     |          31 |        0 |              0 |        0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
+-----------+-----------------+-------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+----+----+------------+-----------------------+
|    | X0 | X1 | X2         | HORIZONTAL PROG DELAY |
+----+----+----+------------+-----------------------+
| Y3 |  0 |  0 |          0 |                     - |
| Y2 |  0 |  0 |          0 |                     - |
| Y1 |  0 |  0 | (R) (D) 31 |                     0 |
| Y0 |  0 |  0 |          0 |                     - |
+----+----+----+------------+-----------------------+


21. Device Cell Placement Summary for Global Clock g12
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                       |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
| g12       | BUFGCE/O        | X1Y2              |       |             |               | X1Y2     |        1265 |        0 |              0 |        0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+---------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----------+----+-----------------------+
|    | X0   | X1        | X2 | HORIZONTAL PROG DELAY |
+----+------+-----------+----+-----------------------+
| Y3 |  104 |         0 |  0 |                     0 |
| Y2 |  979 | (R) (D) 0 |  0 |                     0 |
| Y1 |  182 |         0 |  0 |                     0 |
| Y0 |    0 |         0 |  0 |                     - |
+----+------+-----------+----+-----------------------+


22. Device Cell Placement Summary for Global Clock g13
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g13       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1515 |        0 |              0 |        0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----------+-----+-----------------------+
|    | X0   | X1        | X2  | HORIZONTAL PROG DELAY |
+----+------+-----------+-----+-----------------------+
| Y3 |    0 |        12 |  29 |                     0 |
| Y2 |    3 |       557 |   0 |                     0 |
| Y1 |  373 |       290 |  12 |                     0 |
| Y0 |  239 | (R) (D) 0 |   0 |                     0 |
+----+------+-----------+-----+-----------------------+


23. Device Cell Placement Summary for Global Clock g14
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
| g14       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1042 |        0 |              0 |        0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-----------+----+-----------------------+
|    | X0   | X1        | X2 | HORIZONTAL PROG DELAY |
+----+------+-----------+----+-----------------------+
| Y3 |    0 |         0 |  0 |                     - |
| Y2 |  440 |         0 |  0 |                     0 |
| Y1 |   50 |         0 |  0 |                     0 |
| Y0 |  552 | (R) (D) 0 |  0 |                     0 |
+----+------+-----------+----+-----------------------+


24. Device Cell Placement Summary for Global Clock g15
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                           |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g15       | BUFGCE/O        | X1Y1              |       |             |               | X1Y1     |        1080 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----+------------+-----+-----------------------+
|    | X0  | X1         | X2  | HORIZONTAL PROG DELAY |
+----+-----+------------+-----+-----------------------+
| Y3 |   0 |          0 |   0 |                     - |
| Y2 |   0 |          0 |   0 |                     - |
| Y1 |   0 | (R) (D) 95 |   0 |                     0 |
| Y0 |  98 |        838 |  49 |                     0 |
+----+-----+------------+-----+-----------------------+


25. Device Cell Placement Summary for Global Clock g16
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                             |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g16       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1680 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------------+-------+-----------------------+
|    | X0   | X1          | X2    | HORIZONTAL PROG DELAY |
+----+------+-------------+-------+-----------------------+
| Y3 |    0 |           0 |     0 |                     - |
| Y2 |    0 |           0 |     0 |                     - |
| Y1 |    0 |           0 |    15 |                     0 |
| Y0 |  150 | (R) (D) 306 |  1209 |                     0 |
+----+------+-------------+-------+-----------------------+


26. Device Cell Placement Summary for Global Clock g17
------------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                                                                                                                                                      |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g17       | BUFGCE/O        | X1Y0              |       |             |               | X1Y0     |        1152 |        0 |              0 |        0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0] |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Slice Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+------+-------------+------+-----------------------+
|    | X0   | X1          | X2   | HORIZONTAL PROG DELAY |
+----+------+-------------+------+-----------------------+
| Y3 |    0 |           0 |    0 |                     - |
| Y2 |    0 |           0 |    0 |                     - |
| Y1 |    0 |           0 |    1 |                     0 |
| Y0 |  143 | (R) (D) 540 |  468 |                     0 |
+----+------+-------------+------+-----------------------+


27. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        5248 |               0 | 5150 |          98 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |         643 |               0 |  635 |           8 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 6     | BUFG_PS/O       | None       |        2601 |               0 | 2496 |         105 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g3        | 17    | BUFG_GT/O       | None       |         659 |               0 |  659 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5        | 23    | BUFG_GT/O       | None       |         804 |               0 |  804 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 5     | BUFG_PS/O       | None       |          46 |               0 |   45 |           1 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13       | 14    | BUFGCE/O        | None       |           0 |             239 |  239 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14       | 9     | BUFGCE/O        | None       |           0 |             552 |  552 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
| g15       | 7     | BUFGCE/O        | None       |           0 |              98 |   98 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                              |
| g16       | 2     | BUFGCE/O        | None       |           0 |             150 |  150 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                            |
| g17       | 4     | BUFGCE/O        | None       |           0 |             143 |  143 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


28. Clock Region Cell Placement per Global Clock: Region X1Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |         590 |               0 |  585 |           5 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        1040 |               0 | 1003 |          25 |   12 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 6     | BUFG_PS/O       | None       |         169 |               1 |  167 |           2 |    0 |    0 |   0 |  0 |    1 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g3        | 17    | BUFG_GT/O       | None       |        1541 |               0 | 1533 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5        | 23    | BUFG_GT/O       | None       |        3966 |               0 | 3962 |           4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 5     | BUFG_PS/O       | None       |         377 |               0 |  377 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |           9 |               0 |    9 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13+      | 14    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
| g15       | 7     | BUFGCE/O        | None       |           0 |             838 |  838 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                              |
| g16       | 2     | BUFGCE/O        | None       |           0 |             306 |  306 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                            |
| g17       | 4     | BUFGCE/O        | None       |           0 |             540 |  540 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


29. Clock Region Cell Placement per Global Clock: Region X2Y0
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |         296 |               0 |  274 |          22 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                        |
| g1        | 8     | BUFGCE/O        | None       |         256 |               0 |  216 |          16 |   24 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                   |
| g2        | 6     | BUFG_PS/O       | None       |         108 |               0 |  105 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                        |
| g3        | 17    | BUFG_GT/O       | None       |        6096 |               0 | 5964 |         121 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |        1671 |               0 | 1671 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                 |
| g7        | 5     | BUFG_PS/O       | None       |          66 |               0 |   66 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                                                                                        |
| g8        | 22    | BUFG_GT/O       | None       |           2 |               0 |    2 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                               |
| g9        | 0     | BUFG_GT/O       | None       |          26 |               0 |   26 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g15       | 7     | BUFGCE/O        | None       |           0 |              49 |   49 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                                                                                            |
| g16       | 2     | BUFGCE/O        | None       |           0 |            1209 | 1209 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                                                                                          |
| g17       | 4     | BUFGCE/O        | None       |           0 |             468 |  468 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


30. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        5392 |               0 | 5239 |         152 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 8     | BUFGCE/O        | None       |         256 |               0 |  252 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                    |
| g2        | 6     | BUFG_PS/O       | None       |        3399 |               0 | 3206 |         192 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                         |
| g7        | 5     | BUFG_PS/O       | None       |        1485 |               0 | 1434 |          50 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                         |
| g12       | 20    | BUFGCE/O        | None       |           0 |             182 |  182 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
| g13       | 14    | BUFGCE/O        | None       |           0 |             373 |  373 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]              |
| g14       | 9     | BUFGCE/O        | None       |           0 |              50 |   50 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


31. Clock Region Cell Placement per Global Clock: Region X1Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        5265 |               0 | 5075 |         188 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        1750 |               0 | 1634 |         109 |    7 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 6     | BUFG_PS/O       | None       |         433 |               0 |  429 |           1 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g3        | 17    | BUFG_GT/O       | None       |           6 |               0 |    6 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                            |
| g5        | 23    | BUFG_GT/O       | None       |         184 |               0 |  184 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 5     | BUFG_PS/O       | None       |         567 |               0 |  565 |           2 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8        | 22    | BUFG_GT/O       | None       |          34 |               0 |   30 |           4 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |         315 |               1 |  315 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
| g4+       | 13    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                           |
| g6+       | 15    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                           |
| g12+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                  |
| g13       | 14    | BUFGCE/O        | None       |           0 |             290 |  290 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
| g15       | 7     | BUFGCE/O        | None       |           0 |              95 |   95 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_CORE/i_TX_TOP/i_TX_CORE/i_TX_CORE_STRIPER/i_RESET_FLOP_TX_LBA/reset_flop_out                              |
| g16+      | 2     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                            |
| g17+      | 4     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                   |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


32. Clock Region Cell Placement per Global Clock: Region X2Y1
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                                                                                      |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        4762 |               0 | 4683 |          60 |   16 |    0 |   0 |  3 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                                                                                        |
| g1        | 8     | BUFGCE/O        | None       |        1321 |               0 | 1271 |          41 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                                                                                   |
| g2        | 6     | BUFG_PS/O       | None       |        1861 |               0 | 1696 |         156 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                                                                                        |
| g3        | 17    | BUFG_GT/O       | None       |         258 |               0 |  257 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rx_serdes_clk                                                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |          28 |               0 |   27 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                                                                                 |
| g8        | 22    | BUFG_GT/O       | None       |        2509 |               0 | 2358 |         142 |    7 |    0 |   0 |  2 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0]                                                               |
| g10       | 1     | BUFGCE/O        | None       |         182 |               0 |  179 |           3 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                                                                                     |
| g9        | 0     | BUFG_GT/O       | None       |           5 |               0 |    5 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g11       | 12    | BUFG_GT/O       | None       |          31 |               0 |   31 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[1].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_inst/gtwizard_ultrascale_v1_7_15_gthe4_cpll_cal_tx_i/txoutclkmon |
| g4        | 13    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_rx_inst_0/rxusrclk_in[0]                                                                                                                                                                                         |
| g6        | 15    | BUFG_GT/O       | None       |           1 |               0 |    0 |           0 |    0 |    0 |   0 |  1 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/txusrclk_in[0]                                                                                                                                                                                         |
| g13       | 14    | BUFGCE/O        | None       |           0 |              12 |   12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                                             |
| g16       | 2     | BUFGCE/O        | None       |           0 |              15 |   15 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_cycle_accumulator/E[0]                                                                                                          |
| g17       | 4     | BUFGCE/O        | None       |           0 |               1 |    1 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_design_1_xxv_ethernet_0_0_top_0/i_design_1_xxv_ethernet_0_0_axi_if_top/i_pif_registers/i_stats_stat_tx_frame_error_accumulator/E[0]                                                                                                 |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


33. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |          15 |               0 |   15 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 8     | BUFGCE/O        | None       |        3320 |               0 | 3212 |         108 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                    |
| g2        | 6     | BUFG_PS/O       | None       |        3662 |               0 | 3427 |         235 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                         |
| g7        | 5     | BUFG_PS/O       | None       |          34 |               0 |   34 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                         |
| g12       | 20    | BUFGCE/O        | None       |           0 |             979 |  979 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
| g13       | 14    | BUFGCE/O        | None       |           0 |               3 |    3 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]              |
| g14       | 9     | BUFGCE/O        | None       |           0 |             440 |  440 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]              |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


34. Clock Region Cell Placement per Global Clock: Region X1Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |         950 |               0 |  949 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        5185 |               0 | 4961 |         213 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2        | 6     | BUFG_PS/O       | None       |         170 |               0 |  167 |           0 |    3 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |          33 |               0 |   33 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 5     | BUFG_PS/O       | None       |         175 |               0 |  175 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |          32 |               0 |   32 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
| g12+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                  |
| g13       | 14    | BUFGCE/O        | None       |           0 |             557 |  557 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
| g14+      | 9     | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_1/U0/peripheral_aresetn[0]                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


35. Clock Region Cell Placement per Global Clock: Region X2Y2
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        2132 |               0 | 1984 |         137 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        5096 |               0 | 5077 |           4 |   15 |    2 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g5        | 23    | BUFG_GT/O       | None       |         256 |               0 |  248 |           0 |    8 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g8        | 22    | BUFG_GT/O       | None       |         557 |               0 |  553 |           0 |    4 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g10       | 1     | BUFGCE/O        | None       |           8 |               0 |    8 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/dbg/debug_bridge_0/inst/bsip/inst/tck                                                                                                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


36. Clock Region Cell Placement per Global Clock: Region X0Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                       |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
| g0+       | 3     | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                         |
| g1        | 8     | BUFGCE/O        | None       |        4312 |               0 | 4312 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                    |
| g2        | 6     | BUFG_PS/O       | None       |         368 |               0 |  368 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                         |
| g7        | 5     | BUFG_PS/O       | None       |        1039 |               0 | 1032 |           7 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                         |
| g12       | 20    | BUFGCE/O        | None       |           0 |             104 |  104 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0] |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+---------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


37. Clock Region Cell Placement per Global Clock: Region X1Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        2156 |               0 | 1962 |         185 |    9 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        2528 |               0 | 2511 |          16 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g2+       | 6     | BUFG_PS/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk1                                                                                                                                                          |
| g5        | 23    | BUFG_GT/O       | None       |          14 |               0 |   13 |           0 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g7        | 5     | BUFG_PS/O       | None       |           2 |               0 |    0 |           0 |    2 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk2                                                                                                                                                          |
| g8+       | 22    | BUFG_GT/O       | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g12+      | 20    | BUFGCE/O        | None       |           0 |               0 |    0 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SR[0]                                                                                                                                  |
| g13       | 14    | BUFGCE/O        | None       |           0 |              12 |   12 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts
**** In Global Id column, sympbol '+' indicates that global clock was used only to route through the clock region.


38. Clock Region Cell Placement per Global Clock: Region X2Y3
-------------------------------------------------------------

+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint | Clock Loads | Non-Clock Loads | FF   | Memory LUTs | RAMB | URAM | DSP | GT | MMCM | PLL | Hard IP | Net                                                                                                                                                                                                        |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| g0        | 3     | BUFG_PS/O       | None       |        5338 |               0 | 5067 |         259 |   11 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/zynq_ultra_ps_e_0/inst/pl_clk0                                                                                                                                                          |
| g1        | 8     | BUFGCE/O        | None       |        1997 |               0 | 1984 |           0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/clk_wiz_0/inst/clk_out1                                                                                                                                                                     |
| g5        | 23    | BUFG_GT/O       | None       |          13 |               0 |    0 |           0 |   13 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/xxv_ethernet_0/inst/i_core_gtwiz_userclk_tx_inst_0/tx_clk                                                                                                                                   |
| g8        | 22    | BUFG_GT/O       | None       |         224 |               0 |  215 |           8 |    1 |    0 |   0 |  0 |    0 |   0 |       0 | c2c_mgt/c2c_gth/inst/gen_gtwizard_gthe4_top.c2c_gth_7p8125g_gtwizard_gthe4_inst/gen_gtwizard_gthe4.gen_tx_user_clocking_internal.gen_single_instance.gtwiz_userclk_tx_inst/gtwiz_userclk_tx_usrclk2_out[0] |
| g13       | 14    | BUFGCE/O        | None       |           0 |              29 |   29 |           0 |    0 |    0 |   0 |  0 |    0 |   0 |       0 | bdw/design_1_i/cpu/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                               |
+-----------+-------+-----------------+------------+-------------+-----------------+------+-------------+------+------+-----+----+------+-----+---------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
* Clock Loads column represents cell count of net connects that connect to a clock pin. Internal cell leaf pins are not considered
** Non-Clock Loads column represents cell count of non-clock pin loads
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


