{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731640651203 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731640651203 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:17:31 2024 " "Processing started: Fri Nov 15 10:17:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731640651203 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731640651203 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731640651203 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731640651458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux21.v 1 1 " "Found 1 design units, including 1 entities, in source file mux21.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mux21 " "Found entity 1: Mux21" {  } { { "Mux21.v" "" { Text "C:/CE118/BTL_factorial/Mux21.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651499 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(17) " "Verilog HDL warning at RegisterFile.v(17): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 17 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731640651502 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "RegisterFile.v(18) " "Verilog HDL warning at RegisterFile.v(18): extended using \"x\" or \"z\"" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 18 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731640651502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651506 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651506 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Comparator " "Found entity 1: Comparator" {  } { { "Comparator.v" "" { Text "C:/CE118/BTL_factorial/Comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "factorial.v 1 1 " "Found 1 design units, including 1 entities, in source file factorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 factorial " "Found entity 1: factorial" {  } { { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register8Bit " "Found entity 1: Register8Bit" {  } { { "Register8Bit.v" "" { Text "C:/CE118/BTL_factorial/Register8Bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Path " "Found entity 1: Data_Path" {  } { { "Data_Path.v" "" { Text "C:/CE118/BTL_factorial/Data_Path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file add16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 add16bit " "Found entity 1: add16bit" {  } { { "add16bit.v" "" { Text "C:/CE118/BTL_factorial/add16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multi16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file multi16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 multi16bit " "Found entity 1: multi16bit" {  } { { "multi16bit.v" "" { Text "C:/CE118/BTL_factorial/multi16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651522 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(21) " "Verilog HDL warning at Register16.v(21): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 21 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731640651523 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "Register16.v(22) " "Verilog HDL warning at Register16.v(22): extended using \"x\" or \"z\"" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 22 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1731640651523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register16.v 1 1 " "Found 1 design units, including 1 entities, in source file register16.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register16 " "Found entity 1: Register16" {  } { { "Register16.v" "" { Text "C:/CE118/BTL_factorial/Register16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to1 " "Found entity 1: mux3to1" {  } { { "mux3to1.v" "" { Text "C:/CE118/BTL_factorial/mux3to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_ss.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_ss.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_ss " "Found entity 1: datapath_ss" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA1 datapath_ss.v(35) " "Verilog HDL Implicit Net warning at datapath_ss.v(35): created implicit net for \"RAA1\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731640651528 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RAA2 datapath_ss.v(36) " "Verilog HDL Implicit Net warning at datapath_ss.v(36): created implicit net for \"RAA2\"" {  } { { "datapath_ss.v" "" { Text "C:/CE118/BTL_factorial/datapath_ss.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731640651529 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "factorial " "Elaborating entity \"factorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731640651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Path Data_Path:datapath " "Elaborating entity \"Data_Path\" for hierarchy \"Data_Path:datapath\"" {  } { { "factorial.v" "datapath" { Text "C:/CE118/BTL_factorial/factorial.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux21 Data_Path:datapath\|Mux21:mux_inst " "Elaborating entity \"Mux21\" for hierarchy \"Data_Path:datapath\|Mux21:mux_inst\"" {  } { { "Data_Path.v" "mux_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile Data_Path:datapath\|RegisterFile:reg_inst " "Elaborating entity \"RegisterFile\" for hierarchy \"Data_Path:datapath\|RegisterFile:reg_inst\"" {  } { { "Data_Path.v" "reg_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU Data_Path:datapath\|ALU:alu_inst " "Elaborating entity \"ALU\" for hierarchy \"Data_Path:datapath\|ALU:alu_inst\"" {  } { { "Data_Path.v" "alu_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651573 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(13) " "Verilog HDL assignment warning at ALU.v(13): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731640651574 "|ALU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ALU.v(16) " "Verilog HDL assignment warning at ALU.v(16): truncated value with size 32 to match size of target (8)" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1731640651574 "|ALU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register8Bit Data_Path:datapath\|Register8Bit:Reg1 " "Elaborating entity \"Register8Bit\" for hierarchy \"Data_Path:datapath\|Register8Bit:Reg1\"" {  } { { "Data_Path.v" "Reg1" { Text "C:/CE118/BTL_factorial/Data_Path.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Comparator Data_Path:datapath\|Comparator:comparator_inst " "Elaborating entity \"Comparator\" for hierarchy \"Data_Path:datapath\|Comparator:comparator_inst\"" {  } { { "Data_Path.v" "comparator_inst" { Text "C:/CE118/BTL_factorial/Data_Path.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit control_unit:controller " "Elaborating entity \"control_unit\" for hierarchy \"control_unit:controller\"" {  } { { "factorial.v" "controller" { Text "C:/CE118/BTL_factorial/factorial.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651574 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "wa control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"wa\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rea control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"rea\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reb control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"reb\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "raa control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"raa\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rab control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"rab\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Sel_alu control_unit.v(27) " "Verilog HDL Always Construct warning at control_unit.v(27): inferring latch(es) for variable \"Sel_alu\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[0\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[1\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Sel_alu\[2\] control_unit.v(27) " "Inferred latch for \"Sel_alu\[2\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rab\[0\] control_unit.v(27) " "Inferred latch for \"rab\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rab\[1\] control_unit.v(27) " "Inferred latch for \"rab\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raa\[0\] control_unit.v(27) " "Inferred latch for \"raa\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "raa\[1\] control_unit.v(27) " "Inferred latch for \"raa\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reb control_unit.v(27) " "Inferred latch for \"reb\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rea control_unit.v(27) " "Inferred latch for \"rea\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa\[0\] control_unit.v(27) " "Inferred latch for \"wa\[0\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "wa\[1\] control_unit.v(27) " "Inferred latch for \"wa\[1\]\" at control_unit.v(27)" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1731640651574 "|factorial|control_unit:controller"}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[0\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[0\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[1\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[1\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[2\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[2\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[3\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[3\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[4\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[4\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[5\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[5\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[6\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[6\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[7\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rdb\[7\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[0\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[0\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[1\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[1\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[2\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[2\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[3\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[3\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[4\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[4\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[5\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[5\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[6\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[6\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "Data_Path:datapath\|RegisterFile:reg_inst\|rda\[7\] " "Converted tri-state buffer \"Data_Path:datapath\|RegisterFile:reg_inst\|rda\[7\]\" feeding internal logic into a wire" {  } { { "RegisterFile.v" "" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 10 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1731640651643 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1731640651643 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "Data_Path:datapath\|RegisterFile:reg_inst\|regfile " "RAM logic \"Data_Path:datapath\|RegisterFile:reg_inst\|regfile\" is uninferred due to inappropriate RAM size" {  } { { "RegisterFile.v" "regfile" { Text "C:/CE118/BTL_factorial/RegisterFile.v" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1731640651669 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1731640651669 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Data_Path:datapath\|ALU:alu_inst\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Data_Path:datapath\|ALU:alu_inst\|Mult0\"" {  } { { "ALU.v" "Mult0" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731640651717 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1731640651717 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0\"" {  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0 " "Instantiated megafunction \"Data_Path:datapath\|ALU:alu_inst\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651753 ""}  } { { "ALU.v" "" { Text "C:/CE118/BTL_factorial/ALU.v" 9 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1731640651753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_o5t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_o5t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_o5t " "Found entity 1: mult_o5t" {  } { { "db/mult_o5t.tdf" "" { Text "C:/CE118/BTL_factorial/db/mult_o5t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731640651795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731640651795 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "control_unit:controller\|rab\[1\] control_unit:controller\|Sel_alu\[0\] " "Duplicate LATCH primitive \"control_unit:controller\|rab\[1\]\" merged with LATCH primitive \"control_unit:controller\|Sel_alu\[0\]\"" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731640651963 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "Quartus II" 0 -1 1731640651963 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1731640652025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/BTL_factorial/output_files/factorial.map.smsg " "Generated suppressed messages file C:/CE118/BTL_factorial/output_files/factorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1731640652074 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731640652176 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731640652176 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731640652209 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731640652209 ""} { "Info" "ICUT_CUT_TM_LCELLS" "83 " "Implemented 83 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731640652209 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "1 " "Implemented 1 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1731640652209 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731640652209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 28 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 28 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4612 " "Peak virtual memory: 4612 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731640652230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:17:32 2024 " "Processing ended: Fri Nov 15 10:17:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731640652230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731640652230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731640652230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731640652230 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731640653114 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731640653114 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:17:32 2024 " "Processing started: Fri Nov 15 10:17:32 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731640653114 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1731640653114 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off factorial -c factorial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1731640653114 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1731640653175 ""}
{ "Info" "0" "" "Project  = factorial" {  } {  } 0 0 "Project  = factorial" 0 0 "Fitter" 0 0 1731640653175 ""}
{ "Info" "0" "" "Revision = factorial" {  } {  } 0 0 "Revision = factorial" 0 0 "Fitter" 0 0 1731640653175 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1731640653238 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "factorial EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"factorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1731640653243 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731640653266 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1731640653266 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1731640653305 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1731640653313 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731640653714 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1731640653714 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1731640653714 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 193 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731640653715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 194 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731640653715 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 195 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1731640653715 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1731640653715 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "19 19 " "No exact pin location assignment(s) for 19 pins of 19 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[0\] " "Pin Out\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[0] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[1\] " "Pin Out\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[1] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[2\] " "Pin Out\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[2] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[3\] " "Pin Out\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[3] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[4\] " "Pin Out\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[4] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[5\] " "Pin Out\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[5] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[6\] " "Pin Out\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[6] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Out\[7\] " "Pin Out\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Out[7] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Out[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "done " "Pin done not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { done } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { done } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[0\] " "Pin Data_i\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[0] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[1\] " "Pin Data_i\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[1] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[2\] " "Pin Data_i\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[2] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[3\] " "Pin Data_i\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[3] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[4\] " "Pin Data_i\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[4] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[5\] " "Pin Data_i\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[5] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[6\] " "Pin Data_i\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[6] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Data_i\[7\] " "Pin Data_i\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Data_i[7] } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Data_i[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "start " "Pin start not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { start } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { start } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1731640653784 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1731640653784 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1731640653867 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "factorial.sdc " "Synopsys Design Constraints File file not found: 'factorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1731640653867 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1731640653867 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1731640653867 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input)) " "Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731640653875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:controller\|c_state.state1 " "Destination node control_unit:controller\|c_state.state1" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:controller|c_state.state1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731640653875 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "control_unit:controller\|c_state.state2 " "Destination node control_unit:controller\|c_state.state2" {  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 19 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:controller|c_state.state2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1731640653875 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1731640653875 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "factorial.v" "" { Text "C:/CE118/BTL_factorial/factorial.v" 2 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731640653875 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "control_unit:controller\|WideOr4  " "Automatically promoted node control_unit:controller\|WideOr4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1731640653875 ""}  } { { "control_unit.v" "" { Text "C:/CE118/BTL_factorial/control_unit.v" 27 -1 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { control_unit:controller|WideOr4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/CE118/BTL_factorial/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1731640653875 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1731640653923 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731640653923 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1731640653923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731640653923 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1731640653923 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1731640653924 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1731640653930 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1731640653932 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1731640653932 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "18 unused 3.3V 9 9 0 " "Number of I/O pins in group: 18 (unused VREF, 3.3V VCCIO, 9 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1731640653933 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1731640653933 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1731640653933 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 63 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 58 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1731640653934 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1731640653934 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1731640653934 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731640653934 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1731640655166 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731640655233 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1731640655233 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1731640655983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731640655983 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1731640656024 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X33_Y12 X43_Y23 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23" {  } { { "loc" "" { Generic "C:/CE118/BTL_factorial/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X33_Y12 to location X43_Y23"} 33 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1731640656725 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1731640656725 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731640657096 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1731640657098 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1731640657098 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.02 " "Total time spent on timing analysis during the Fitter is 0.02 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1731640657105 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731640657106 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "9 " "Found 9 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[0\] 0 " "Pin \"Out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[1\] 0 " "Pin \"Out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[2\] 0 " "Pin \"Out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[3\] 0 " "Pin \"Out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[4\] 0 " "Pin \"Out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[5\] 0 " "Pin \"Out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[6\] 0 " "Pin \"Out\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Out\[7\] 0 " "Pin \"Out\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "done 0 " "Pin \"done\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1731640657108 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1731640657108 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731640657175 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1731640657185 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1731640657264 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1731640657533 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1731640657589 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CE118/BTL_factorial/output_files/factorial.fit.smsg " "Generated suppressed messages file C:/CE118/BTL_factorial/output_files/factorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1731640657653 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4874 " "Peak virtual memory: 4874 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731640657750 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:17:37 2024 " "Processing ended: Fri Nov 15 10:17:37 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731640657750 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731640657750 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731640657750 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1731640657750 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1731640658576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731640658577 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:17:38 2024 " "Processing started: Fri Nov 15 10:17:38 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731640658577 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1731640658577 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off factorial -c factorial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1731640658577 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1731640659529 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1731640659573 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731640659973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:17:39 2024 " "Processing ended: Fri Nov 15 10:17:39 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731640659973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731640659973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731640659973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1731640659973 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1731640660643 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1731640660995 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731640660995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:17:40 2024 " "Processing started: Fri Nov 15 10:17:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731640660995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731640660995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta factorial -c factorial " "Command: quartus_sta factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731640660995 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1731640661063 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1731640661160 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731640661185 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1731640661185 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1731640661234 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "factorial.sdc " "Synopsys Design Constraints File file not found: 'factorial.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1731640661244 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1731640661244 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:controller\|c_state.state5 control_unit:controller\|c_state.state5 " "create_clock -period 1.000 -name control_unit:controller\|c_state.state5 control_unit:controller\|c_state.state5" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661244 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661244 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name control_unit:controller\|c_state.state0 control_unit:controller\|c_state.state0 " "create_clock -period 1.000 -name control_unit:controller\|c_state.state0 control_unit:controller\|c_state.state0" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661244 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661244 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1731640661249 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1731640661255 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731640661255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.064 " "Worst-case setup slack is -7.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.064      -165.480 clk  " "   -7.064      -165.480 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.181        -3.181 control_unit:controller\|c_state.state5  " "   -3.181        -3.181 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.658        -2.526 control_unit:controller\|c_state.state0  " "   -1.658        -2.526 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661255 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -3.139 " "Worst-case hold slack is -3.139" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.139        -7.677 control_unit:controller\|c_state.state0  " "   -3.139        -7.677 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.540       -34.972 clk  " "   -2.540       -34.972 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.146         0.000 control_unit:controller\|c_state.state5  " "    3.146         0.000 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661263 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731640661265 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731640661265 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -31.380 clk  " "   -1.380       -31.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:controller\|c_state.state0  " "    0.500         0.000 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:controller\|c_state.state5  " "    0.500         0.000 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661265 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731640661312 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1731640661313 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1731640661323 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.039 " "Worst-case setup slack is -2.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.039       -44.959 clk  " "   -2.039       -44.959 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.313        -1.313 control_unit:controller\|c_state.state5  " "   -1.313        -1.313 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.564        -0.653 control_unit:controller\|c_state.state0  " "   -0.564        -0.653 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.752 " "Worst-case hold slack is -1.752" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.752        -4.492 control_unit:controller\|c_state.state0  " "   -1.752        -4.492 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.583       -26.025 clk  " "   -1.583       -26.025 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.722         0.000 control_unit:controller\|c_state.state5  " "    1.722         0.000 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661328 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731640661331 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1731640661335 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380       -31.380 clk  " "   -1.380       -31.380 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:controller\|c_state.state0  " "    0.500         0.000 control_unit:controller\|c_state.state0 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 control_unit:controller\|c_state.state5  " "    0.500         0.000 control_unit:controller\|c_state.state5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1731640661336 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1731640661392 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731640661414 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1731640661414 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4544 " "Peak virtual memory: 4544 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731640661473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:17:41 2024 " "Processing ended: Fri Nov 15 10:17:41 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731640661473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731640661473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731640661473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731640661473 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731640662313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731640662313 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 15 10:17:42 2024 " "Processing started: Fri Nov 15 10:17:42 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731640662313 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731640662313 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off factorial -c factorial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off factorial -c factorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731640662313 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "factorial.vo C:/CE118/BTL_factorial/simulation/modelsim/ simulation " "Generated file factorial.vo in folder \"C:/CE118/BTL_factorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1731640662553 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4522 " "Peak virtual memory: 4522 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731640662576 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 15 10:17:42 2024 " "Processing ended: Fri Nov 15 10:17:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731640662576 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731640662576 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731640662576 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731640662576 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731640663124 ""}
