// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tancalc_data_read_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        m_axi_input_V_AWVALID,
        m_axi_input_V_AWREADY,
        m_axi_input_V_AWADDR,
        m_axi_input_V_AWID,
        m_axi_input_V_AWLEN,
        m_axi_input_V_AWSIZE,
        m_axi_input_V_AWBURST,
        m_axi_input_V_AWLOCK,
        m_axi_input_V_AWCACHE,
        m_axi_input_V_AWPROT,
        m_axi_input_V_AWQOS,
        m_axi_input_V_AWREGION,
        m_axi_input_V_AWUSER,
        m_axi_input_V_WVALID,
        m_axi_input_V_WREADY,
        m_axi_input_V_WDATA,
        m_axi_input_V_WSTRB,
        m_axi_input_V_WLAST,
        m_axi_input_V_WID,
        m_axi_input_V_WUSER,
        m_axi_input_V_ARVALID,
        m_axi_input_V_ARREADY,
        m_axi_input_V_ARADDR,
        m_axi_input_V_ARID,
        m_axi_input_V_ARLEN,
        m_axi_input_V_ARSIZE,
        m_axi_input_V_ARBURST,
        m_axi_input_V_ARLOCK,
        m_axi_input_V_ARCACHE,
        m_axi_input_V_ARPROT,
        m_axi_input_V_ARQOS,
        m_axi_input_V_ARREGION,
        m_axi_input_V_ARUSER,
        m_axi_input_V_RVALID,
        m_axi_input_V_RREADY,
        m_axi_input_V_RDATA,
        m_axi_input_V_RLAST,
        m_axi_input_V_RID,
        m_axi_input_V_RUSER,
        m_axi_input_V_RRESP,
        m_axi_input_V_BVALID,
        m_axi_input_V_BREADY,
        m_axi_input_V_BRESP,
        m_axi_input_V_BID,
        m_axi_input_V_BUSER,
        input_V_offset,
        data_local_0_V_read,
        data_local_1_V_read,
        data_local_2_V_read,
        data_local_3_V_read,
        data_local_4_V_read,
        data_local_5_V_read,
        data_local_6_V_read,
        data_local_7_V_read,
        data_local_8_V_read,
        data_local_9_V_read,
        data_local_10_V_read,
        data_local_11_V_read,
        data_local_12_V_read,
        data_local_13_V_read,
        data_local_14_V_read,
        data_local_15_V_read,
        datapop_local_0_V_read,
        datapop_local_1_V_read,
        datapop_local_2_V_read,
        datapop_local_3_V_read,
        datapop_local_4_V_read,
        datapop_local_5_V_read,
        datapop_local_6_V_read,
        datapop_local_7_V_read,
        datapop_local_8_V_read,
        datapop_local_9_V_read,
        datapop_local_10_V_read,
        datapop_local_11_V_read,
        datapop_local_12_V_read,
        datapop_local_13_V_read,
        datapop_local_14_V_read,
        datapop_local_15_V_read,
        chunk_num,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_return_4,
        ap_return_5,
        ap_return_6,
        ap_return_7,
        ap_return_8,
        ap_return_9,
        ap_return_10,
        ap_return_11,
        ap_return_12,
        ap_return_13,
        ap_return_14,
        ap_return_15,
        ap_return_16,
        ap_return_17,
        ap_return_18,
        ap_return_19,
        ap_return_20,
        ap_return_21,
        ap_return_22,
        ap_return_23,
        ap_return_24,
        ap_return_25,
        ap_return_26,
        ap_return_27,
        ap_return_28,
        ap_return_29,
        ap_return_30,
        ap_return_31
);

parameter    ap_ST_fsm_state1 = 10'd1;
parameter    ap_ST_fsm_state2 = 10'd2;
parameter    ap_ST_fsm_state3 = 10'd4;
parameter    ap_ST_fsm_state4 = 10'd8;
parameter    ap_ST_fsm_state5 = 10'd16;
parameter    ap_ST_fsm_state6 = 10'd32;
parameter    ap_ST_fsm_state7 = 10'd64;
parameter    ap_ST_fsm_state8 = 10'd128;
parameter    ap_ST_fsm_pp0_stage0 = 10'd256;
parameter    ap_ST_fsm_state20 = 10'd512;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output   m_axi_input_V_AWVALID;
input   m_axi_input_V_AWREADY;
output  [63:0] m_axi_input_V_AWADDR;
output  [0:0] m_axi_input_V_AWID;
output  [31:0] m_axi_input_V_AWLEN;
output  [2:0] m_axi_input_V_AWSIZE;
output  [1:0] m_axi_input_V_AWBURST;
output  [1:0] m_axi_input_V_AWLOCK;
output  [3:0] m_axi_input_V_AWCACHE;
output  [2:0] m_axi_input_V_AWPROT;
output  [3:0] m_axi_input_V_AWQOS;
output  [3:0] m_axi_input_V_AWREGION;
output  [0:0] m_axi_input_V_AWUSER;
output   m_axi_input_V_WVALID;
input   m_axi_input_V_WREADY;
output  [511:0] m_axi_input_V_WDATA;
output  [63:0] m_axi_input_V_WSTRB;
output   m_axi_input_V_WLAST;
output  [0:0] m_axi_input_V_WID;
output  [0:0] m_axi_input_V_WUSER;
output   m_axi_input_V_ARVALID;
input   m_axi_input_V_ARREADY;
output  [63:0] m_axi_input_V_ARADDR;
output  [0:0] m_axi_input_V_ARID;
output  [31:0] m_axi_input_V_ARLEN;
output  [2:0] m_axi_input_V_ARSIZE;
output  [1:0] m_axi_input_V_ARBURST;
output  [1:0] m_axi_input_V_ARLOCK;
output  [3:0] m_axi_input_V_ARCACHE;
output  [2:0] m_axi_input_V_ARPROT;
output  [3:0] m_axi_input_V_ARQOS;
output  [3:0] m_axi_input_V_ARREGION;
output  [0:0] m_axi_input_V_ARUSER;
input   m_axi_input_V_RVALID;
output   m_axi_input_V_RREADY;
input  [511:0] m_axi_input_V_RDATA;
input   m_axi_input_V_RLAST;
input  [0:0] m_axi_input_V_RID;
input  [0:0] m_axi_input_V_RUSER;
input  [1:0] m_axi_input_V_RRESP;
input   m_axi_input_V_BVALID;
output   m_axi_input_V_BREADY;
input  [1:0] m_axi_input_V_BRESP;
input  [0:0] m_axi_input_V_BID;
input  [0:0] m_axi_input_V_BUSER;
input  [57:0] input_V_offset;
input  [1023:0] data_local_0_V_read;
input  [1023:0] data_local_1_V_read;
input  [1023:0] data_local_2_V_read;
input  [1023:0] data_local_3_V_read;
input  [1023:0] data_local_4_V_read;
input  [1023:0] data_local_5_V_read;
input  [1023:0] data_local_6_V_read;
input  [1023:0] data_local_7_V_read;
input  [1023:0] data_local_8_V_read;
input  [1023:0] data_local_9_V_read;
input  [1023:0] data_local_10_V_read;
input  [1023:0] data_local_11_V_read;
input  [1023:0] data_local_12_V_read;
input  [1023:0] data_local_13_V_read;
input  [1023:0] data_local_14_V_read;
input  [1023:0] data_local_15_V_read;
input  [10:0] datapop_local_0_V_read;
input  [10:0] datapop_local_1_V_read;
input  [10:0] datapop_local_2_V_read;
input  [10:0] datapop_local_3_V_read;
input  [10:0] datapop_local_4_V_read;
input  [10:0] datapop_local_5_V_read;
input  [10:0] datapop_local_6_V_read;
input  [10:0] datapop_local_7_V_read;
input  [10:0] datapop_local_8_V_read;
input  [10:0] datapop_local_9_V_read;
input  [10:0] datapop_local_10_V_read;
input  [10:0] datapop_local_11_V_read;
input  [10:0] datapop_local_12_V_read;
input  [10:0] datapop_local_13_V_read;
input  [10:0] datapop_local_14_V_read;
input  [9:0] datapop_local_15_V_read;
input  [5:0] chunk_num;
output  [1023:0] ap_return_0;
output  [1023:0] ap_return_1;
output  [1023:0] ap_return_2;
output  [1023:0] ap_return_3;
output  [1023:0] ap_return_4;
output  [1023:0] ap_return_5;
output  [1023:0] ap_return_6;
output  [1023:0] ap_return_7;
output  [1023:0] ap_return_8;
output  [1023:0] ap_return_9;
output  [1023:0] ap_return_10;
output  [1023:0] ap_return_11;
output  [1023:0] ap_return_12;
output  [1023:0] ap_return_13;
output  [1023:0] ap_return_14;
output  [1023:0] ap_return_15;
output  [10:0] ap_return_16;
output  [10:0] ap_return_17;
output  [10:0] ap_return_18;
output  [10:0] ap_return_19;
output  [10:0] ap_return_20;
output  [10:0] ap_return_21;
output  [10:0] ap_return_22;
output  [10:0] ap_return_23;
output  [10:0] ap_return_24;
output  [10:0] ap_return_25;
output  [10:0] ap_return_26;
output  [10:0] ap_return_27;
output  [10:0] ap_return_28;
output  [10:0] ap_return_29;
output  [10:0] ap_return_30;
output  [9:0] ap_return_31;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_input_V_ARVALID;
reg m_axi_input_V_RREADY;

(* fsm_encoding = "none" *) reg   [9:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    input_V_blk_n_AR;
wire    ap_CS_fsm_state2;
reg    input_V_blk_n_R;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] icmp_ln27_reg_4285;
reg   [5:0] data_part_num_0_reg_384;
reg   [5:0] data_part_num_0_reg_384_pp0_iter1_reg;
wire    ap_block_state9_pp0_stage0_iter0;
reg    ap_block_state10_pp0_stage0_iter1;
wire    ap_block_state11_pp0_stage0_iter2;
wire    ap_block_state12_pp0_stage0_iter3;
wire    ap_block_state13_pp0_stage0_iter4;
wire    ap_block_state14_pp0_stage0_iter5;
wire    ap_block_state15_pp0_stage0_iter6;
wire    ap_block_state16_pp0_stage0_iter7;
wire    ap_block_state17_pp0_stage0_iter8;
wire    ap_block_state18_pp0_stage0_iter9;
wire    ap_block_state19_pp0_stage0_iter10;
reg    ap_block_pp0_stage0_11001;
reg   [1023:0] data_local_10_V_063_reg_396;
reg   [0:0] write_flag33_0_reg_408;
reg   [0:0] write_flag30_0_reg_420;
reg   [1023:0] data_local_11_V_062_reg_432;
reg   [0:0] write_flag36_0_reg_444;
reg   [1023:0] data_local_9_V_061_reg_456;
reg   [1023:0] data_local_12_V_060_reg_468;
reg   [0:0] write_flag39_0_reg_480;
reg   [0:0] write_flag27_0_reg_492;
reg   [1023:0] data_local_13_V_059_reg_504;
reg   [0:0] write_flag42_0_reg_516;
reg   [1023:0] data_local_8_V_058_reg_528;
reg   [1023:0] data_local_14_V_057_reg_540;
reg   [0:0] write_flag45_0_reg_552;
reg   [0:0] write_flag24_0_reg_564;
reg   [1023:0] data_local_15_V_056_reg_576;
reg   [0:0] write_flag48_0_reg_588;
reg   [1023:0] data_local_7_V_055_reg_600;
reg   [10:0] datapop_local_0_V_054_reg_612;
reg   [0:0] write_flag51_0_reg_624;
reg   [0:0] write_flag21_0_reg_636;
reg   [10:0] datapop_local_1_V_053_reg_648;
reg   [0:0] write_flag54_0_reg_660;
reg   [1023:0] data_local_6_V_052_reg_672;
reg   [10:0] datapop_local_2_V_051_reg_684;
reg   [0:0] write_flag57_0_reg_696;
reg   [0:0] write_flag18_0_reg_708;
reg   [10:0] datapop_local_3_V_050_reg_720;
reg   [0:0] write_flag60_0_reg_732;
reg   [1023:0] data_local_5_V_049_reg_744;
reg   [10:0] datapop_local_4_V_048_reg_756;
reg   [0:0] write_flag63_0_reg_768;
reg   [0:0] write_flag15_0_reg_780;
reg   [10:0] datapop_local_5_V_047_reg_792;
reg   [0:0] write_flag66_0_reg_804;
reg   [1023:0] data_local_4_V_046_reg_816;
reg   [10:0] datapop_local_6_V_045_reg_828;
reg   [0:0] write_flag69_0_reg_840;
reg   [0:0] write_flag12_0_reg_852;
reg   [10:0] datapop_local_7_V_044_reg_864;
reg   [0:0] write_flag72_0_reg_876;
reg   [1023:0] data_local_3_V_043_reg_888;
reg   [10:0] datapop_local_8_V_042_reg_900;
reg   [0:0] write_flag75_0_reg_912;
reg   [0:0] write_flag9_0_reg_924;
reg   [10:0] datapop_local_9_V_041_reg_936;
reg   [0:0] write_flag78_0_reg_948;
reg   [1023:0] data_local_2_V_040_reg_960;
reg   [10:0] datapop_local_10_V_039_reg_972;
reg   [0:0] write_flag81_0_reg_984;
reg   [0:0] write_flag6_0_reg_996;
reg   [10:0] datapop_local_11_V_038_reg_1008;
reg   [0:0] write_flag84_0_reg_1020;
reg   [1023:0] data_local_1_V_037_reg_1032;
reg   [10:0] datapop_local_12_V_036_reg_1044;
reg   [0:0] write_flag87_0_reg_1056;
reg   [0:0] write_flag3_0_reg_1068;
reg   [10:0] datapop_local_13_V_035_reg_1080;
reg   [0:0] write_flag90_0_reg_1092;
reg   [1023:0] data_local_0_V_034_reg_1104;
reg   [10:0] datapop_local_14_V_033_reg_1116;
reg   [0:0] write_flag93_0_reg_1128;
reg   [0:0] write_flag_0_reg_1140;
reg   [9:0] datapop_local_15_V_032_reg_1152;
wire   [58:0] add_ln219_fu_1185_p2;
reg   [58:0] add_ln219_reg_4114;
wire    ap_CS_fsm_state8;
wire   [0:0] icmp_ln27_fu_1201_p2;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter1_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter2_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter3_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter4_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter5_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter6_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter7_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter8_reg;
reg   [0:0] icmp_ln27_reg_4285_pp0_iter9_reg;
wire   [5:0] data_part_num_fu_1207_p2;
reg   [5:0] data_part_num_reg_4289;
reg    ap_enable_reg_pp0_iter0;
reg   [511:0] temp_input_V_reg_4294;
reg   [3:0] trunc_ln29_2_reg_4299;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter3_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter4_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter5_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter6_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter7_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter8_reg;
reg   [3:0] trunc_ln29_2_reg_4299_pp0_iter9_reg;
wire   [511:0] trunc_ln364_fu_1274_p1;
reg   [511:0] trunc_ln364_reg_4319;
wire   [0:0] write_flag_1_fu_1278_p18;
reg   [0:0] write_flag_1_reg_4324;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] write_flag93_1_fu_1316_p18;
reg   [0:0] write_flag93_1_reg_4329;
wire   [1023:0] data_local_0_V_1_fu_1354_p18;
reg   [1023:0] data_local_0_V_1_reg_4334;
wire   [0:0] write_flag90_1_fu_1392_p18;
reg   [0:0] write_flag90_1_reg_4339;
wire   [0:0] write_flag3_1_fu_1430_p18;
reg   [0:0] write_flag3_1_reg_4344;
wire   [0:0] write_flag87_1_fu_1468_p18;
reg   [0:0] write_flag87_1_reg_4349;
wire   [1023:0] data_local_1_V_1_fu_1506_p18;
reg   [1023:0] data_local_1_V_1_reg_4354;
wire   [0:0] write_flag84_1_fu_1544_p18;
reg   [0:0] write_flag84_1_reg_4359;
wire   [0:0] write_flag6_1_fu_1582_p18;
reg   [0:0] write_flag6_1_reg_4364;
wire   [0:0] write_flag81_1_fu_1620_p18;
reg   [0:0] write_flag81_1_reg_4369;
wire   [1023:0] data_local_2_V_1_fu_1658_p18;
reg   [1023:0] data_local_2_V_1_reg_4374;
wire   [0:0] write_flag78_1_fu_1696_p18;
reg   [0:0] write_flag78_1_reg_4379;
wire   [0:0] write_flag9_1_fu_1734_p18;
reg   [0:0] write_flag9_1_reg_4384;
wire   [0:0] write_flag75_1_fu_1772_p18;
reg   [0:0] write_flag75_1_reg_4389;
wire   [1023:0] data_local_3_V_1_fu_1810_p18;
reg   [1023:0] data_local_3_V_1_reg_4394;
wire   [0:0] write_flag72_1_fu_1848_p18;
reg   [0:0] write_flag72_1_reg_4399;
wire   [0:0] write_flag12_1_fu_1886_p18;
reg   [0:0] write_flag12_1_reg_4404;
wire   [0:0] write_flag69_1_fu_1924_p18;
reg   [0:0] write_flag69_1_reg_4409;
wire   [1023:0] data_local_4_V_1_fu_1962_p18;
reg   [1023:0] data_local_4_V_1_reg_4414;
wire   [0:0] write_flag66_1_fu_2000_p18;
reg   [0:0] write_flag66_1_reg_4419;
wire   [0:0] write_flag15_1_fu_2038_p18;
reg   [0:0] write_flag15_1_reg_4424;
wire   [0:0] write_flag63_1_fu_2076_p18;
reg   [0:0] write_flag63_1_reg_4429;
wire   [1023:0] data_local_5_V_1_fu_2114_p18;
reg   [1023:0] data_local_5_V_1_reg_4434;
wire   [0:0] write_flag60_1_fu_2152_p18;
reg   [0:0] write_flag60_1_reg_4439;
wire   [0:0] write_flag18_1_fu_2190_p18;
reg   [0:0] write_flag18_1_reg_4444;
wire   [0:0] write_flag57_1_fu_2228_p18;
reg   [0:0] write_flag57_1_reg_4449;
wire   [1023:0] data_local_6_V_1_fu_2266_p18;
reg   [1023:0] data_local_6_V_1_reg_4454;
wire   [0:0] write_flag54_1_fu_2304_p18;
reg   [0:0] write_flag54_1_reg_4459;
wire   [0:0] write_flag21_1_fu_2342_p18;
reg   [0:0] write_flag21_1_reg_4464;
wire   [0:0] write_flag51_1_fu_2380_p18;
reg   [0:0] write_flag51_1_reg_4469;
wire   [1023:0] data_local_7_V_1_fu_2418_p18;
reg   [1023:0] data_local_7_V_1_reg_4474;
wire   [0:0] write_flag48_1_fu_2456_p18;
reg   [0:0] write_flag48_1_reg_4479;
wire   [1023:0] data_local_15_V_1_fu_2494_p18;
reg   [1023:0] data_local_15_V_1_reg_4484;
wire   [0:0] write_flag24_1_fu_2532_p18;
reg   [0:0] write_flag24_1_reg_4489;
wire   [0:0] write_flag45_1_fu_2570_p18;
reg   [0:0] write_flag45_1_reg_4494;
wire   [1023:0] data_local_14_V_1_fu_2608_p18;
reg   [1023:0] data_local_14_V_1_reg_4499;
wire   [1023:0] data_local_8_V_1_fu_2646_p18;
reg   [1023:0] data_local_8_V_1_reg_4504;
wire   [0:0] write_flag42_1_fu_2684_p18;
reg   [0:0] write_flag42_1_reg_4509;
wire   [1023:0] data_local_13_V_1_fu_2722_p18;
reg   [1023:0] data_local_13_V_1_reg_4514;
wire   [0:0] write_flag27_1_fu_2760_p18;
reg   [0:0] write_flag27_1_reg_4519;
wire   [0:0] write_flag39_1_fu_2798_p18;
reg   [0:0] write_flag39_1_reg_4524;
wire   [1023:0] data_local_12_V_1_fu_2836_p18;
reg   [1023:0] data_local_12_V_1_reg_4529;
wire   [1023:0] data_local_9_V_1_fu_2874_p18;
reg   [1023:0] data_local_9_V_1_reg_4534;
wire   [0:0] write_flag36_1_fu_2912_p18;
reg   [0:0] write_flag36_1_reg_4539;
wire   [1023:0] data_local_11_V_1_fu_2950_p18;
reg   [1023:0] data_local_11_V_1_reg_4544;
wire   [0:0] write_flag30_1_fu_2988_p18;
reg   [0:0] write_flag30_1_reg_4549;
wire   [0:0] write_flag33_1_fu_3026_p18;
reg   [0:0] write_flag33_1_reg_4554;
wire   [1023:0] data_local_10_V_1_fu_3064_p18;
reg   [1023:0] data_local_10_V_1_reg_4559;
wire   [9:0] datapop_local_15_V_1_fu_3106_p18;
reg    ap_enable_reg_pp0_iter10;
wire   [10:0] datapop_local_14_V_1_fu_3143_p18;
wire   [10:0] datapop_local_13_V_1_fu_3180_p18;
wire   [10:0] datapop_local_12_V_1_fu_3217_p18;
wire   [10:0] datapop_local_11_V_1_fu_3254_p18;
wire   [10:0] datapop_local_10_V_1_fu_3291_p18;
wire   [10:0] datapop_local_9_V_1_fu_3328_p18;
wire   [10:0] datapop_local_8_V_1_fu_3365_p18;
wire   [10:0] datapop_local_7_V_1_fu_3402_p18;
wire   [10:0] datapop_local_6_V_1_fu_3439_p18;
wire   [10:0] datapop_local_5_V_1_fu_3476_p18;
wire   [10:0] datapop_local_4_V_1_fu_3513_p18;
wire   [10:0] datapop_local_3_V_1_fu_3550_p18;
wire   [10:0] datapop_local_2_V_1_fu_3587_p18;
wire   [10:0] datapop_local_1_V_1_fu_3624_p18;
wire   [10:0] datapop_local_0_V_1_fu_3661_p18;
reg    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter1_state10;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
wire   [9:0] grp_popcnt_fu_1164_ap_return;
reg    grp_popcnt_fu_1164_ap_ce;
wire    ap_block_state9_pp0_stage0_iter0_ignore_call15;
reg    ap_block_state10_pp0_stage0_iter1_ignore_call15;
wire    ap_block_state11_pp0_stage0_iter2_ignore_call15;
wire    ap_block_state12_pp0_stage0_iter3_ignore_call15;
wire    ap_block_state13_pp0_stage0_iter4_ignore_call15;
wire    ap_block_state14_pp0_stage0_iter5_ignore_call15;
wire    ap_block_state15_pp0_stage0_iter6_ignore_call15;
wire    ap_block_state16_pp0_stage0_iter7_ignore_call15;
wire    ap_block_state17_pp0_stage0_iter8_ignore_call15;
wire    ap_block_state18_pp0_stage0_iter9_ignore_call15;
wire    ap_block_state19_pp0_stage0_iter10_ignore_call15;
reg    ap_block_pp0_stage0_11001_ignoreCallOp199;
reg   [5:0] ap_phi_mux_data_part_num_0_phi_fu_388_p4;
reg   [1023:0] ap_phi_mux_data_local_10_V_063_phi_fu_400_p4;
reg   [0:0] ap_phi_mux_write_flag33_0_phi_fu_412_p4;
reg   [0:0] ap_phi_mux_write_flag30_0_phi_fu_424_p4;
reg   [1023:0] ap_phi_mux_data_local_11_V_062_phi_fu_436_p4;
reg   [0:0] ap_phi_mux_write_flag36_0_phi_fu_448_p4;
reg   [1023:0] ap_phi_mux_data_local_9_V_061_phi_fu_460_p4;
reg   [1023:0] ap_phi_mux_data_local_12_V_060_phi_fu_472_p4;
reg   [0:0] ap_phi_mux_write_flag39_0_phi_fu_484_p4;
reg   [0:0] ap_phi_mux_write_flag27_0_phi_fu_496_p4;
reg   [1023:0] ap_phi_mux_data_local_13_V_059_phi_fu_508_p4;
reg   [0:0] ap_phi_mux_write_flag42_0_phi_fu_520_p4;
reg   [1023:0] ap_phi_mux_data_local_8_V_058_phi_fu_532_p4;
reg   [1023:0] ap_phi_mux_data_local_14_V_057_phi_fu_544_p4;
reg   [0:0] ap_phi_mux_write_flag45_0_phi_fu_556_p4;
reg   [0:0] ap_phi_mux_write_flag24_0_phi_fu_568_p4;
reg   [1023:0] ap_phi_mux_data_local_15_V_056_phi_fu_580_p4;
reg   [0:0] ap_phi_mux_write_flag48_0_phi_fu_592_p4;
reg   [1023:0] ap_phi_mux_data_local_7_V_055_phi_fu_604_p4;
reg   [0:0] ap_phi_mux_write_flag51_0_phi_fu_628_p4;
reg   [0:0] ap_phi_mux_write_flag21_0_phi_fu_640_p4;
reg   [0:0] ap_phi_mux_write_flag54_0_phi_fu_664_p4;
reg   [1023:0] ap_phi_mux_data_local_6_V_052_phi_fu_676_p4;
reg   [0:0] ap_phi_mux_write_flag57_0_phi_fu_700_p4;
reg   [0:0] ap_phi_mux_write_flag18_0_phi_fu_712_p4;
reg   [0:0] ap_phi_mux_write_flag60_0_phi_fu_736_p4;
reg   [1023:0] ap_phi_mux_data_local_5_V_049_phi_fu_748_p4;
reg   [0:0] ap_phi_mux_write_flag63_0_phi_fu_772_p4;
reg   [0:0] ap_phi_mux_write_flag15_0_phi_fu_784_p4;
reg   [0:0] ap_phi_mux_write_flag66_0_phi_fu_808_p4;
reg   [1023:0] ap_phi_mux_data_local_4_V_046_phi_fu_820_p4;
reg   [0:0] ap_phi_mux_write_flag69_0_phi_fu_844_p4;
reg   [0:0] ap_phi_mux_write_flag12_0_phi_fu_856_p4;
reg   [0:0] ap_phi_mux_write_flag72_0_phi_fu_880_p4;
reg   [1023:0] ap_phi_mux_data_local_3_V_043_phi_fu_892_p4;
reg   [0:0] ap_phi_mux_write_flag75_0_phi_fu_916_p4;
reg   [0:0] ap_phi_mux_write_flag9_0_phi_fu_928_p4;
reg   [0:0] ap_phi_mux_write_flag78_0_phi_fu_952_p4;
reg   [1023:0] ap_phi_mux_data_local_2_V_040_phi_fu_964_p4;
reg   [0:0] ap_phi_mux_write_flag81_0_phi_fu_988_p4;
reg   [0:0] ap_phi_mux_write_flag6_0_phi_fu_1000_p4;
reg   [0:0] ap_phi_mux_write_flag84_0_phi_fu_1024_p4;
reg   [1023:0] ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4;
reg   [0:0] ap_phi_mux_write_flag87_0_phi_fu_1060_p4;
reg   [0:0] ap_phi_mux_write_flag3_0_phi_fu_1072_p4;
reg   [0:0] ap_phi_mux_write_flag90_0_phi_fu_1096_p4;
reg   [1023:0] ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4;
reg   [0:0] ap_phi_mux_write_flag93_0_phi_fu_1132_p4;
reg   [0:0] ap_phi_mux_write_flag_0_phi_fu_1144_p4;
wire   [63:0] zext_ln219_4_fu_1191_p1;
wire   [7:0] or_ln219_1_fu_1169_p3;
wire   [58:0] zext_ln219_3_fu_1181_p1;
wire   [58:0] zext_ln219_fu_1177_p1;
wire   [0:0] trunc_ln30_fu_1223_p1;
wire   [9:0] shl_ln_fu_1227_p3;
wire   [9:0] num_hi_fu_1235_p2;
wire   [10:0] zext_ln647_fu_1248_p1;
wire   [10:0] xor_ln647_fu_1252_p2;
wire   [1023:0] zext_ln647_2_fu_1258_p1;
wire   [1023:0] p_Result_s_fu_1241_p3;
wire   [1023:0] lshr_ln647_fu_1262_p2;
wire   [1023:0] p_Result_2_fu_1268_p2;
wire   [3:0] write_flag_1_fu_1278_p17;
wire   [3:0] write_flag93_1_fu_1316_p17;
wire   [3:0] data_local_0_V_1_fu_1354_p17;
wire   [3:0] write_flag90_1_fu_1392_p17;
wire   [3:0] write_flag3_1_fu_1430_p17;
wire   [3:0] write_flag87_1_fu_1468_p17;
wire   [3:0] data_local_1_V_1_fu_1506_p17;
wire   [3:0] write_flag84_1_fu_1544_p17;
wire   [3:0] write_flag6_1_fu_1582_p17;
wire   [3:0] write_flag81_1_fu_1620_p17;
wire   [3:0] data_local_2_V_1_fu_1658_p17;
wire   [3:0] write_flag78_1_fu_1696_p17;
wire   [3:0] write_flag9_1_fu_1734_p17;
wire   [3:0] write_flag75_1_fu_1772_p17;
wire   [3:0] data_local_3_V_1_fu_1810_p17;
wire   [3:0] write_flag72_1_fu_1848_p17;
wire   [3:0] write_flag12_1_fu_1886_p17;
wire   [3:0] write_flag69_1_fu_1924_p17;
wire   [3:0] data_local_4_V_1_fu_1962_p17;
wire   [3:0] write_flag66_1_fu_2000_p17;
wire   [3:0] write_flag15_1_fu_2038_p17;
wire   [3:0] write_flag63_1_fu_2076_p17;
wire   [3:0] data_local_5_V_1_fu_2114_p17;
wire   [3:0] write_flag60_1_fu_2152_p17;
wire   [3:0] write_flag18_1_fu_2190_p17;
wire   [3:0] write_flag57_1_fu_2228_p17;
wire   [3:0] data_local_6_V_1_fu_2266_p17;
wire   [3:0] write_flag54_1_fu_2304_p17;
wire   [3:0] write_flag21_1_fu_2342_p17;
wire   [3:0] write_flag51_1_fu_2380_p17;
wire   [3:0] data_local_7_V_1_fu_2418_p17;
wire   [3:0] write_flag48_1_fu_2456_p17;
wire   [3:0] data_local_15_V_1_fu_2494_p17;
wire   [3:0] write_flag24_1_fu_2532_p17;
wire   [3:0] write_flag45_1_fu_2570_p17;
wire   [3:0] data_local_14_V_1_fu_2608_p17;
wire   [3:0] data_local_8_V_1_fu_2646_p17;
wire   [3:0] write_flag42_1_fu_2684_p17;
wire   [3:0] data_local_13_V_1_fu_2722_p17;
wire   [3:0] write_flag27_1_fu_2760_p17;
wire   [3:0] write_flag39_1_fu_2798_p17;
wire   [3:0] data_local_12_V_1_fu_2836_p17;
wire   [3:0] data_local_9_V_1_fu_2874_p17;
wire   [3:0] write_flag36_1_fu_2912_p17;
wire   [3:0] data_local_11_V_1_fu_2950_p17;
wire   [3:0] write_flag30_1_fu_2988_p17;
wire   [3:0] write_flag33_1_fu_3026_p17;
wire   [3:0] data_local_10_V_1_fu_3064_p17;
wire   [10:0] zext_ln35_fu_3102_p1;
wire    ap_CS_fsm_state20;
wire   [1023:0] select_ln43_fu_3698_p3;
wire   [1023:0] select_ln43_1_fu_3705_p3;
wire   [1023:0] select_ln43_2_fu_3712_p3;
wire   [1023:0] select_ln43_3_fu_3719_p3;
wire   [1023:0] select_ln43_4_fu_3726_p3;
wire   [1023:0] select_ln43_5_fu_3733_p3;
wire   [1023:0] select_ln43_6_fu_3740_p3;
wire   [1023:0] select_ln43_7_fu_3747_p3;
wire   [1023:0] select_ln43_8_fu_3754_p3;
wire   [1023:0] select_ln43_9_fu_3761_p3;
wire   [1023:0] select_ln43_10_fu_3768_p3;
wire   [1023:0] select_ln43_11_fu_3775_p3;
wire   [1023:0] select_ln43_12_fu_3782_p3;
wire   [1023:0] select_ln43_13_fu_3789_p3;
wire   [1023:0] select_ln43_14_fu_3796_p3;
wire   [1023:0] select_ln43_15_fu_3803_p3;
wire   [10:0] select_ln43_16_fu_3810_p3;
wire   [10:0] select_ln43_17_fu_3817_p3;
wire   [10:0] select_ln43_18_fu_3824_p3;
wire   [10:0] select_ln43_19_fu_3831_p3;
wire   [10:0] select_ln43_20_fu_3838_p3;
wire   [10:0] select_ln43_21_fu_3845_p3;
wire   [10:0] select_ln43_22_fu_3852_p3;
wire   [10:0] select_ln43_23_fu_3859_p3;
wire   [10:0] select_ln43_24_fu_3866_p3;
wire   [10:0] select_ln43_25_fu_3873_p3;
wire   [10:0] select_ln43_26_fu_3880_p3;
wire   [10:0] select_ln43_27_fu_3887_p3;
wire   [10:0] select_ln43_28_fu_3894_p3;
wire   [10:0] select_ln43_29_fu_3901_p3;
wire   [10:0] select_ln43_30_fu_3908_p3;
wire   [9:0] select_ln43_31_fu_3915_p3;
reg   [9:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 10'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter10 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
end

tancalc_popcnt grp_popcnt_fu_1164(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .x_V(trunc_ln364_reg_4319),
    .ap_return(grp_popcnt_fu_1164_ap_return),
    .ap_ce(grp_popcnt_fu_1164_ap_ce)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U2(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din2(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din3(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din4(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din5(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din6(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din7(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din8(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din9(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din10(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din11(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din12(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din13(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din14(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din15(ap_phi_mux_write_flag_0_phi_fu_1144_p4),
    .din16(write_flag_1_fu_1278_p17),
    .dout(write_flag_1_fu_1278_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U3(
    .din0(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din1(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din2(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din3(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din4(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din5(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din6(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din7(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din8(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din9(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din10(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din11(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din12(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din13(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din14(ap_phi_mux_write_flag93_0_phi_fu_1132_p4),
    .din15(1'd1),
    .din16(write_flag93_1_fu_1316_p17),
    .dout(write_flag93_1_fu_1316_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U4(
    .din0(p_Result_s_fu_1241_p3),
    .din1(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din2(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din3(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din4(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din5(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din6(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din7(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din8(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din9(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din10(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din11(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din12(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din13(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din14(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din15(ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4),
    .din16(data_local_0_V_1_fu_1354_p17),
    .dout(data_local_0_V_1_fu_1354_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U5(
    .din0(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din1(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din2(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din3(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din4(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din5(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din6(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din7(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din8(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din9(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din10(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din11(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din12(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din13(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din14(1'd1),
    .din15(ap_phi_mux_write_flag90_0_phi_fu_1096_p4),
    .din16(write_flag90_1_fu_1392_p17),
    .dout(write_flag90_1_fu_1392_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U6(
    .din0(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din3(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din4(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din5(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din6(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din7(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din8(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din9(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din10(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din11(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din12(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din13(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din14(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din15(ap_phi_mux_write_flag3_0_phi_fu_1072_p4),
    .din16(write_flag3_1_fu_1430_p17),
    .dout(write_flag3_1_fu_1430_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U7(
    .din0(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din1(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din2(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din3(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din4(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din5(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din6(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din7(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din8(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din9(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din10(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din11(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din12(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din13(1'd1),
    .din14(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din15(ap_phi_mux_write_flag87_0_phi_fu_1060_p4),
    .din16(write_flag87_1_fu_1468_p17),
    .dout(write_flag87_1_fu_1468_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U8(
    .din0(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din1(p_Result_s_fu_1241_p3),
    .din2(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din3(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din4(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din5(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din6(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din7(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din8(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din9(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din10(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din11(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din12(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din13(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din14(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din15(ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4),
    .din16(data_local_1_V_1_fu_1506_p17),
    .dout(data_local_1_V_1_fu_1506_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U9(
    .din0(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din1(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din2(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din3(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din4(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din5(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din6(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din7(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din8(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din9(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din10(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din11(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din12(1'd1),
    .din13(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din14(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din15(ap_phi_mux_write_flag84_0_phi_fu_1024_p4),
    .din16(write_flag84_1_fu_1544_p17),
    .dout(write_flag84_1_fu_1544_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U10(
    .din0(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din1(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din4(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din5(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din6(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din7(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din8(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din9(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din10(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din11(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din12(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din13(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din14(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din15(ap_phi_mux_write_flag6_0_phi_fu_1000_p4),
    .din16(write_flag6_1_fu_1582_p17),
    .dout(write_flag6_1_fu_1582_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U11(
    .din0(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din1(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din2(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din3(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din4(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din5(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din6(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din7(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din8(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din9(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din10(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din11(1'd1),
    .din12(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din13(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din14(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din15(ap_phi_mux_write_flag81_0_phi_fu_988_p4),
    .din16(write_flag81_1_fu_1620_p17),
    .dout(write_flag81_1_fu_1620_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U12(
    .din0(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din1(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din2(p_Result_s_fu_1241_p3),
    .din3(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din4(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din5(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din6(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din7(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din8(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din9(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din10(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din11(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din12(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din13(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din14(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din15(ap_phi_mux_data_local_2_V_040_phi_fu_964_p4),
    .din16(data_local_2_V_1_fu_1658_p17),
    .dout(data_local_2_V_1_fu_1658_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U13(
    .din0(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din1(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din2(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din3(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din4(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din5(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din6(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din7(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din8(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din9(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din10(1'd1),
    .din11(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din12(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din13(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din14(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din15(ap_phi_mux_write_flag78_0_phi_fu_952_p4),
    .din16(write_flag78_1_fu_1696_p17),
    .dout(write_flag78_1_fu_1696_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U14(
    .din0(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din1(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din2(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din3(1'd1),
    .din4(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din5(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din6(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din7(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din8(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din9(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din10(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din11(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din12(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din13(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din14(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din15(ap_phi_mux_write_flag9_0_phi_fu_928_p4),
    .din16(write_flag9_1_fu_1734_p17),
    .dout(write_flag9_1_fu_1734_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U15(
    .din0(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din1(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din2(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din3(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din4(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din5(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din6(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din7(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din8(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din9(1'd1),
    .din10(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din11(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din12(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din13(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din14(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din15(ap_phi_mux_write_flag75_0_phi_fu_916_p4),
    .din16(write_flag75_1_fu_1772_p17),
    .dout(write_flag75_1_fu_1772_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U16(
    .din0(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din1(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din2(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din3(p_Result_s_fu_1241_p3),
    .din4(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din5(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din6(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din7(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din8(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din9(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din10(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din11(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din12(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din13(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din14(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din15(ap_phi_mux_data_local_3_V_043_phi_fu_892_p4),
    .din16(data_local_3_V_1_fu_1810_p17),
    .dout(data_local_3_V_1_fu_1810_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U17(
    .din0(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din1(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din2(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din3(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din4(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din5(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din6(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din7(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din8(1'd1),
    .din9(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din10(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din11(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din12(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din13(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din14(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din15(ap_phi_mux_write_flag72_0_phi_fu_880_p4),
    .din16(write_flag72_1_fu_1848_p17),
    .dout(write_flag72_1_fu_1848_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U18(
    .din0(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din1(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din2(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din3(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din4(1'd1),
    .din5(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din6(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din7(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din8(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din9(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din10(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din11(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din12(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din13(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din14(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din15(ap_phi_mux_write_flag12_0_phi_fu_856_p4),
    .din16(write_flag12_1_fu_1886_p17),
    .dout(write_flag12_1_fu_1886_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U19(
    .din0(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din1(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din2(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din3(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din4(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din5(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din6(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din7(1'd1),
    .din8(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din9(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din10(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din11(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din12(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din13(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din14(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din15(ap_phi_mux_write_flag69_0_phi_fu_844_p4),
    .din16(write_flag69_1_fu_1924_p17),
    .dout(write_flag69_1_fu_1924_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U20(
    .din0(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din1(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din2(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din3(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din4(p_Result_s_fu_1241_p3),
    .din5(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din6(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din7(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din8(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din9(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din10(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din11(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din12(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din13(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din14(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din15(ap_phi_mux_data_local_4_V_046_phi_fu_820_p4),
    .din16(data_local_4_V_1_fu_1962_p17),
    .dout(data_local_4_V_1_fu_1962_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U21(
    .din0(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din1(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din2(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din3(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din4(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din5(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din6(1'd1),
    .din7(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din8(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din9(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din10(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din11(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din12(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din13(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din14(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din15(ap_phi_mux_write_flag66_0_phi_fu_808_p4),
    .din16(write_flag66_1_fu_2000_p17),
    .dout(write_flag66_1_fu_2000_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U22(
    .din0(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din1(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din2(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din3(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din4(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din5(1'd1),
    .din6(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din7(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din8(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din9(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din10(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din11(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din12(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din13(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din14(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din15(ap_phi_mux_write_flag15_0_phi_fu_784_p4),
    .din16(write_flag15_1_fu_2038_p17),
    .dout(write_flag15_1_fu_2038_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U23(
    .din0(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din1(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din2(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din3(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din4(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din5(1'd1),
    .din6(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din7(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din8(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din9(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din10(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din11(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din12(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din13(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din14(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din15(ap_phi_mux_write_flag63_0_phi_fu_772_p4),
    .din16(write_flag63_1_fu_2076_p17),
    .dout(write_flag63_1_fu_2076_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U24(
    .din0(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din1(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din2(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din3(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din4(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din5(p_Result_s_fu_1241_p3),
    .din6(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din7(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din8(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din9(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din10(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din11(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din12(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din13(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din14(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din15(ap_phi_mux_data_local_5_V_049_phi_fu_748_p4),
    .din16(data_local_5_V_1_fu_2114_p17),
    .dout(data_local_5_V_1_fu_2114_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U25(
    .din0(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din1(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din2(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din3(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din4(1'd1),
    .din5(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din6(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din7(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din8(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din9(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din10(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din11(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din12(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din13(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din14(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din15(ap_phi_mux_write_flag60_0_phi_fu_736_p4),
    .din16(write_flag60_1_fu_2152_p17),
    .dout(write_flag60_1_fu_2152_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U26(
    .din0(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din1(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din2(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din3(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din4(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din5(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din6(1'd1),
    .din7(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din8(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din9(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din10(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din11(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din12(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din13(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din14(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din15(ap_phi_mux_write_flag18_0_phi_fu_712_p4),
    .din16(write_flag18_1_fu_2190_p17),
    .dout(write_flag18_1_fu_2190_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U27(
    .din0(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din1(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din2(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din3(1'd1),
    .din4(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din5(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din6(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din7(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din8(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din9(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din10(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din11(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din12(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din13(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din14(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din15(ap_phi_mux_write_flag57_0_phi_fu_700_p4),
    .din16(write_flag57_1_fu_2228_p17),
    .dout(write_flag57_1_fu_2228_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U28(
    .din0(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din1(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din2(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din3(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din4(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din5(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din6(p_Result_s_fu_1241_p3),
    .din7(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din8(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din9(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din10(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din11(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din12(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din13(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din14(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din15(ap_phi_mux_data_local_6_V_052_phi_fu_676_p4),
    .din16(data_local_6_V_1_fu_2266_p17),
    .dout(data_local_6_V_1_fu_2266_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U29(
    .din0(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din1(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din2(1'd1),
    .din3(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din4(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din5(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din6(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din7(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din8(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din9(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din10(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din11(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din12(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din13(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din14(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din15(ap_phi_mux_write_flag54_0_phi_fu_664_p4),
    .din16(write_flag54_1_fu_2304_p17),
    .dout(write_flag54_1_fu_2304_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U30(
    .din0(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din1(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din2(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din3(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din4(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din5(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din6(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din7(1'd1),
    .din8(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din9(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din10(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din11(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din12(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din13(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din14(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din15(ap_phi_mux_write_flag21_0_phi_fu_640_p4),
    .din16(write_flag21_1_fu_2342_p17),
    .dout(write_flag21_1_fu_2342_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U31(
    .din0(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din1(1'd1),
    .din2(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din3(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din4(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din5(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din6(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din7(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din8(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din9(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din10(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din11(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din12(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din13(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din14(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din15(ap_phi_mux_write_flag51_0_phi_fu_628_p4),
    .din16(write_flag51_1_fu_2380_p17),
    .dout(write_flag51_1_fu_2380_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U32(
    .din0(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din1(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din2(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din3(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din4(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din5(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din6(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din7(p_Result_s_fu_1241_p3),
    .din8(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din9(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din10(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din11(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din12(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din13(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din14(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din15(ap_phi_mux_data_local_7_V_055_phi_fu_604_p4),
    .din16(data_local_7_V_1_fu_2418_p17),
    .dout(data_local_7_V_1_fu_2418_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U33(
    .din0(1'd1),
    .din1(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din2(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din3(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din4(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din5(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din6(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din7(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din8(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din9(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din10(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din11(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din12(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din13(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din14(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din15(ap_phi_mux_write_flag48_0_phi_fu_592_p4),
    .din16(write_flag48_1_fu_2456_p17),
    .dout(write_flag48_1_fu_2456_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U34(
    .din0(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din1(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din2(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din3(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din4(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din5(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din6(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din7(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din8(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din9(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din10(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din11(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din12(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din13(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din14(ap_phi_mux_data_local_15_V_056_phi_fu_580_p4),
    .din15(p_Result_s_fu_1241_p3),
    .din16(data_local_15_V_1_fu_2494_p17),
    .dout(data_local_15_V_1_fu_2494_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U35(
    .din0(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din1(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din2(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din3(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din4(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din5(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din6(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din7(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din8(1'd1),
    .din9(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din10(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din11(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din12(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din13(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din14(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din15(ap_phi_mux_write_flag24_0_phi_fu_568_p4),
    .din16(write_flag24_1_fu_2532_p17),
    .dout(write_flag24_1_fu_2532_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U36(
    .din0(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din1(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din2(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din3(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din4(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din5(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din6(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din7(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din8(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din9(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din10(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din11(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din12(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din13(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din14(ap_phi_mux_write_flag45_0_phi_fu_556_p4),
    .din15(1'd1),
    .din16(write_flag45_1_fu_2570_p17),
    .dout(write_flag45_1_fu_2570_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U37(
    .din0(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din1(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din2(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din3(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din4(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din5(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din6(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din7(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din8(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din9(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din10(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din11(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din12(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din13(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din14(p_Result_s_fu_1241_p3),
    .din15(ap_phi_mux_data_local_14_V_057_phi_fu_544_p4),
    .din16(data_local_14_V_1_fu_2608_p17),
    .dout(data_local_14_V_1_fu_2608_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U38(
    .din0(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din1(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din2(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din3(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din4(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din5(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din6(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din7(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din8(p_Result_s_fu_1241_p3),
    .din9(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din10(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din11(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din12(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din13(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din14(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din15(ap_phi_mux_data_local_8_V_058_phi_fu_532_p4),
    .din16(data_local_8_V_1_fu_2646_p17),
    .dout(data_local_8_V_1_fu_2646_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U39(
    .din0(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din1(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din2(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din3(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din4(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din5(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din6(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din7(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din8(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din9(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din10(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din11(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din12(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din13(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din14(1'd1),
    .din15(ap_phi_mux_write_flag42_0_phi_fu_520_p4),
    .din16(write_flag42_1_fu_2684_p17),
    .dout(write_flag42_1_fu_2684_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U40(
    .din0(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din1(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din2(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din3(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din4(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din5(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din6(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din7(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din8(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din9(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din10(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din11(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din12(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din13(p_Result_s_fu_1241_p3),
    .din14(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din15(ap_phi_mux_data_local_13_V_059_phi_fu_508_p4),
    .din16(data_local_13_V_1_fu_2722_p17),
    .dout(data_local_13_V_1_fu_2722_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U41(
    .din0(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din1(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din2(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din3(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din4(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din5(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din6(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din7(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din8(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din9(1'd1),
    .din10(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din11(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din12(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din13(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din14(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din15(ap_phi_mux_write_flag27_0_phi_fu_496_p4),
    .din16(write_flag27_1_fu_2760_p17),
    .dout(write_flag27_1_fu_2760_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U42(
    .din0(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din1(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din2(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din3(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din4(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din5(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din6(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din7(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din8(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din9(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din10(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din11(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din12(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din13(1'd1),
    .din14(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din15(ap_phi_mux_write_flag39_0_phi_fu_484_p4),
    .din16(write_flag39_1_fu_2798_p17),
    .dout(write_flag39_1_fu_2798_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U43(
    .din0(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din1(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din2(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din3(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din4(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din5(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din6(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din7(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din8(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din9(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din10(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din11(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din12(p_Result_s_fu_1241_p3),
    .din13(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din14(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din15(ap_phi_mux_data_local_12_V_060_phi_fu_472_p4),
    .din16(data_local_12_V_1_fu_2836_p17),
    .dout(data_local_12_V_1_fu_2836_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U44(
    .din0(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din1(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din2(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din3(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din4(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din5(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din6(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din7(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din8(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din9(p_Result_s_fu_1241_p3),
    .din10(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din11(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din12(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din13(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din14(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din15(ap_phi_mux_data_local_9_V_061_phi_fu_460_p4),
    .din16(data_local_9_V_1_fu_2874_p17),
    .dout(data_local_9_V_1_fu_2874_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U45(
    .din0(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din1(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din2(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din3(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din4(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din5(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din6(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din7(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din8(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din9(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din10(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din11(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din12(1'd1),
    .din13(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din14(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din15(ap_phi_mux_write_flag36_0_phi_fu_448_p4),
    .din16(write_flag36_1_fu_2912_p17),
    .dout(write_flag36_1_fu_2912_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U46(
    .din0(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din1(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din2(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din3(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din4(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din5(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din6(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din7(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din8(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din9(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din10(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din11(p_Result_s_fu_1241_p3),
    .din12(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din13(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din14(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din15(ap_phi_mux_data_local_11_V_062_phi_fu_436_p4),
    .din16(data_local_11_V_1_fu_2950_p17),
    .dout(data_local_11_V_1_fu_2950_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U47(
    .din0(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din1(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din2(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din3(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din4(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din5(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din6(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din7(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din8(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din9(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din10(1'd1),
    .din11(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din12(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din13(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din14(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din15(ap_phi_mux_write_flag30_0_phi_fu_424_p4),
    .din16(write_flag30_1_fu_2988_p17),
    .dout(write_flag30_1_fu_2988_p18)
);

tancalc_tancalc_mux_164_1_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1 ),
    .din1_WIDTH( 1 ),
    .din2_WIDTH( 1 ),
    .din3_WIDTH( 1 ),
    .din4_WIDTH( 1 ),
    .din5_WIDTH( 1 ),
    .din6_WIDTH( 1 ),
    .din7_WIDTH( 1 ),
    .din8_WIDTH( 1 ),
    .din9_WIDTH( 1 ),
    .din10_WIDTH( 1 ),
    .din11_WIDTH( 1 ),
    .din12_WIDTH( 1 ),
    .din13_WIDTH( 1 ),
    .din14_WIDTH( 1 ),
    .din15_WIDTH( 1 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1 ))
tancalc_mux_164_1_1_1_U48(
    .din0(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din1(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din2(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din3(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din4(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din5(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din6(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din7(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din8(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din9(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din10(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din11(1'd1),
    .din12(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din13(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din14(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din15(ap_phi_mux_write_flag33_0_phi_fu_412_p4),
    .din16(write_flag33_1_fu_3026_p17),
    .dout(write_flag33_1_fu_3026_p18)
);

tancalc_tancalc_mux_164_1024_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 1024 ),
    .din1_WIDTH( 1024 ),
    .din2_WIDTH( 1024 ),
    .din3_WIDTH( 1024 ),
    .din4_WIDTH( 1024 ),
    .din5_WIDTH( 1024 ),
    .din6_WIDTH( 1024 ),
    .din7_WIDTH( 1024 ),
    .din8_WIDTH( 1024 ),
    .din9_WIDTH( 1024 ),
    .din10_WIDTH( 1024 ),
    .din11_WIDTH( 1024 ),
    .din12_WIDTH( 1024 ),
    .din13_WIDTH( 1024 ),
    .din14_WIDTH( 1024 ),
    .din15_WIDTH( 1024 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 1024 ))
tancalc_mux_164_1024_1_1_U49(
    .din0(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din1(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din2(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din3(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din4(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din5(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din6(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din7(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din8(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din9(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din10(p_Result_s_fu_1241_p3),
    .din11(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din12(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din13(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din14(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din15(ap_phi_mux_data_local_10_V_063_phi_fu_400_p4),
    .din16(data_local_10_V_1_fu_3064_p17),
    .dout(data_local_10_V_1_fu_3064_p18)
);

tancalc_tancalc_mux_164_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 10 ),
    .din3_WIDTH( 10 ),
    .din4_WIDTH( 10 ),
    .din5_WIDTH( 10 ),
    .din6_WIDTH( 10 ),
    .din7_WIDTH( 10 ),
    .din8_WIDTH( 10 ),
    .din9_WIDTH( 10 ),
    .din10_WIDTH( 10 ),
    .din11_WIDTH( 10 ),
    .din12_WIDTH( 10 ),
    .din13_WIDTH( 10 ),
    .din14_WIDTH( 10 ),
    .din15_WIDTH( 10 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 10 ))
tancalc_mux_164_10_1_1_U50(
    .din0(datapop_local_15_V_032_reg_1152),
    .din1(datapop_local_15_V_032_reg_1152),
    .din2(datapop_local_15_V_032_reg_1152),
    .din3(datapop_local_15_V_032_reg_1152),
    .din4(datapop_local_15_V_032_reg_1152),
    .din5(datapop_local_15_V_032_reg_1152),
    .din6(datapop_local_15_V_032_reg_1152),
    .din7(datapop_local_15_V_032_reg_1152),
    .din8(datapop_local_15_V_032_reg_1152),
    .din9(datapop_local_15_V_032_reg_1152),
    .din10(datapop_local_15_V_032_reg_1152),
    .din11(datapop_local_15_V_032_reg_1152),
    .din12(datapop_local_15_V_032_reg_1152),
    .din13(datapop_local_15_V_032_reg_1152),
    .din14(datapop_local_15_V_032_reg_1152),
    .din15(grp_popcnt_fu_1164_ap_return),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_15_V_1_fu_3106_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U51(
    .din0(datapop_local_14_V_033_reg_1116),
    .din1(datapop_local_14_V_033_reg_1116),
    .din2(datapop_local_14_V_033_reg_1116),
    .din3(datapop_local_14_V_033_reg_1116),
    .din4(datapop_local_14_V_033_reg_1116),
    .din5(datapop_local_14_V_033_reg_1116),
    .din6(datapop_local_14_V_033_reg_1116),
    .din7(datapop_local_14_V_033_reg_1116),
    .din8(datapop_local_14_V_033_reg_1116),
    .din9(datapop_local_14_V_033_reg_1116),
    .din10(datapop_local_14_V_033_reg_1116),
    .din11(datapop_local_14_V_033_reg_1116),
    .din12(datapop_local_14_V_033_reg_1116),
    .din13(datapop_local_14_V_033_reg_1116),
    .din14(zext_ln35_fu_3102_p1),
    .din15(datapop_local_14_V_033_reg_1116),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_14_V_1_fu_3143_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U52(
    .din0(datapop_local_13_V_035_reg_1080),
    .din1(datapop_local_13_V_035_reg_1080),
    .din2(datapop_local_13_V_035_reg_1080),
    .din3(datapop_local_13_V_035_reg_1080),
    .din4(datapop_local_13_V_035_reg_1080),
    .din5(datapop_local_13_V_035_reg_1080),
    .din6(datapop_local_13_V_035_reg_1080),
    .din7(datapop_local_13_V_035_reg_1080),
    .din8(datapop_local_13_V_035_reg_1080),
    .din9(datapop_local_13_V_035_reg_1080),
    .din10(datapop_local_13_V_035_reg_1080),
    .din11(datapop_local_13_V_035_reg_1080),
    .din12(datapop_local_13_V_035_reg_1080),
    .din13(zext_ln35_fu_3102_p1),
    .din14(datapop_local_13_V_035_reg_1080),
    .din15(datapop_local_13_V_035_reg_1080),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_13_V_1_fu_3180_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U53(
    .din0(datapop_local_12_V_036_reg_1044),
    .din1(datapop_local_12_V_036_reg_1044),
    .din2(datapop_local_12_V_036_reg_1044),
    .din3(datapop_local_12_V_036_reg_1044),
    .din4(datapop_local_12_V_036_reg_1044),
    .din5(datapop_local_12_V_036_reg_1044),
    .din6(datapop_local_12_V_036_reg_1044),
    .din7(datapop_local_12_V_036_reg_1044),
    .din8(datapop_local_12_V_036_reg_1044),
    .din9(datapop_local_12_V_036_reg_1044),
    .din10(datapop_local_12_V_036_reg_1044),
    .din11(datapop_local_12_V_036_reg_1044),
    .din12(zext_ln35_fu_3102_p1),
    .din13(datapop_local_12_V_036_reg_1044),
    .din14(datapop_local_12_V_036_reg_1044),
    .din15(datapop_local_12_V_036_reg_1044),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_12_V_1_fu_3217_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U54(
    .din0(datapop_local_11_V_038_reg_1008),
    .din1(datapop_local_11_V_038_reg_1008),
    .din2(datapop_local_11_V_038_reg_1008),
    .din3(datapop_local_11_V_038_reg_1008),
    .din4(datapop_local_11_V_038_reg_1008),
    .din5(datapop_local_11_V_038_reg_1008),
    .din6(datapop_local_11_V_038_reg_1008),
    .din7(datapop_local_11_V_038_reg_1008),
    .din8(datapop_local_11_V_038_reg_1008),
    .din9(datapop_local_11_V_038_reg_1008),
    .din10(datapop_local_11_V_038_reg_1008),
    .din11(zext_ln35_fu_3102_p1),
    .din12(datapop_local_11_V_038_reg_1008),
    .din13(datapop_local_11_V_038_reg_1008),
    .din14(datapop_local_11_V_038_reg_1008),
    .din15(datapop_local_11_V_038_reg_1008),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_11_V_1_fu_3254_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U55(
    .din0(datapop_local_10_V_039_reg_972),
    .din1(datapop_local_10_V_039_reg_972),
    .din2(datapop_local_10_V_039_reg_972),
    .din3(datapop_local_10_V_039_reg_972),
    .din4(datapop_local_10_V_039_reg_972),
    .din5(datapop_local_10_V_039_reg_972),
    .din6(datapop_local_10_V_039_reg_972),
    .din7(datapop_local_10_V_039_reg_972),
    .din8(datapop_local_10_V_039_reg_972),
    .din9(datapop_local_10_V_039_reg_972),
    .din10(zext_ln35_fu_3102_p1),
    .din11(datapop_local_10_V_039_reg_972),
    .din12(datapop_local_10_V_039_reg_972),
    .din13(datapop_local_10_V_039_reg_972),
    .din14(datapop_local_10_V_039_reg_972),
    .din15(datapop_local_10_V_039_reg_972),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_10_V_1_fu_3291_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U56(
    .din0(datapop_local_9_V_041_reg_936),
    .din1(datapop_local_9_V_041_reg_936),
    .din2(datapop_local_9_V_041_reg_936),
    .din3(datapop_local_9_V_041_reg_936),
    .din4(datapop_local_9_V_041_reg_936),
    .din5(datapop_local_9_V_041_reg_936),
    .din6(datapop_local_9_V_041_reg_936),
    .din7(datapop_local_9_V_041_reg_936),
    .din8(datapop_local_9_V_041_reg_936),
    .din9(zext_ln35_fu_3102_p1),
    .din10(datapop_local_9_V_041_reg_936),
    .din11(datapop_local_9_V_041_reg_936),
    .din12(datapop_local_9_V_041_reg_936),
    .din13(datapop_local_9_V_041_reg_936),
    .din14(datapop_local_9_V_041_reg_936),
    .din15(datapop_local_9_V_041_reg_936),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_9_V_1_fu_3328_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U57(
    .din0(datapop_local_8_V_042_reg_900),
    .din1(datapop_local_8_V_042_reg_900),
    .din2(datapop_local_8_V_042_reg_900),
    .din3(datapop_local_8_V_042_reg_900),
    .din4(datapop_local_8_V_042_reg_900),
    .din5(datapop_local_8_V_042_reg_900),
    .din6(datapop_local_8_V_042_reg_900),
    .din7(datapop_local_8_V_042_reg_900),
    .din8(zext_ln35_fu_3102_p1),
    .din9(datapop_local_8_V_042_reg_900),
    .din10(datapop_local_8_V_042_reg_900),
    .din11(datapop_local_8_V_042_reg_900),
    .din12(datapop_local_8_V_042_reg_900),
    .din13(datapop_local_8_V_042_reg_900),
    .din14(datapop_local_8_V_042_reg_900),
    .din15(datapop_local_8_V_042_reg_900),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_8_V_1_fu_3365_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U58(
    .din0(datapop_local_7_V_044_reg_864),
    .din1(datapop_local_7_V_044_reg_864),
    .din2(datapop_local_7_V_044_reg_864),
    .din3(datapop_local_7_V_044_reg_864),
    .din4(datapop_local_7_V_044_reg_864),
    .din5(datapop_local_7_V_044_reg_864),
    .din6(datapop_local_7_V_044_reg_864),
    .din7(zext_ln35_fu_3102_p1),
    .din8(datapop_local_7_V_044_reg_864),
    .din9(datapop_local_7_V_044_reg_864),
    .din10(datapop_local_7_V_044_reg_864),
    .din11(datapop_local_7_V_044_reg_864),
    .din12(datapop_local_7_V_044_reg_864),
    .din13(datapop_local_7_V_044_reg_864),
    .din14(datapop_local_7_V_044_reg_864),
    .din15(datapop_local_7_V_044_reg_864),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_7_V_1_fu_3402_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U59(
    .din0(datapop_local_6_V_045_reg_828),
    .din1(datapop_local_6_V_045_reg_828),
    .din2(datapop_local_6_V_045_reg_828),
    .din3(datapop_local_6_V_045_reg_828),
    .din4(datapop_local_6_V_045_reg_828),
    .din5(datapop_local_6_V_045_reg_828),
    .din6(zext_ln35_fu_3102_p1),
    .din7(datapop_local_6_V_045_reg_828),
    .din8(datapop_local_6_V_045_reg_828),
    .din9(datapop_local_6_V_045_reg_828),
    .din10(datapop_local_6_V_045_reg_828),
    .din11(datapop_local_6_V_045_reg_828),
    .din12(datapop_local_6_V_045_reg_828),
    .din13(datapop_local_6_V_045_reg_828),
    .din14(datapop_local_6_V_045_reg_828),
    .din15(datapop_local_6_V_045_reg_828),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_6_V_1_fu_3439_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U60(
    .din0(datapop_local_5_V_047_reg_792),
    .din1(datapop_local_5_V_047_reg_792),
    .din2(datapop_local_5_V_047_reg_792),
    .din3(datapop_local_5_V_047_reg_792),
    .din4(datapop_local_5_V_047_reg_792),
    .din5(zext_ln35_fu_3102_p1),
    .din6(datapop_local_5_V_047_reg_792),
    .din7(datapop_local_5_V_047_reg_792),
    .din8(datapop_local_5_V_047_reg_792),
    .din9(datapop_local_5_V_047_reg_792),
    .din10(datapop_local_5_V_047_reg_792),
    .din11(datapop_local_5_V_047_reg_792),
    .din12(datapop_local_5_V_047_reg_792),
    .din13(datapop_local_5_V_047_reg_792),
    .din14(datapop_local_5_V_047_reg_792),
    .din15(datapop_local_5_V_047_reg_792),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_5_V_1_fu_3476_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U61(
    .din0(datapop_local_4_V_048_reg_756),
    .din1(datapop_local_4_V_048_reg_756),
    .din2(datapop_local_4_V_048_reg_756),
    .din3(datapop_local_4_V_048_reg_756),
    .din4(zext_ln35_fu_3102_p1),
    .din5(datapop_local_4_V_048_reg_756),
    .din6(datapop_local_4_V_048_reg_756),
    .din7(datapop_local_4_V_048_reg_756),
    .din8(datapop_local_4_V_048_reg_756),
    .din9(datapop_local_4_V_048_reg_756),
    .din10(datapop_local_4_V_048_reg_756),
    .din11(datapop_local_4_V_048_reg_756),
    .din12(datapop_local_4_V_048_reg_756),
    .din13(datapop_local_4_V_048_reg_756),
    .din14(datapop_local_4_V_048_reg_756),
    .din15(datapop_local_4_V_048_reg_756),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_4_V_1_fu_3513_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U62(
    .din0(datapop_local_3_V_050_reg_720),
    .din1(datapop_local_3_V_050_reg_720),
    .din2(datapop_local_3_V_050_reg_720),
    .din3(zext_ln35_fu_3102_p1),
    .din4(datapop_local_3_V_050_reg_720),
    .din5(datapop_local_3_V_050_reg_720),
    .din6(datapop_local_3_V_050_reg_720),
    .din7(datapop_local_3_V_050_reg_720),
    .din8(datapop_local_3_V_050_reg_720),
    .din9(datapop_local_3_V_050_reg_720),
    .din10(datapop_local_3_V_050_reg_720),
    .din11(datapop_local_3_V_050_reg_720),
    .din12(datapop_local_3_V_050_reg_720),
    .din13(datapop_local_3_V_050_reg_720),
    .din14(datapop_local_3_V_050_reg_720),
    .din15(datapop_local_3_V_050_reg_720),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_3_V_1_fu_3550_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U63(
    .din0(datapop_local_2_V_051_reg_684),
    .din1(datapop_local_2_V_051_reg_684),
    .din2(zext_ln35_fu_3102_p1),
    .din3(datapop_local_2_V_051_reg_684),
    .din4(datapop_local_2_V_051_reg_684),
    .din5(datapop_local_2_V_051_reg_684),
    .din6(datapop_local_2_V_051_reg_684),
    .din7(datapop_local_2_V_051_reg_684),
    .din8(datapop_local_2_V_051_reg_684),
    .din9(datapop_local_2_V_051_reg_684),
    .din10(datapop_local_2_V_051_reg_684),
    .din11(datapop_local_2_V_051_reg_684),
    .din12(datapop_local_2_V_051_reg_684),
    .din13(datapop_local_2_V_051_reg_684),
    .din14(datapop_local_2_V_051_reg_684),
    .din15(datapop_local_2_V_051_reg_684),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_2_V_1_fu_3587_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U64(
    .din0(datapop_local_1_V_053_reg_648),
    .din1(zext_ln35_fu_3102_p1),
    .din2(datapop_local_1_V_053_reg_648),
    .din3(datapop_local_1_V_053_reg_648),
    .din4(datapop_local_1_V_053_reg_648),
    .din5(datapop_local_1_V_053_reg_648),
    .din6(datapop_local_1_V_053_reg_648),
    .din7(datapop_local_1_V_053_reg_648),
    .din8(datapop_local_1_V_053_reg_648),
    .din9(datapop_local_1_V_053_reg_648),
    .din10(datapop_local_1_V_053_reg_648),
    .din11(datapop_local_1_V_053_reg_648),
    .din12(datapop_local_1_V_053_reg_648),
    .din13(datapop_local_1_V_053_reg_648),
    .din14(datapop_local_1_V_053_reg_648),
    .din15(datapop_local_1_V_053_reg_648),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_1_V_1_fu_3624_p18)
);

tancalc_tancalc_mux_164_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 11 ),
    .din2_WIDTH( 11 ),
    .din3_WIDTH( 11 ),
    .din4_WIDTH( 11 ),
    .din5_WIDTH( 11 ),
    .din6_WIDTH( 11 ),
    .din7_WIDTH( 11 ),
    .din8_WIDTH( 11 ),
    .din9_WIDTH( 11 ),
    .din10_WIDTH( 11 ),
    .din11_WIDTH( 11 ),
    .din12_WIDTH( 11 ),
    .din13_WIDTH( 11 ),
    .din14_WIDTH( 11 ),
    .din15_WIDTH( 11 ),
    .din16_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
tancalc_mux_164_11_1_1_U65(
    .din0(zext_ln35_fu_3102_p1),
    .din1(datapop_local_0_V_054_reg_612),
    .din2(datapop_local_0_V_054_reg_612),
    .din3(datapop_local_0_V_054_reg_612),
    .din4(datapop_local_0_V_054_reg_612),
    .din5(datapop_local_0_V_054_reg_612),
    .din6(datapop_local_0_V_054_reg_612),
    .din7(datapop_local_0_V_054_reg_612),
    .din8(datapop_local_0_V_054_reg_612),
    .din9(datapop_local_0_V_054_reg_612),
    .din10(datapop_local_0_V_054_reg_612),
    .din11(datapop_local_0_V_054_reg_612),
    .din12(datapop_local_0_V_054_reg_612),
    .din13(datapop_local_0_V_054_reg_612),
    .din14(datapop_local_0_V_054_reg_612),
    .din15(datapop_local_0_V_054_reg_612),
    .din16(trunc_ln29_2_reg_4299_pp0_iter9_reg),
    .dout(datapop_local_0_V_1_fu_3661_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (icmp_ln27_fu_1201_p2 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter10 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter10 <= ap_enable_reg_pp0_iter9;
        end else if ((1'b1 == ap_CS_fsm_state8)) begin
            ap_enable_reg_pp0_iter10 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter1_state10)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter0;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_part_num_0_reg_384 <= data_part_num_reg_4289;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        data_part_num_0_reg_384 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag12_0_reg_852 <= write_flag12_1_reg_4404;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag12_0_reg_852 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag15_0_reg_780 <= write_flag15_1_reg_4424;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag15_0_reg_780 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag18_0_reg_708 <= write_flag18_1_reg_4444;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag18_0_reg_708 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag21_0_reg_636 <= write_flag21_1_reg_4464;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag21_0_reg_636 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag24_0_reg_564 <= write_flag24_1_reg_4489;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag24_0_reg_564 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag27_0_reg_492 <= write_flag27_1_reg_4519;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag27_0_reg_492 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag30_0_reg_420 <= write_flag30_1_reg_4549;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag30_0_reg_420 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag33_0_reg_408 <= write_flag33_1_reg_4554;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag33_0_reg_408 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag36_0_reg_444 <= write_flag36_1_reg_4539;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag36_0_reg_444 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag39_0_reg_480 <= write_flag39_1_reg_4524;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag39_0_reg_480 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag3_0_reg_1068 <= write_flag3_1_reg_4344;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag3_0_reg_1068 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag42_0_reg_516 <= write_flag42_1_reg_4509;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag42_0_reg_516 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag45_0_reg_552 <= write_flag45_1_reg_4494;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag45_0_reg_552 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag48_0_reg_588 <= write_flag48_1_reg_4479;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag48_0_reg_588 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag51_0_reg_624 <= write_flag51_1_reg_4469;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag51_0_reg_624 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag54_0_reg_660 <= write_flag54_1_reg_4459;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag54_0_reg_660 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag57_0_reg_696 <= write_flag57_1_reg_4449;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag57_0_reg_696 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag60_0_reg_732 <= write_flag60_1_reg_4439;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag60_0_reg_732 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag63_0_reg_768 <= write_flag63_1_reg_4429;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag63_0_reg_768 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag66_0_reg_804 <= write_flag66_1_reg_4419;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag66_0_reg_804 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag69_0_reg_840 <= write_flag69_1_reg_4409;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag69_0_reg_840 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag6_0_reg_996 <= write_flag6_1_reg_4364;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag6_0_reg_996 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag72_0_reg_876 <= write_flag72_1_reg_4399;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag72_0_reg_876 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag75_0_reg_912 <= write_flag75_1_reg_4389;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag75_0_reg_912 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag78_0_reg_948 <= write_flag78_1_reg_4379;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag78_0_reg_948 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag81_0_reg_984 <= write_flag81_1_reg_4369;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag81_0_reg_984 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag84_0_reg_1020 <= write_flag84_1_reg_4359;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag84_0_reg_1020 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag87_0_reg_1056 <= write_flag87_1_reg_4349;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag87_0_reg_1056 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag90_0_reg_1092 <= write_flag90_1_reg_4339;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag90_0_reg_1092 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag93_0_reg_1128 <= write_flag93_1_reg_4329;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag93_0_reg_1128 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag9_0_reg_924 <= write_flag9_1_reg_4384;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag9_0_reg_924 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        write_flag_0_reg_1140 <= write_flag_1_reg_4324;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        write_flag_0_reg_1140 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        add_ln219_reg_4114 <= add_ln219_fu_1185_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_local_0_V_034_reg_1104 <= data_local_0_V_1_reg_4334;
        data_local_10_V_063_reg_396 <= data_local_10_V_1_reg_4559;
        data_local_11_V_062_reg_432 <= data_local_11_V_1_reg_4544;
        data_local_12_V_060_reg_468 <= data_local_12_V_1_reg_4529;
        data_local_13_V_059_reg_504 <= data_local_13_V_1_reg_4514;
        data_local_14_V_057_reg_540 <= data_local_14_V_1_reg_4499;
        data_local_15_V_056_reg_576 <= data_local_15_V_1_reg_4484;
        data_local_1_V_037_reg_1032 <= data_local_1_V_1_reg_4354;
        data_local_2_V_040_reg_960 <= data_local_2_V_1_reg_4374;
        data_local_3_V_043_reg_888 <= data_local_3_V_1_reg_4394;
        data_local_4_V_046_reg_816 <= data_local_4_V_1_reg_4414;
        data_local_5_V_049_reg_744 <= data_local_5_V_1_reg_4434;
        data_local_6_V_052_reg_672 <= data_local_6_V_1_reg_4454;
        data_local_7_V_055_reg_600 <= data_local_7_V_1_reg_4474;
        data_local_8_V_058_reg_528 <= data_local_8_V_1_reg_4504;
        data_local_9_V_061_reg_456 <= data_local_9_V_1_reg_4534;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_local_0_V_1_reg_4334 <= data_local_0_V_1_fu_1354_p18;
        data_local_10_V_1_reg_4559 <= data_local_10_V_1_fu_3064_p18;
        data_local_11_V_1_reg_4544 <= data_local_11_V_1_fu_2950_p18;
        data_local_12_V_1_reg_4529 <= data_local_12_V_1_fu_2836_p18;
        data_local_13_V_1_reg_4514 <= data_local_13_V_1_fu_2722_p18;
        data_local_14_V_1_reg_4499 <= data_local_14_V_1_fu_2608_p18;
        data_local_15_V_1_reg_4484 <= data_local_15_V_1_fu_2494_p18;
        data_local_1_V_1_reg_4354 <= data_local_1_V_1_fu_1506_p18;
        data_local_2_V_1_reg_4374 <= data_local_2_V_1_fu_1658_p18;
        data_local_3_V_1_reg_4394 <= data_local_3_V_1_fu_1810_p18;
        data_local_4_V_1_reg_4414 <= data_local_4_V_1_fu_1962_p18;
        data_local_5_V_1_reg_4434 <= data_local_5_V_1_fu_2114_p18;
        data_local_6_V_1_reg_4454 <= data_local_6_V_1_fu_2266_p18;
        data_local_7_V_1_reg_4474 <= data_local_7_V_1_fu_2418_p18;
        data_local_8_V_1_reg_4504 <= data_local_8_V_1_fu_2646_p18;
        data_local_9_V_1_reg_4534 <= data_local_9_V_1_fu_2874_p18;
        write_flag12_1_reg_4404 <= write_flag12_1_fu_1886_p18;
        write_flag15_1_reg_4424 <= write_flag15_1_fu_2038_p18;
        write_flag18_1_reg_4444 <= write_flag18_1_fu_2190_p18;
        write_flag21_1_reg_4464 <= write_flag21_1_fu_2342_p18;
        write_flag24_1_reg_4489 <= write_flag24_1_fu_2532_p18;
        write_flag27_1_reg_4519 <= write_flag27_1_fu_2760_p18;
        write_flag30_1_reg_4549 <= write_flag30_1_fu_2988_p18;
        write_flag33_1_reg_4554 <= write_flag33_1_fu_3026_p18;
        write_flag36_1_reg_4539 <= write_flag36_1_fu_2912_p18;
        write_flag39_1_reg_4524 <= write_flag39_1_fu_2798_p18;
        write_flag3_1_reg_4344 <= write_flag3_1_fu_1430_p18;
        write_flag42_1_reg_4509 <= write_flag42_1_fu_2684_p18;
        write_flag45_1_reg_4494 <= write_flag45_1_fu_2570_p18;
        write_flag48_1_reg_4479 <= write_flag48_1_fu_2456_p18;
        write_flag51_1_reg_4469 <= write_flag51_1_fu_2380_p18;
        write_flag54_1_reg_4459 <= write_flag54_1_fu_2304_p18;
        write_flag57_1_reg_4449 <= write_flag57_1_fu_2228_p18;
        write_flag60_1_reg_4439 <= write_flag60_1_fu_2152_p18;
        write_flag63_1_reg_4429 <= write_flag63_1_fu_2076_p18;
        write_flag66_1_reg_4419 <= write_flag66_1_fu_2000_p18;
        write_flag69_1_reg_4409 <= write_flag69_1_fu_1924_p18;
        write_flag6_1_reg_4364 <= write_flag6_1_fu_1582_p18;
        write_flag72_1_reg_4399 <= write_flag72_1_fu_1848_p18;
        write_flag75_1_reg_4389 <= write_flag75_1_fu_1772_p18;
        write_flag78_1_reg_4379 <= write_flag78_1_fu_1696_p18;
        write_flag81_1_reg_4369 <= write_flag81_1_fu_1620_p18;
        write_flag84_1_reg_4359 <= write_flag84_1_fu_1544_p18;
        write_flag87_1_reg_4349 <= write_flag87_1_fu_1468_p18;
        write_flag90_1_reg_4339 <= write_flag90_1_fu_1392_p18;
        write_flag93_1_reg_4329 <= write_flag93_1_fu_1316_p18;
        write_flag9_1_reg_4384 <= write_flag9_1_fu_1734_p18;
        write_flag_1_reg_4324 <= write_flag_1_fu_1278_p18;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_part_num_0_reg_384_pp0_iter1_reg <= data_part_num_0_reg_384;
        icmp_ln27_reg_4285 <= icmp_ln27_fu_1201_p2;
        icmp_ln27_reg_4285_pp0_iter1_reg <= icmp_ln27_reg_4285;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        data_part_num_reg_4289 <= data_part_num_fu_1207_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter9_reg == 1'd0) & (ap_enable_reg_pp0_iter10 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        datapop_local_0_V_054_reg_612 <= datapop_local_0_V_1_fu_3661_p18;
        datapop_local_10_V_039_reg_972 <= datapop_local_10_V_1_fu_3291_p18;
        datapop_local_11_V_038_reg_1008 <= datapop_local_11_V_1_fu_3254_p18;
        datapop_local_12_V_036_reg_1044 <= datapop_local_12_V_1_fu_3217_p18;
        datapop_local_13_V_035_reg_1080 <= datapop_local_13_V_1_fu_3180_p18;
        datapop_local_14_V_033_reg_1116 <= datapop_local_14_V_1_fu_3143_p18;
        datapop_local_15_V_032_reg_1152 <= datapop_local_15_V_1_fu_3106_p18;
        datapop_local_1_V_053_reg_648 <= datapop_local_1_V_1_fu_3624_p18;
        datapop_local_2_V_051_reg_684 <= datapop_local_2_V_1_fu_3587_p18;
        datapop_local_3_V_050_reg_720 <= datapop_local_3_V_1_fu_3550_p18;
        datapop_local_4_V_048_reg_756 <= datapop_local_4_V_1_fu_3513_p18;
        datapop_local_5_V_047_reg_792 <= datapop_local_5_V_1_fu_3476_p18;
        datapop_local_6_V_045_reg_828 <= datapop_local_6_V_1_fu_3439_p18;
        datapop_local_7_V_044_reg_864 <= datapop_local_7_V_1_fu_3402_p18;
        datapop_local_8_V_042_reg_900 <= datapop_local_8_V_1_fu_3365_p18;
        datapop_local_9_V_041_reg_936 <= datapop_local_9_V_1_fu_3328_p18;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        icmp_ln27_reg_4285_pp0_iter2_reg <= icmp_ln27_reg_4285_pp0_iter1_reg;
        icmp_ln27_reg_4285_pp0_iter3_reg <= icmp_ln27_reg_4285_pp0_iter2_reg;
        icmp_ln27_reg_4285_pp0_iter4_reg <= icmp_ln27_reg_4285_pp0_iter3_reg;
        icmp_ln27_reg_4285_pp0_iter5_reg <= icmp_ln27_reg_4285_pp0_iter4_reg;
        icmp_ln27_reg_4285_pp0_iter6_reg <= icmp_ln27_reg_4285_pp0_iter5_reg;
        icmp_ln27_reg_4285_pp0_iter7_reg <= icmp_ln27_reg_4285_pp0_iter6_reg;
        icmp_ln27_reg_4285_pp0_iter8_reg <= icmp_ln27_reg_4285_pp0_iter7_reg;
        icmp_ln27_reg_4285_pp0_iter9_reg <= icmp_ln27_reg_4285_pp0_iter8_reg;
        trunc_ln29_2_reg_4299_pp0_iter3_reg <= trunc_ln29_2_reg_4299;
        trunc_ln29_2_reg_4299_pp0_iter4_reg <= trunc_ln29_2_reg_4299_pp0_iter3_reg;
        trunc_ln29_2_reg_4299_pp0_iter5_reg <= trunc_ln29_2_reg_4299_pp0_iter4_reg;
        trunc_ln29_2_reg_4299_pp0_iter6_reg <= trunc_ln29_2_reg_4299_pp0_iter5_reg;
        trunc_ln29_2_reg_4299_pp0_iter7_reg <= trunc_ln29_2_reg_4299_pp0_iter6_reg;
        trunc_ln29_2_reg_4299_pp0_iter8_reg <= trunc_ln29_2_reg_4299_pp0_iter7_reg;
        trunc_ln29_2_reg_4299_pp0_iter9_reg <= trunc_ln29_2_reg_4299_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        temp_input_V_reg_4294 <= m_axi_input_V_RDATA;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln27_reg_4285_pp0_iter1_reg == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        trunc_ln29_2_reg_4299 <= {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};
        trunc_ln364_reg_4319 <= trunc_ln364_fu_1274_p1;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1))) begin
        ap_condition_pp0_exit_iter1_state10 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter1_state10 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state20) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter10 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4 = data_local_0_V_1_reg_4334;
    end else begin
        ap_phi_mux_data_local_0_V_034_phi_fu_1108_p4 = data_local_0_V_034_reg_1104;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_10_V_063_phi_fu_400_p4 = data_local_10_V_1_reg_4559;
    end else begin
        ap_phi_mux_data_local_10_V_063_phi_fu_400_p4 = data_local_10_V_063_reg_396;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_11_V_062_phi_fu_436_p4 = data_local_11_V_1_reg_4544;
    end else begin
        ap_phi_mux_data_local_11_V_062_phi_fu_436_p4 = data_local_11_V_062_reg_432;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_12_V_060_phi_fu_472_p4 = data_local_12_V_1_reg_4529;
    end else begin
        ap_phi_mux_data_local_12_V_060_phi_fu_472_p4 = data_local_12_V_060_reg_468;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_13_V_059_phi_fu_508_p4 = data_local_13_V_1_reg_4514;
    end else begin
        ap_phi_mux_data_local_13_V_059_phi_fu_508_p4 = data_local_13_V_059_reg_504;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_14_V_057_phi_fu_544_p4 = data_local_14_V_1_reg_4499;
    end else begin
        ap_phi_mux_data_local_14_V_057_phi_fu_544_p4 = data_local_14_V_057_reg_540;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_15_V_056_phi_fu_580_p4 = data_local_15_V_1_reg_4484;
    end else begin
        ap_phi_mux_data_local_15_V_056_phi_fu_580_p4 = data_local_15_V_056_reg_576;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4 = data_local_1_V_1_reg_4354;
    end else begin
        ap_phi_mux_data_local_1_V_037_phi_fu_1036_p4 = data_local_1_V_037_reg_1032;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_2_V_040_phi_fu_964_p4 = data_local_2_V_1_reg_4374;
    end else begin
        ap_phi_mux_data_local_2_V_040_phi_fu_964_p4 = data_local_2_V_040_reg_960;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_3_V_043_phi_fu_892_p4 = data_local_3_V_1_reg_4394;
    end else begin
        ap_phi_mux_data_local_3_V_043_phi_fu_892_p4 = data_local_3_V_043_reg_888;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_4_V_046_phi_fu_820_p4 = data_local_4_V_1_reg_4414;
    end else begin
        ap_phi_mux_data_local_4_V_046_phi_fu_820_p4 = data_local_4_V_046_reg_816;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_5_V_049_phi_fu_748_p4 = data_local_5_V_1_reg_4434;
    end else begin
        ap_phi_mux_data_local_5_V_049_phi_fu_748_p4 = data_local_5_V_049_reg_744;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_6_V_052_phi_fu_676_p4 = data_local_6_V_1_reg_4454;
    end else begin
        ap_phi_mux_data_local_6_V_052_phi_fu_676_p4 = data_local_6_V_052_reg_672;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_7_V_055_phi_fu_604_p4 = data_local_7_V_1_reg_4474;
    end else begin
        ap_phi_mux_data_local_7_V_055_phi_fu_604_p4 = data_local_7_V_055_reg_600;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_8_V_058_phi_fu_532_p4 = data_local_8_V_1_reg_4504;
    end else begin
        ap_phi_mux_data_local_8_V_058_phi_fu_532_p4 = data_local_8_V_058_reg_528;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_local_9_V_061_phi_fu_460_p4 = data_local_9_V_1_reg_4534;
    end else begin
        ap_phi_mux_data_local_9_V_061_phi_fu_460_p4 = data_local_9_V_061_reg_456;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_data_part_num_0_phi_fu_388_p4 = data_part_num_reg_4289;
    end else begin
        ap_phi_mux_data_part_num_0_phi_fu_388_p4 = data_part_num_0_reg_384;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag12_0_phi_fu_856_p4 = write_flag12_1_reg_4404;
    end else begin
        ap_phi_mux_write_flag12_0_phi_fu_856_p4 = write_flag12_0_reg_852;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag15_0_phi_fu_784_p4 = write_flag15_1_reg_4424;
    end else begin
        ap_phi_mux_write_flag15_0_phi_fu_784_p4 = write_flag15_0_reg_780;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag18_0_phi_fu_712_p4 = write_flag18_1_reg_4444;
    end else begin
        ap_phi_mux_write_flag18_0_phi_fu_712_p4 = write_flag18_0_reg_708;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag21_0_phi_fu_640_p4 = write_flag21_1_reg_4464;
    end else begin
        ap_phi_mux_write_flag21_0_phi_fu_640_p4 = write_flag21_0_reg_636;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag24_0_phi_fu_568_p4 = write_flag24_1_reg_4489;
    end else begin
        ap_phi_mux_write_flag24_0_phi_fu_568_p4 = write_flag24_0_reg_564;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag27_0_phi_fu_496_p4 = write_flag27_1_reg_4519;
    end else begin
        ap_phi_mux_write_flag27_0_phi_fu_496_p4 = write_flag27_0_reg_492;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag30_0_phi_fu_424_p4 = write_flag30_1_reg_4549;
    end else begin
        ap_phi_mux_write_flag30_0_phi_fu_424_p4 = write_flag30_0_reg_420;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag33_0_phi_fu_412_p4 = write_flag33_1_reg_4554;
    end else begin
        ap_phi_mux_write_flag33_0_phi_fu_412_p4 = write_flag33_0_reg_408;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag36_0_phi_fu_448_p4 = write_flag36_1_reg_4539;
    end else begin
        ap_phi_mux_write_flag36_0_phi_fu_448_p4 = write_flag36_0_reg_444;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag39_0_phi_fu_484_p4 = write_flag39_1_reg_4524;
    end else begin
        ap_phi_mux_write_flag39_0_phi_fu_484_p4 = write_flag39_0_reg_480;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag3_0_phi_fu_1072_p4 = write_flag3_1_reg_4344;
    end else begin
        ap_phi_mux_write_flag3_0_phi_fu_1072_p4 = write_flag3_0_reg_1068;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag42_0_phi_fu_520_p4 = write_flag42_1_reg_4509;
    end else begin
        ap_phi_mux_write_flag42_0_phi_fu_520_p4 = write_flag42_0_reg_516;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag45_0_phi_fu_556_p4 = write_flag45_1_reg_4494;
    end else begin
        ap_phi_mux_write_flag45_0_phi_fu_556_p4 = write_flag45_0_reg_552;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag48_0_phi_fu_592_p4 = write_flag48_1_reg_4479;
    end else begin
        ap_phi_mux_write_flag48_0_phi_fu_592_p4 = write_flag48_0_reg_588;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag51_0_phi_fu_628_p4 = write_flag51_1_reg_4469;
    end else begin
        ap_phi_mux_write_flag51_0_phi_fu_628_p4 = write_flag51_0_reg_624;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag54_0_phi_fu_664_p4 = write_flag54_1_reg_4459;
    end else begin
        ap_phi_mux_write_flag54_0_phi_fu_664_p4 = write_flag54_0_reg_660;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag57_0_phi_fu_700_p4 = write_flag57_1_reg_4449;
    end else begin
        ap_phi_mux_write_flag57_0_phi_fu_700_p4 = write_flag57_0_reg_696;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag60_0_phi_fu_736_p4 = write_flag60_1_reg_4439;
    end else begin
        ap_phi_mux_write_flag60_0_phi_fu_736_p4 = write_flag60_0_reg_732;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag63_0_phi_fu_772_p4 = write_flag63_1_reg_4429;
    end else begin
        ap_phi_mux_write_flag63_0_phi_fu_772_p4 = write_flag63_0_reg_768;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag66_0_phi_fu_808_p4 = write_flag66_1_reg_4419;
    end else begin
        ap_phi_mux_write_flag66_0_phi_fu_808_p4 = write_flag66_0_reg_804;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag69_0_phi_fu_844_p4 = write_flag69_1_reg_4409;
    end else begin
        ap_phi_mux_write_flag69_0_phi_fu_844_p4 = write_flag69_0_reg_840;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag6_0_phi_fu_1000_p4 = write_flag6_1_reg_4364;
    end else begin
        ap_phi_mux_write_flag6_0_phi_fu_1000_p4 = write_flag6_0_reg_996;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag72_0_phi_fu_880_p4 = write_flag72_1_reg_4399;
    end else begin
        ap_phi_mux_write_flag72_0_phi_fu_880_p4 = write_flag72_0_reg_876;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag75_0_phi_fu_916_p4 = write_flag75_1_reg_4389;
    end else begin
        ap_phi_mux_write_flag75_0_phi_fu_916_p4 = write_flag75_0_reg_912;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag78_0_phi_fu_952_p4 = write_flag78_1_reg_4379;
    end else begin
        ap_phi_mux_write_flag78_0_phi_fu_952_p4 = write_flag78_0_reg_948;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag81_0_phi_fu_988_p4 = write_flag81_1_reg_4369;
    end else begin
        ap_phi_mux_write_flag81_0_phi_fu_988_p4 = write_flag81_0_reg_984;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag84_0_phi_fu_1024_p4 = write_flag84_1_reg_4359;
    end else begin
        ap_phi_mux_write_flag84_0_phi_fu_1024_p4 = write_flag84_0_reg_1020;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag87_0_phi_fu_1060_p4 = write_flag87_1_reg_4349;
    end else begin
        ap_phi_mux_write_flag87_0_phi_fu_1060_p4 = write_flag87_0_reg_1056;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag90_0_phi_fu_1096_p4 = write_flag90_1_reg_4339;
    end else begin
        ap_phi_mux_write_flag90_0_phi_fu_1096_p4 = write_flag90_0_reg_1092;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag93_0_phi_fu_1132_p4 = write_flag93_1_reg_4329;
    end else begin
        ap_phi_mux_write_flag93_0_phi_fu_1132_p4 = write_flag93_0_reg_1128;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag9_0_phi_fu_928_p4 = write_flag9_1_reg_4384;
    end else begin
        ap_phi_mux_write_flag9_0_phi_fu_928_p4 = write_flag9_0_reg_924;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285_pp0_iter2_reg == 1'd0) & (ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_write_flag_0_phi_fu_1144_p4 = write_flag_1_reg_4324;
    end else begin
        ap_phi_mux_write_flag_0_phi_fu_1144_p4 = write_flag_0_reg_1140;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001_ignoreCallOp199) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_popcnt_fu_1164_ap_ce = 1'b1;
    end else begin
        grp_popcnt_fu_1164_ap_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        input_V_blk_n_AR = m_axi_input_V_ARREADY;
    end else begin
        input_V_blk_n_AR = 1'b1;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        input_V_blk_n_R = m_axi_input_V_RVALID;
    end else begin
        input_V_blk_n_R = 1'b1;
    end
end

always @ (*) begin
    if (((m_axi_input_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_input_V_ARVALID = 1'b1;
    end else begin
        m_axi_input_V_ARVALID = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln27_reg_4285 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        m_axi_input_V_RREADY = 1'b1;
    end else begin
        m_axi_input_V_RREADY = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_input_V_ARREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) & ~((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_enable_reg_pp0_iter9 == 1'b0) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter10 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln219_fu_1185_p2 = (zext_ln219_3_fu_1181_p1 + zext_ln219_fu_1177_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((icmp_ln27_reg_4285 == 1'd0) & (m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_11001_ignoreCallOp199 = ((icmp_ln27_reg_4285 == 1'd0) & (m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((icmp_ln27_reg_4285 == 1'd0) & (m_axi_input_V_RVALID == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1 = ((icmp_ln27_reg_4285 == 1'd0) & (m_axi_input_V_RVALID == 1'b0));
end

always @ (*) begin
    ap_block_state10_pp0_stage0_iter1_ignore_call15 = ((icmp_ln27_reg_4285 == 1'd0) & (m_axi_input_V_RVALID == 1'b0));
end

assign ap_block_state11_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage0_iter2_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage0_iter3_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter4_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage0_iter5_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage0_iter6_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage0_iter7_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter8_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter9_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter10 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter10_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter0_ignore_call15 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_return_0 = select_ln43_fu_3698_p3;

assign ap_return_1 = select_ln43_1_fu_3705_p3;

assign ap_return_10 = select_ln43_10_fu_3768_p3;

assign ap_return_11 = select_ln43_11_fu_3775_p3;

assign ap_return_12 = select_ln43_12_fu_3782_p3;

assign ap_return_13 = select_ln43_13_fu_3789_p3;

assign ap_return_14 = select_ln43_14_fu_3796_p3;

assign ap_return_15 = select_ln43_15_fu_3803_p3;

assign ap_return_16 = select_ln43_16_fu_3810_p3;

assign ap_return_17 = select_ln43_17_fu_3817_p3;

assign ap_return_18 = select_ln43_18_fu_3824_p3;

assign ap_return_19 = select_ln43_19_fu_3831_p3;

assign ap_return_2 = select_ln43_2_fu_3712_p3;

assign ap_return_20 = select_ln43_20_fu_3838_p3;

assign ap_return_21 = select_ln43_21_fu_3845_p3;

assign ap_return_22 = select_ln43_22_fu_3852_p3;

assign ap_return_23 = select_ln43_23_fu_3859_p3;

assign ap_return_24 = select_ln43_24_fu_3866_p3;

assign ap_return_25 = select_ln43_25_fu_3873_p3;

assign ap_return_26 = select_ln43_26_fu_3880_p3;

assign ap_return_27 = select_ln43_27_fu_3887_p3;

assign ap_return_28 = select_ln43_28_fu_3894_p3;

assign ap_return_29 = select_ln43_29_fu_3901_p3;

assign ap_return_3 = select_ln43_3_fu_3719_p3;

assign ap_return_30 = select_ln43_30_fu_3908_p3;

assign ap_return_31 = select_ln43_31_fu_3915_p3;

assign ap_return_4 = select_ln43_4_fu_3726_p3;

assign ap_return_5 = select_ln43_5_fu_3733_p3;

assign ap_return_6 = select_ln43_6_fu_3740_p3;

assign ap_return_7 = select_ln43_7_fu_3747_p3;

assign ap_return_8 = select_ln43_8_fu_3754_p3;

assign ap_return_9 = select_ln43_9_fu_3761_p3;

assign data_local_0_V_1_fu_1354_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_10_V_1_fu_3064_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_11_V_1_fu_2950_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_12_V_1_fu_2836_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_13_V_1_fu_2722_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_14_V_1_fu_2608_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_15_V_1_fu_2494_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_1_V_1_fu_1506_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_2_V_1_fu_1658_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_3_V_1_fu_1810_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_4_V_1_fu_1962_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_5_V_1_fu_2114_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_6_V_1_fu_2266_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_7_V_1_fu_2418_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_8_V_1_fu_2646_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_local_9_V_1_fu_2874_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign data_part_num_fu_1207_p2 = (ap_phi_mux_data_part_num_0_phi_fu_388_p4 + 6'd1);

assign icmp_ln27_fu_1201_p2 = ((ap_phi_mux_data_part_num_0_phi_fu_388_p4 == 6'd32) ? 1'b1 : 1'b0);

assign lshr_ln647_fu_1262_p2 = 1024'd179769313486231590772930519078902473361797697894230657273430081157732675805500963132708477322407536021120113879871393357658789768814416622492847430639474124377767893424865485276302219601246094119453082952085005768838150682342462881473913110540827237163350510684586298239947245938479716304835356329624224137215 >> zext_ln647_2_fu_1258_p1;

assign m_axi_input_V_ARADDR = zext_ln219_4_fu_1191_p1;

assign m_axi_input_V_ARBURST = 2'd0;

assign m_axi_input_V_ARCACHE = 4'd0;

assign m_axi_input_V_ARID = 1'd0;

assign m_axi_input_V_ARLEN = 32'd32;

assign m_axi_input_V_ARLOCK = 2'd0;

assign m_axi_input_V_ARPROT = 3'd0;

assign m_axi_input_V_ARQOS = 4'd0;

assign m_axi_input_V_ARREGION = 4'd0;

assign m_axi_input_V_ARSIZE = 3'd0;

assign m_axi_input_V_ARUSER = 1'd0;

assign m_axi_input_V_AWADDR = 64'd0;

assign m_axi_input_V_AWBURST = 2'd0;

assign m_axi_input_V_AWCACHE = 4'd0;

assign m_axi_input_V_AWID = 1'd0;

assign m_axi_input_V_AWLEN = 32'd0;

assign m_axi_input_V_AWLOCK = 2'd0;

assign m_axi_input_V_AWPROT = 3'd0;

assign m_axi_input_V_AWQOS = 4'd0;

assign m_axi_input_V_AWREGION = 4'd0;

assign m_axi_input_V_AWSIZE = 3'd0;

assign m_axi_input_V_AWUSER = 1'd0;

assign m_axi_input_V_AWVALID = 1'b0;

assign m_axi_input_V_BREADY = 1'b0;

assign m_axi_input_V_WDATA = 512'd0;

assign m_axi_input_V_WID = 1'd0;

assign m_axi_input_V_WLAST = 1'b0;

assign m_axi_input_V_WSTRB = 64'd0;

assign m_axi_input_V_WUSER = 1'd0;

assign m_axi_input_V_WVALID = 1'b0;

assign num_hi_fu_1235_p2 = (shl_ln_fu_1227_p3 | 10'd511);

assign or_ln219_1_fu_1169_p3 = {{2'd2}, {chunk_num}};

assign p_Result_2_fu_1268_p2 = (p_Result_s_fu_1241_p3 & lshr_ln647_fu_1262_p2);

assign p_Result_s_fu_1241_p3 = {{512'd0}, {temp_input_V_reg_4294}};

assign select_ln43_10_fu_3768_p3 = ((write_flag30_0_reg_420[0:0] === 1'b1) ? data_local_10_V_063_reg_396 : data_local_10_V_read);

assign select_ln43_11_fu_3775_p3 = ((write_flag33_0_reg_408[0:0] === 1'b1) ? data_local_11_V_062_reg_432 : data_local_11_V_read);

assign select_ln43_12_fu_3782_p3 = ((write_flag36_0_reg_444[0:0] === 1'b1) ? data_local_12_V_060_reg_468 : data_local_12_V_read);

assign select_ln43_13_fu_3789_p3 = ((write_flag39_0_reg_480[0:0] === 1'b1) ? data_local_13_V_059_reg_504 : data_local_13_V_read);

assign select_ln43_14_fu_3796_p3 = ((write_flag42_0_reg_516[0:0] === 1'b1) ? data_local_14_V_057_reg_540 : data_local_14_V_read);

assign select_ln43_15_fu_3803_p3 = ((write_flag45_0_reg_552[0:0] === 1'b1) ? data_local_15_V_056_reg_576 : data_local_15_V_read);

assign select_ln43_16_fu_3810_p3 = ((write_flag48_0_reg_588[0:0] === 1'b1) ? datapop_local_0_V_054_reg_612 : datapop_local_0_V_read);

assign select_ln43_17_fu_3817_p3 = ((write_flag51_0_reg_624[0:0] === 1'b1) ? datapop_local_1_V_053_reg_648 : datapop_local_1_V_read);

assign select_ln43_18_fu_3824_p3 = ((write_flag54_0_reg_660[0:0] === 1'b1) ? datapop_local_2_V_051_reg_684 : datapop_local_2_V_read);

assign select_ln43_19_fu_3831_p3 = ((write_flag57_0_reg_696[0:0] === 1'b1) ? datapop_local_3_V_050_reg_720 : datapop_local_3_V_read);

assign select_ln43_1_fu_3705_p3 = ((write_flag3_0_reg_1068[0:0] === 1'b1) ? data_local_1_V_037_reg_1032 : data_local_1_V_read);

assign select_ln43_20_fu_3838_p3 = ((write_flag60_0_reg_732[0:0] === 1'b1) ? datapop_local_4_V_048_reg_756 : datapop_local_4_V_read);

assign select_ln43_21_fu_3845_p3 = ((write_flag63_0_reg_768[0:0] === 1'b1) ? datapop_local_5_V_047_reg_792 : datapop_local_5_V_read);

assign select_ln43_22_fu_3852_p3 = ((write_flag66_0_reg_804[0:0] === 1'b1) ? datapop_local_6_V_045_reg_828 : datapop_local_6_V_read);

assign select_ln43_23_fu_3859_p3 = ((write_flag69_0_reg_840[0:0] === 1'b1) ? datapop_local_7_V_044_reg_864 : datapop_local_7_V_read);

assign select_ln43_24_fu_3866_p3 = ((write_flag72_0_reg_876[0:0] === 1'b1) ? datapop_local_8_V_042_reg_900 : datapop_local_8_V_read);

assign select_ln43_25_fu_3873_p3 = ((write_flag75_0_reg_912[0:0] === 1'b1) ? datapop_local_9_V_041_reg_936 : datapop_local_9_V_read);

assign select_ln43_26_fu_3880_p3 = ((write_flag78_0_reg_948[0:0] === 1'b1) ? datapop_local_10_V_039_reg_972 : datapop_local_10_V_read);

assign select_ln43_27_fu_3887_p3 = ((write_flag81_0_reg_984[0:0] === 1'b1) ? datapop_local_11_V_038_reg_1008 : datapop_local_11_V_read);

assign select_ln43_28_fu_3894_p3 = ((write_flag84_0_reg_1020[0:0] === 1'b1) ? datapop_local_12_V_036_reg_1044 : datapop_local_12_V_read);

assign select_ln43_29_fu_3901_p3 = ((write_flag87_0_reg_1056[0:0] === 1'b1) ? datapop_local_13_V_035_reg_1080 : datapop_local_13_V_read);

assign select_ln43_2_fu_3712_p3 = ((write_flag6_0_reg_996[0:0] === 1'b1) ? data_local_2_V_040_reg_960 : data_local_2_V_read);

assign select_ln43_30_fu_3908_p3 = ((write_flag90_0_reg_1092[0:0] === 1'b1) ? datapop_local_14_V_033_reg_1116 : datapop_local_14_V_read);

assign select_ln43_31_fu_3915_p3 = ((write_flag93_0_reg_1128[0:0] === 1'b1) ? datapop_local_15_V_032_reg_1152 : datapop_local_15_V_read);

assign select_ln43_3_fu_3719_p3 = ((write_flag9_0_reg_924[0:0] === 1'b1) ? data_local_3_V_043_reg_888 : data_local_3_V_read);

assign select_ln43_4_fu_3726_p3 = ((write_flag12_0_reg_852[0:0] === 1'b1) ? data_local_4_V_046_reg_816 : data_local_4_V_read);

assign select_ln43_5_fu_3733_p3 = ((write_flag15_0_reg_780[0:0] === 1'b1) ? data_local_5_V_049_reg_744 : data_local_5_V_read);

assign select_ln43_6_fu_3740_p3 = ((write_flag18_0_reg_708[0:0] === 1'b1) ? data_local_6_V_052_reg_672 : data_local_6_V_read);

assign select_ln43_7_fu_3747_p3 = ((write_flag21_0_reg_636[0:0] === 1'b1) ? data_local_7_V_055_reg_600 : data_local_7_V_read);

assign select_ln43_8_fu_3754_p3 = ((write_flag24_0_reg_564[0:0] === 1'b1) ? data_local_8_V_058_reg_528 : data_local_8_V_read);

assign select_ln43_9_fu_3761_p3 = ((write_flag27_0_reg_492[0:0] === 1'b1) ? data_local_9_V_061_reg_456 : data_local_9_V_read);

assign select_ln43_fu_3698_p3 = ((write_flag_0_reg_1140[0:0] === 1'b1) ? data_local_0_V_034_reg_1104 : data_local_0_V_read);

assign shl_ln_fu_1227_p3 = {{trunc_ln30_fu_1223_p1}, {9'd0}};

assign trunc_ln30_fu_1223_p1 = data_part_num_0_reg_384_pp0_iter1_reg[0:0];

assign trunc_ln364_fu_1274_p1 = p_Result_2_fu_1268_p2[511:0];

assign write_flag12_1_fu_1886_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag15_1_fu_2038_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag18_1_fu_2190_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag21_1_fu_2342_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag24_1_fu_2532_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag27_1_fu_2760_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag30_1_fu_2988_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag33_1_fu_3026_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag36_1_fu_2912_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag39_1_fu_2798_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag3_1_fu_1430_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag42_1_fu_2684_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag45_1_fu_2570_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag48_1_fu_2456_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag51_1_fu_2380_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag54_1_fu_2304_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag57_1_fu_2228_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag60_1_fu_2152_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag63_1_fu_2076_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag66_1_fu_2000_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag69_1_fu_1924_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag6_1_fu_1582_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag72_1_fu_1848_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag75_1_fu_1772_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag78_1_fu_1696_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag81_1_fu_1620_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag84_1_fu_1544_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag87_1_fu_1468_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag90_1_fu_1392_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag93_1_fu_1316_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag9_1_fu_1734_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign write_flag_1_fu_1278_p17 = {{data_part_num_0_reg_384_pp0_iter1_reg[4:1]}};

assign xor_ln647_fu_1252_p2 = (zext_ln647_fu_1248_p1 ^ 11'd1023);

assign zext_ln219_3_fu_1181_p1 = input_V_offset;

assign zext_ln219_4_fu_1191_p1 = add_ln219_reg_4114;

assign zext_ln219_fu_1177_p1 = or_ln219_1_fu_1169_p3;

assign zext_ln35_fu_3102_p1 = grp_popcnt_fu_1164_ap_return;

assign zext_ln647_2_fu_1258_p1 = xor_ln647_fu_1252_p2;

assign zext_ln647_fu_1248_p1 = num_hi_fu_1235_p2;

endmodule //tancalc_data_read_1
