TimeQuest Timing Analyzer report for n6480
Wed Aug 24 22:41:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'n64_clock'
 12. Slow Model Hold: 'n64_clock'
 13. Slow Model Minimum Pulse Width: 'n64_clock'
 14. Setup Times
 15. Hold Times
 16. Clock to Output Times
 17. Minimum Clock to Output Times
 18. Fast Model Setup Summary
 19. Fast Model Hold Summary
 20. Fast Model Recovery Summary
 21. Fast Model Removal Summary
 22. Fast Model Minimum Pulse Width Summary
 23. Fast Model Setup: 'n64_clock'
 24. Fast Model Hold: 'n64_clock'
 25. Fast Model Minimum Pulse Width: 'n64_clock'
 26. Setup Times
 27. Hold Times
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Multicorner Timing Analysis Summary
 31. Setup Times
 32. Hold Times
 33. Clock to Output Times
 34. Minimum Clock to Output Times
 35. Setup Transfers
 36. Hold Transfers
 37. Report TCCS
 38. Report RSKM
 39. Unconstrained Paths
 40. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; n6480                                                             ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C5T144C8                                                       ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets       ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+
; n64_clock  ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { n64_clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------+


+--------------------------------------------------+
; Slow Model Fmax Summary                          ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 114.12 MHz ; 114.12 MHz      ; n64_clock  ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -7.763 ; -1915.649     ;
+-----------+--------+---------------+


+-----------------------------------+
; Slow Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.499 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -2.567 ; -2332.121         ;
+-----------+--------+-------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'n64_clock'                                                                                   ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node           ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+
; -7.763 ; out_green[1] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.809      ;
; -7.698 ; out_green[3] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.751      ;
; -7.658 ; out_green[6] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.704      ;
; -7.654 ; out_green[4] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.707      ;
; -7.646 ; out_green[0] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.692      ;
; -7.630 ; out_green[2] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.676      ;
; -7.612 ; out_green[3] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.665      ;
; -7.568 ; out_green[4] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.621      ;
; -7.552 ; out_green[6] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.603      ;
; -7.528 ; out_green[1] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.574      ;
; -7.523 ; out_green[0] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.574      ;
; -7.483 ; out_green[5] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.536      ;
; -7.475 ; out_green[3] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.528      ;
; -7.466 ; out_green[6] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.517      ;
; -7.458 ; out_green[1] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.493      ;
; -7.452 ; out_green[2] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.503      ;
; -7.451 ; out_green[6] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.486      ;
; -7.442 ; out_green[1] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.488      ;
; -7.440 ; out_green[3] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.477      ;
; -7.437 ; out_green[0] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.488      ;
; -7.431 ; out_green[4] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.484      ;
; -7.423 ; out_green[6] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.469      ;
; -7.410 ; out_green[0] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.456      ;
; -7.397 ; out_green[5] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.450      ;
; -7.394 ; out_green[2] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.440      ;
; -7.392 ; out_green[3] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 8.440      ;
; -7.370 ; out_green[3] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.423      ;
; -7.366 ; out_green[2] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.417      ;
; -7.356 ; out_green[1] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.402      ;
; -7.337 ; out_green[6] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.383      ;
; -7.329 ; out_green[6] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.380      ;
; -7.326 ; out_green[4] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.379      ;
; -7.324 ; out_green[0] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.370      ;
; -7.308 ; out_green[2] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.354      ;
; -7.300 ; out_green[0] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.351      ;
; -7.295 ; out_green[2] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.330      ;
; -7.293 ; out_green[4] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.330      ;
; -7.277 ; out_green[5] ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.314      ;
; -7.274 ; out_green[1] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.309      ;
; -7.270 ; out_green[1] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.316      ;
; -7.260 ; out_green[5] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.313      ;
; -7.256 ; out_green[3] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.293      ;
; -7.251 ; out_green[6] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.297      ;
; -7.238 ; out_green[0] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.284      ;
; -7.229 ; out_green[2] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.280      ;
; -7.224 ; out_green[6] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.275      ;
; -7.222 ; out_green[2] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.268      ;
; -7.219 ; out_green[6] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.254      ;
; -7.195 ; out_green[0] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.246      ;
; -7.188 ; out_green[1] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.223      ;
; -7.185 ; out_green[1] ; vga_red[9]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.236      ;
; -7.170 ; out_green[3] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.207      ;
; -7.165 ; out_green[6] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.211      ;
; -7.164 ; out_green[3] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.217      ;
; -7.155 ; out_green[5] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.208      ;
; -7.152 ; out_green[0] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.198      ;
; -7.140 ; out_green[3] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 8.188      ;
; -7.136 ; out_green[4] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 8.184      ;
; -7.136 ; out_green[2] ; vga_blue[5]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.182      ;
; -7.133 ; out_green[6] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.168      ;
; -7.128 ; out_green[1] ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.174      ;
; -7.124 ; out_green[2] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.175      ;
; -7.120 ; out_green[4] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.173      ;
; -7.102 ; out_green[1] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.137      ;
; -7.099 ; out_green[1] ; vga_red[8]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.150      ;
; -7.084 ; out_green[3] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.121      ;
; -7.068 ; out_green[2] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.103      ;
; -7.066 ; out_green[4] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.103      ;
; -7.060 ; out_green[3] ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 8.113      ;
; -7.055 ; out_green[6] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.106      ;
; -7.050 ; out_green[5] ; vga_green[8]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.087      ;
; -7.023 ; out_green[6] ; vga_blue[4]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 8.069      ;
; -7.016 ; out_green[1] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.051      ;
; -7.007 ; out_green[5] ; vga_blue[9]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 8.055      ;
; -6.998 ; out_green[3] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.035      ;
; -6.989 ; out_green[0] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.040      ;
; -6.982 ; out_green[2] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 8.017      ;
; -6.980 ; out_green[4] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.017      ;
; -6.969 ; out_green[6] ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.020      ;
; -6.964 ; out_green[5] ; vga_green[7]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 8.001      ;
; -6.962 ; out_green[1] ; vga_red[7]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 8.013      ;
; -6.930 ; out_green[1] ; vga_green[4]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 7.965      ;
; -6.912 ; out_green[3] ; vga_green[4]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.949      ;
; -6.896 ; out_green[2] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 7.931      ;
; -6.894 ; out_green[4] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.931      ;
; -6.884 ; out_green[4] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 7.932      ;
; -6.878 ; out_green[3] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 7.926      ;
; -6.878 ; out_green[5] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.915      ;
; -6.857 ; out_green[1] ; vga_red[6]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 7.908      ;
; -6.828 ; out_green[1] ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 7.874      ;
; -6.804 ; out_green[2] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 7.839      ;
; -6.802 ; out_green[4] ; vga_green[5]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.003     ; 7.839      ;
; -6.795 ; out_green[4] ; vga_blue[7]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 7.843      ;
; -6.783 ; out_green[2] ; vga_red[5]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 7.834      ;
; -6.778 ; out_blue[4]  ; vga_green[9]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.010     ; 7.808      ;
; -6.777 ; out_green[3] ; vga_blue[6]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 7.825      ;
; -6.755 ; out_green[5] ; vga_blue[8]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 7.803      ;
; -6.730 ; out_green[4] ; vga_red[4]~reg0   ; n64_clock    ; n64_clock   ; 1.000        ; 0.013      ; 7.783      ;
; -6.723 ; out_green[6] ; vga_blue[3]~reg0  ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 7.769      ;
; -6.709 ; out_green[6] ; vga_green[6]~reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.005     ; 7.744      ;
+--------+--------------+-------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.499 ; interlace_mode[0]                                                                                                          ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; interlace_mode[1]                                                                                                          ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_sel                                                                                                                 ; buffer_sel                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_a                                                                                                                ; buffer_en_a                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; buffer_en_b                                                                                                                ; buffer_en_b                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_osc                                                                                                                    ; vga_osc                                                                                                                                      ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; vga_clk~reg0                                                                                                               ; vga_clk~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                         ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                         ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.499 ; n64_pixel:rgb_decoder|px_osc                                                                                               ; n64_pixel:rgb_decoder|px_osc                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.805      ;
; 0.734 ; n64_pixel:rgb_decoder|red_store[6]                                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.040      ;
; 0.736 ; n64_pixel:rgb_decoder|red_store[4]                                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.042      ;
; 0.740 ; n64_pixel:rgb_decoder|blue_store[6]                                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.046      ;
; 0.752 ; interlace_mode[0]                                                                                                          ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.058      ;
; 0.753 ; vsync_time[15]                                                                                                             ; vsync_time[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; hsync_time[15]                                                                                                             ; hsync_time[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; n64_px_count[15]                                                                                                           ; n64_px_count[15]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; vga_px_count[15]                                                                                                           ; vga_px_count[15]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.753 ; line_count[15]                                                                                                             ; line_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.059      ;
; 0.768 ; interlace_mode[1]                                                                                                          ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.074      ;
; 0.898 ; n64_pixel:rgb_decoder|red_cap[4]                                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.204      ;
; 0.901 ; n64_pixel:rgb_decoder|red_cap[6]                                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.207      ;
; 0.910 ; n64_pixel:rgb_decoder|green_final[6]                                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.216      ;
; 0.952 ; buffer_in_b[15]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.317      ;
; 0.952 ; buffer_in_b[17]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.317      ;
; 0.962 ; buffer_in_b[16]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.098      ; 1.327      ;
; 0.965 ; n64_pixel:rgb_decoder|red_final[3]                                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.272      ;
; 0.966 ; n64_pixel:rgb_decoder|red_cap[4]                                                                                           ; n64_pixel:rgb_decoder|red_store[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.274      ;
; 1.036 ; n64_pixel:rgb_decoder|green_store[1]                                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.341      ;
; 1.038 ; n64_pixel:rgb_decoder|red_cap[6]                                                                                           ; n64_pixel:rgb_decoder|red_store[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.002      ; 1.346      ;
; 1.043 ; n64_pixel:rgb_decoder|red_final[2]                                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.350      ;
; 1.043 ; n64_pixel:rgb_decoder|red_store[0]                                                                                         ; n64_pixel:rgb_decoder|red_out[0]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.350      ;
; 1.045 ; n64_pixel:rgb_decoder|green_final[2]                                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.350      ;
; 1.052 ; n64_pixel:rgb_decoder|blue_store[5]                                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 1.357      ;
; 1.053 ; n64_pixel:rgb_decoder|red_store[1]                                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.360      ;
; 1.061 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                                          ; n64_pixel:rgb_decoder|blue_store[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.368      ;
; 1.063 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                                          ; n64_pixel:rgb_decoder|blue_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 1.370      ;
; 1.113 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1 ; buffer_in_b[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.334      ;
; 1.120 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a9 ; buffer_in_b[17]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.341      ;
; 1.122 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a9 ; buffer_in_b[15]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; -0.085     ; 1.343      ;
; 1.158 ; n64_pixel:rgb_decoder|green_final[5]                                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.464      ;
; 1.158 ; n64_pixel:rgb_decoder|green_final[0]                                                                                       ; n64_pixel:rgb_decoder|green_out[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.464      ;
; 1.160 ; n64_pixel:rgb_decoder|green_store[3]                                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.466      ;
; 1.163 ; n64_pixel:rgb_decoder|red_store[5]                                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.469      ;
; 1.167 ; vsync_time[0]                                                                                                              ; vsync_time[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; hsync_time[0]                                                                                                              ; hsync_time[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; n64_px_count[0]                                                                                                            ; n64_px_count[0]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; vga_px_count[0]                                                                                                            ; vga_px_count[0]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; line_count[0]                                                                                                              ; line_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.167 ; vga_osc                                                                                                                    ; vga_clk~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.473      ;
; 1.175 ; vsync_time[1]                                                                                                              ; vsync_time[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; hsync_time[1]                                                                                                              ; hsync_time[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; n64_px_count[1]                                                                                                            ; n64_px_count[1]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; vga_px_count[1]                                                                                                            ; vga_px_count[1]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.175 ; line_count[1]                                                                                                              ; line_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.481      ;
; 1.176 ; vsync_time[2]                                                                                                              ; vsync_time[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vsync_time[9]                                                                                                              ; vsync_time[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; hsync_time[2]                                                                                                              ; hsync_time[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; hsync_time[9]                                                                                                              ; hsync_time[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; n64_px_count[2]                                                                                                            ; n64_px_count[2]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; n64_px_count[9]                                                                                                            ; n64_px_count[9]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_px_count[2]                                                                                                            ; vga_px_count[2]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; vga_px_count[9]                                                                                                            ; vga_px_count[9]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; line_count[2]                                                                                                              ; line_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.176 ; line_count[9]                                                                                                              ; line_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.482      ;
; 1.177 ; vsync_time[4]                                                                                                              ; vsync_time[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vsync_time[7]                                                                                                              ; vsync_time[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vsync_time[11]                                                                                                             ; vsync_time[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vsync_time[13]                                                                                                             ; vsync_time[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vsync_time[14]                                                                                                             ; vsync_time[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; hsync_time[4]                                                                                                              ; hsync_time[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; hsync_time[7]                                                                                                              ; hsync_time[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; hsync_time[11]                                                                                                             ; hsync_time[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; hsync_time[13]                                                                                                             ; hsync_time[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; hsync_time[14]                                                                                                             ; hsync_time[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; n64_px_count[4]                                                                                                            ; n64_px_count[4]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; n64_px_count[7]                                                                                                            ; n64_px_count[7]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; n64_px_count[11]                                                                                                           ; n64_px_count[11]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; n64_px_count[13]                                                                                                           ; n64_px_count[13]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; n64_px_count[14]                                                                                                           ; n64_px_count[14]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_px_count[4]                                                                                                            ; vga_px_count[4]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_px_count[7]                                                                                                            ; vga_px_count[7]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_px_count[11]                                                                                                           ; vga_px_count[11]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_px_count[13]                                                                                                           ; vga_px_count[13]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; vga_px_count[14]                                                                                                           ; vga_px_count[14]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; line_count[4]                                                                                                              ; line_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; line_count[7]                                                                                                              ; line_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; line_count[11]                                                                                                             ; line_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; line_count[13]                                                                                                             ; line_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.177 ; line_count[14]                                                                                                             ; line_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.483      ;
; 1.178 ; enable_delay                                                                                                               ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.484      ;
; 1.178 ; enable_delay                                                                                                               ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.484      ;
; 1.180 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.486      ;
; 1.183 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[1]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[1]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.489      ;
; 1.185 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.491      ;
; 1.190 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[3]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[3]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.496      ;
; 1.190 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[5]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[5]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.496      ;
; 1.191 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[7]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[7]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.497      ;
; 1.192 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 1.498      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg8 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg9 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1                    ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1                    ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19                   ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19                   ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg0 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg1 ;
; -2.567 ; 0.500        ; 3.067          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg2 ;
; -2.567 ; 0.500        ; 3.067          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; 8.877 ; 8.877 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; 8.877 ; 8.877 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; 8.270 ; 8.270 ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; 6.443 ; 6.443 ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; 5.451 ; 5.451 ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 5.715 ; 5.715 ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; 5.575 ; 5.575 ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; 4.675 ; 4.675 ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; 5.025 ; 5.025 ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; 5.715 ; 5.715 ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; 5.521 ; 5.521 ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; 5.646 ; 5.646 ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; 0.300 ; 0.300 ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; 0.117 ; 0.117 ; Fall       ; n64_clock       ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; -4.410 ; -4.410 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; -4.924 ; -4.924 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; -4.410 ; -4.410 ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; -4.728 ; -4.728 ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; -4.822 ; -4.822 ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 0.063  ; 0.063  ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; -4.868 ; -4.868 ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; -4.388 ; -4.388 ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; -4.740 ; -4.740 ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; -4.866 ; -4.866 ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; -4.854 ; -4.854 ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; -4.877 ; -4.877 ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; 0.063  ; 0.063  ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; 0.152  ; 0.152  ; Fall       ; n64_clock       ;
+--------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 7.944 ; 7.944 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.082 ; 9.082 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.762 ; 8.762 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.260 ; 8.260 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.280 ; 8.280 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.239 ; 8.239 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.290 ; 8.290 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 8.322 ; 8.322 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.679 ; 8.679 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.688 ; 8.688 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.762 ; 8.762 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.819 ; 7.819 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.154 ; 9.154 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.461 ; 8.461 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.832 ; 8.832 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.797 ; 8.797 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.882 ; 8.882 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.129 ; 9.129 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.154 ; 9.154 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.840 ; 8.840 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.407 ; 8.407 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.819 ; 8.819 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 8.736 ; 8.736 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 9.489 ; 9.489 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.489 ; 9.489 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.202 ; 9.202 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.098 ; 9.098 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.424 ; 8.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.427 ; 8.427 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.221 ; 8.221 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.000 ; 8.000 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.662 ; 7.662 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.375 ; 7.375 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.247 ; 8.247 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.715 ; 8.715 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 7.944 ; 7.944 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.082 ; 9.082 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.239 ; 8.239 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.260 ; 8.260 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.280 ; 8.280 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.239 ; 8.239 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.290 ; 8.290 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 8.322 ; 8.322 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.679 ; 8.679 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.688 ; 8.688 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.762 ; 8.762 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.819 ; 7.819 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 8.407 ; 8.407 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.461 ; 8.461 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.832 ; 8.832 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.797 ; 8.797 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.882 ; 8.882 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.129 ; 9.129 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.154 ; 9.154 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.840 ; 8.840 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.407 ; 8.407 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.819 ; 8.819 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 8.736 ; 8.736 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 7.375 ; 7.375 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.489 ; 9.489 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.202 ; 9.202 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.098 ; 9.098 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.424 ; 8.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.427 ; 8.427 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.221 ; 8.221 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.000 ; 8.000 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.662 ; 7.662 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.375 ; 7.375 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.247 ; 8.247 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.715 ; 8.715 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+------------------------------------+
; Fast Model Setup Summary           ;
+-----------+--------+---------------+
; Clock     ; Slack  ; End Point TNS ;
+-----------+--------+---------------+
; n64_clock ; -1.695 ; -319.676      ;
+-----------+--------+---------------+


+-----------------------------------+
; Fast Model Hold Summary           ;
+-----------+-------+---------------+
; Clock     ; Slack ; End Point TNS ;
+-----------+-------+---------------+
; n64_clock ; 0.215 ; 0.000         ;
+-----------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-----------+--------+-------------------+
; Clock     ; Slack  ; End Point TNS     ;
+-----------+--------+-------------------+
; n64_clock ; -1.627 ; -1496.344         ;
+-----------+--------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'n64_clock'                                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                     ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.695 ; out_green[1]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.733      ;
; -1.687 ; out_green[6]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.725      ;
; -1.650 ; out_green[2]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.688      ;
; -1.642 ; out_green[0]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.680      ;
; -1.640 ; out_green[3]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.683      ;
; -1.621 ; out_green[6]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.662      ;
; -1.619 ; out_green[4]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.662      ;
; -1.605 ; out_green[3]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.648      ;
; -1.598 ; out_green[1]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.636      ;
; -1.590 ; out_green[6]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.628      ;
; -1.586 ; out_green[6]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.627      ;
; -1.584 ; out_green[4]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.627      ;
; -1.583 ; out_green[3]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.619      ;
; -1.579 ; out_green[1]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.613      ;
; -1.568 ; out_green[5]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.611      ;
; -1.563 ; out_green[0]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.604      ;
; -1.555 ; out_green[3]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.598      ;
; -1.553 ; out_green[2]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.591      ;
; -1.547 ; out_green[6]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.581      ;
; -1.546 ; out_green[3]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 2.586      ;
; -1.545 ; out_green[0]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.583      ;
; -1.543 ; out_green[2]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.584      ;
; -1.536 ; out_green[6]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.577      ;
; -1.534 ; out_green[4]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.577      ;
; -1.533 ; out_green[5]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.576      ;
; -1.531 ; out_green[1]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.569      ;
; -1.531 ; out_green[4]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.567      ;
; -1.528 ; out_green[0]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.569      ;
; -1.523 ; out_green[6]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.561      ;
; -1.521 ; out_green[5]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.557      ;
; -1.519 ; out_green[2]                                                                                                                                  ; vga_green[9]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.553      ;
; -1.511 ; out_green[3]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.554      ;
; -1.508 ; out_green[2]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.549      ;
; -1.496 ; out_green[1]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.534      ;
; -1.493 ; out_green[3]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.529      ;
; -1.492 ; out_green[6]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.533      ;
; -1.490 ; out_green[4]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.533      ;
; -1.489 ; out_green[1]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.523      ;
; -1.488 ; out_green[6]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.526      ;
; -1.486 ; out_green[2]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.524      ;
; -1.483 ; out_green[4]                                                                                                                                  ; vga_blue[9]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 2.523      ;
; -1.483 ; out_green[5]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.526      ;
; -1.478 ; out_green[0]                                                                                                                                  ; vga_blue[7]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.516      ;
; -1.478 ; out_green[0]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.519      ;
; -1.475 ; out_green[1]                                                                                                                                  ; vga_red[9]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.516      ;
; -1.461 ; out_green[1]                                                                                                                                  ; vga_blue[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.499      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a3~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a9~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a6~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a8~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg0  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg1  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a5~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg2  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a7~porta_memory_reg0  ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a2~porta_datain_reg3  ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.460 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a20~porta_datain_reg0 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a20~porta_memory_reg0 ; n64_clock    ; n64_clock   ; 1.000        ; -0.017     ; 2.442      ;
; -1.458 ; out_green[3]                                                                                                                                  ; vga_green[7]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.004      ; 2.494      ;
; -1.458 ; out_green[2]                                                                                                                                  ; vga_red[7]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.499      ;
; -1.454 ; out_green[1]                                                                                                                                  ; vga_green[7]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.488      ;
; -1.453 ; out_green[6]                                                                                                                                  ; vga_blue[5]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.491      ;
; -1.451 ; out_green[2]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.489      ;
; -1.449 ; out_green[3]                                                                                                                                  ; vga_blue[8]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.008      ; 2.489      ;
; -1.443 ; out_green[0]                                                                                                                                  ; vga_blue[6]~reg0                                                                                                                              ; n64_clock    ; n64_clock   ; 1.000        ; 0.006      ; 2.481      ;
; -1.443 ; out_green[6]                                                                                                                                  ; vga_green[8]~reg0                                                                                                                             ; n64_clock    ; n64_clock   ; 1.000        ; 0.002      ; 2.477      ;
; -1.440 ; out_green[1]                                                                                                                                  ; vga_red[8]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.481      ;
; -1.439 ; out_green[5]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.482      ;
; -1.434 ; out_green[0]                                                                                                                                  ; vga_red[6]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.009      ; 2.475      ;
; -1.430 ; out_green[3]                                                                                                                                  ; vga_red[5]~reg0                                                                                                                               ; n64_clock    ; n64_clock   ; 1.000        ; 0.011      ; 2.473      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'n64_clock'                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                  ; To Node                                                                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.215 ; interlace_mode[0]                                                                                                          ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; interlace_mode[1]                                                                                                          ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_sel                                                                                                                 ; buffer_sel                                                                                                                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_a                                                                                                                ; buffer_en_a                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; buffer_en_b                                                                                                                ; buffer_en_b                                                                                                                                  ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_osc                                                                                                                    ; vga_osc                                                                                                                                      ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; vga_clk~reg0                                                                                                               ; vga_clk~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                       ; n64_pixel:rgb_decoder|cycle_count[0]                                                                                                         ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                       ; n64_pixel:rgb_decoder|cycle_count[1]                                                                                                         ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; n64_pixel:rgb_decoder|px_osc                                                                                               ; n64_pixel:rgb_decoder|px_osc                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.367      ;
; 0.237 ; n64_pixel:rgb_decoder|red_store[6]                                                                                         ; n64_pixel:rgb_decoder|red_out[6]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; n64_pixel:rgb_decoder|red_store[4]                                                                                         ; n64_pixel:rgb_decoder|red_out[4]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; n64_pixel:rgb_decoder|blue_store[6]                                                                                        ; n64_pixel:rgb_decoder|blue_out[6]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.391      ;
; 0.243 ; vsync_time[15]                                                                                                             ; vsync_time[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; hsync_time[15]                                                                                                             ; hsync_time[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; n64_px_count[15]                                                                                                           ; n64_px_count[15]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; vga_px_count[15]                                                                                                           ; vga_px_count[15]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; line_count[15]                                                                                                             ; line_count[15]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; interlace_mode[0]                                                                                                          ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.395      ;
; 0.252 ; interlace_mode[1]                                                                                                          ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.404      ;
; 0.253 ; buffer_in_b[15]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg3 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.452      ;
; 0.253 ; buffer_in_b[17]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.452      ;
; 0.258 ; buffer_in_b[16]                                                                                                            ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_datain_reg2 ; n64_clock    ; n64_clock   ; 0.000        ; 0.061      ; 0.457      ;
; 0.288 ; n64_pixel:rgb_decoder|green_final[6]                                                                                       ; n64_pixel:rgb_decoder|green_out[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.440      ;
; 0.312 ; n64_pixel:rgb_decoder|red_cap[4]                                                                                           ; n64_pixel:rgb_decoder|red_store[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.465      ;
; 0.312 ; n64_pixel:rgb_decoder|red_final[3]                                                                                         ; n64_pixel:rgb_decoder|red_out[3]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.465      ;
; 0.317 ; n64_pixel:rgb_decoder|red_cap[6]                                                                                           ; n64_pixel:rgb_decoder|red_store[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.470      ;
; 0.319 ; n64_pixel:rgb_decoder|green_store[1]                                                                                       ; n64_pixel:rgb_decoder|green_out[1]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.469      ;
; 0.320 ; n64_pixel:rgb_decoder|red_final[2]                                                                                         ; n64_pixel:rgb_decoder|red_out[2]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.473      ;
; 0.321 ; n64_pixel:rgb_decoder|red_store[0]                                                                                         ; n64_pixel:rgb_decoder|red_out[0]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.474      ;
; 0.321 ; n64_pixel:rgb_decoder|green_final[2]                                                                                       ; n64_pixel:rgb_decoder|green_out[2]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; -0.001     ; 0.472      ;
; 0.324 ; n64_pixel:rgb_decoder|red_cap[4]                                                                                           ; n64_pixel:rgb_decoder|red_final[4]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; n64_pixel:rgb_decoder|red_store[1]                                                                                         ; n64_pixel:rgb_decoder|red_out[1]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.001      ; 0.477      ;
; 0.325 ; n64_pixel:rgb_decoder|red_cap[6]                                                                                           ; n64_pixel:rgb_decoder|red_final[6]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.477      ;
; 0.328 ; n64_pixel:rgb_decoder|blue_store[5]                                                                                        ; n64_pixel:rgb_decoder|blue_out[5]                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; -0.002     ; 0.478      ;
; 0.328 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                                          ; n64_pixel:rgb_decoder|blue_store[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.480      ;
; 0.329 ; n64_pixel:rgb_decoder|blue_cap[0]                                                                                          ; n64_pixel:rgb_decoder|blue_final[0]                                                                                                          ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.481      ;
; 0.355 ; vsync_time[0]                                                                                                              ; vsync_time[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; hsync_time[0]                                                                                                              ; hsync_time[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_px_count[0]                                                                                                            ; n64_px_count[0]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; vga_px_count[0]                                                                                                            ; vga_px_count[0]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; line_count[0]                                                                                                              ; line_count[0]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.355 ; n64_pixel:rgb_decoder|green_final[0]                                                                                       ; n64_pixel:rgb_decoder|green_out[0]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.507      ;
; 0.358 ; n64_pixel:rgb_decoder|green_final[5]                                                                                       ; n64_pixel:rgb_decoder|green_out[5]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.510      ;
; 0.359 ; vsync_time[1]                                                                                                              ; vsync_time[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; hsync_time[1]                                                                                                              ; hsync_time[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; n64_px_count[1]                                                                                                            ; n64_px_count[1]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; vga_px_count[1]                                                                                                            ; vga_px_count[1]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.359 ; line_count[1]                                                                                                              ; line_count[1]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; vsync_time[2]                                                                                                              ; vsync_time[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[9]                                                                                                              ; vsync_time[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vsync_time[11]                                                                                                             ; vsync_time[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[2]                                                                                                              ; hsync_time[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[9]                                                                                                              ; hsync_time[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; hsync_time[11]                                                                                                             ; hsync_time[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[2]                                                                                                            ; n64_px_count[2]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[9]                                                                                                            ; n64_px_count[9]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; n64_px_count[11]                                                                                                           ; n64_px_count[11]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[2]                                                                                                            ; vga_px_count[2]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[9]                                                                                                            ; vga_px_count[9]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; vga_px_count[11]                                                                                                           ; vga_px_count[11]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[2]                                                                                                              ; line_count[2]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[9]                                                                                                              ; line_count[9]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; line_count[11]                                                                                                             ; line_count[11]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; vsync_time[4]                                                                                                              ; vsync_time[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[7]                                                                                                              ; vsync_time[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[13]                                                                                                             ; vsync_time[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vsync_time[14]                                                                                                             ; vsync_time[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[4]                                                                                                              ; hsync_time[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[7]                                                                                                              ; hsync_time[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[13]                                                                                                             ; hsync_time[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; hsync_time[14]                                                                                                             ; hsync_time[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[4]                                                                                                            ; n64_px_count[4]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[7]                                                                                                            ; n64_px_count[7]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[13]                                                                                                           ; n64_px_count[13]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_px_count[14]                                                                                                           ; n64_px_count[14]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[4]                                                                                                            ; vga_px_count[4]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[7]                                                                                                            ; vga_px_count[7]                                                                                                                              ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[13]                                                                                                           ; vga_px_count[13]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; vga_px_count[14]                                                                                                           ; vga_px_count[14]                                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[4]                                                                                                              ; line_count[4]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[7]                                                                                                              ; line_count[7]                                                                                                                                ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[13]                                                                                                             ; line_count[13]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; line_count[14]                                                                                                             ; line_count[14]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_pixel:rgb_decoder|green_store[3]                                                                                       ; n64_pixel:rgb_decoder|green_out[3]                                                                                                           ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.361 ; n64_pixel:rgb_decoder|red_store[5]                                                                                         ; n64_pixel:rgb_decoder|red_out[5]                                                                                                             ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[1]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[1]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; enable_delay                                                                                                               ; interlace_mode[1]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; vga_osc                                                                                                                    ; vga_clk~reg0                                                                                                                                 ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[9]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; enable_delay                                                                                                               ; interlace_mode[0]                                                                                                                            ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.516      ;
; 0.366 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[5]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[5]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[7]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[7]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[0]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[3]                 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[3]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; buffer_in_a[1]                                                                                                             ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a4~porta_datain_reg1 ; n64_clock    ; n64_clock   ; 0.000        ; 0.066      ; 0.573      ;
; 0.369 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[2]                 ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|cntr_fpf:cntr1|safe_q[2]                                   ; n64_clock    ; n64_clock   ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; linebuffer:buffer_b|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1 ; buffer_in_b[4]                                                                                                                               ; n64_clock    ; n64_clock   ; 0.000        ; -0.046     ; 0.475      ;
+-------+----------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'n64_clock'                                                                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock     ; Clock Edge ; Target                                                                                                                                        ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg1  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg2  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_datain_reg3  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~porta_memory_reg0  ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg3 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg4 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg5 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg6 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg7 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg8 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a0~portb_address_reg9 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1                    ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a10~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a11~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a12~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a13~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a14~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a15~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a16~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a17~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a18~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19                   ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19                   ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a19~porta_memory_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg0 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg1 ;
; -1.627 ; 0.500        ; 2.127          ; High Pulse Width ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg2 ;
; -1.627 ; 0.500        ; 2.127          ; Low Pulse Width  ; n64_clock ; Rise       ; linebuffer:buffer_a|altshift_taps:line_buffer_rtl_0|shift_taps_him:auto_generated|altsyncram_ue81:altsyncram2|ram_block3a1~porta_address_reg2 ;
+--------+--------------+----------------+------------------+-----------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; 3.446  ; 3.446  ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; 3.446  ; 3.446  ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; 3.289  ; 3.289  ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; 2.815  ; 2.815  ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; 2.570  ; 2.570  ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 2.504  ; 2.504  ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; 2.420  ; 2.420  ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; 2.137  ; 2.137  ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; 2.229  ; 2.229  ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; 2.504  ; 2.504  ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; 2.402  ; 2.402  ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; 2.504  ; 2.504  ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; -0.221 ; -0.221 ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; -0.334 ; -0.334 ; Fall       ; n64_clock       ;
+--------------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; -2.205 ; -2.205 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; -2.142 ; -2.142 ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; -2.281 ; -2.281 ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 0.409  ; 0.409  ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; -2.149 ; -2.149 ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; -2.002 ; -2.002 ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; -2.107 ; -2.107 ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; -2.151 ; -2.151 ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; -2.149 ; -2.149 ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; -2.164 ; -2.164 ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; 0.409  ; 0.409  ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; 0.455  ; 0.455  ; Fall       ; n64_clock       ;
+--------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.965 ; 3.965 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.697 ; 3.697 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.682 ; 3.682 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.733 ; 3.733 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.833 ; 3.833 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.839 ; 3.839 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 4.071 ; 4.071 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.850 ; 3.850 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.964 ; 3.964 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.942 ; 3.942 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.071 ; 4.071 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.036 ; 4.036 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.040 ; 4.040 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.056 ; 4.056 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.953 ; 3.953 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.876 ; 3.876 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.915 ; 3.915 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.880 ; 3.880 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 4.144 ; 4.144 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.144 ; 4.144 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.077 ; 4.077 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.022 ; 4.022 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.837 ; 3.837 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.685 ; 3.685 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.591 ; 3.591 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.530 ; 3.530 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.679 ; 3.679 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.864 ; 3.864 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.965 ; 3.965 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.697 ; 3.697 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.682 ; 3.682 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.733 ; 3.733 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.833 ; 3.833 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.839 ; 3.839 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.850 ; 3.850 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.850 ; 3.850 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.964 ; 3.964 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.942 ; 3.942 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.071 ; 4.071 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.036 ; 4.036 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.040 ; 4.040 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.056 ; 4.056 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.953 ; 3.953 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.876 ; 3.876 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.915 ; 3.915 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.880 ; 3.880 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.530 ; 3.530 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.144 ; 4.144 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.077 ; 4.077 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.022 ; 4.022 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.837 ; 3.837 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.685 ; 3.685 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.591 ; 3.591 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.530 ; 3.530 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.679 ; 3.679 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.864 ; 3.864 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+------------------+-----------+-------+----------+---------+---------------------+
; Clock            ; Setup     ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -7.763    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
;  n64_clock       ; -7.763    ; 0.215 ; N/A      ; N/A     ; -2.567              ;
; Design-wide TNS  ; -1915.649 ; 0.0   ; 0.0      ; 0.0     ; -2332.121           ;
;  n64_clock       ; -1915.649 ; 0.000 ; N/A      ; N/A     ; -2332.121           ;
+------------------+-----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------+
; Setup Times                                                                    ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; 8.877 ; 8.877 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; 8.877 ; 8.877 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; 8.270 ; 8.270 ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; 6.443 ; 6.443 ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; 5.451 ; 5.451 ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 5.715 ; 5.715 ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; 5.575 ; 5.575 ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; 4.675 ; 4.675 ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; 5.025 ; 5.025 ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; 5.715 ; 5.715 ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; 5.521 ; 5.521 ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; 5.646 ; 5.646 ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; 0.300 ; 0.300 ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; 0.117 ; 0.117 ; Fall       ; n64_clock       ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------+
; Hold Times                                                                       ;
+--------------------+------------+--------+--------+------------+-----------------+
; Data Port          ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+--------------------+------------+--------+--------+------------+-----------------+
; sw_scanlines_n[*]  ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[0] ; n64_clock  ; -2.205 ; -2.205 ; Rise       ; n64_clock       ;
;  sw_scanlines_n[1] ; n64_clock  ; -2.056 ; -2.056 ; Rise       ; n64_clock       ;
; sw_sdtv_res_n      ; n64_clock  ; -2.142 ; -2.142 ; Rise       ; n64_clock       ;
; sw_ypbpr_n         ; n64_clock  ; -2.281 ; -2.281 ; Rise       ; n64_clock       ;
; n64_data[*]        ; n64_clock  ; 0.409  ; 0.409  ; Fall       ; n64_clock       ;
;  n64_data[0]       ; n64_clock  ; -2.149 ; -2.149 ; Fall       ; n64_clock       ;
;  n64_data[1]       ; n64_clock  ; -2.002 ; -2.002 ; Fall       ; n64_clock       ;
;  n64_data[2]       ; n64_clock  ; -2.107 ; -2.107 ; Fall       ; n64_clock       ;
;  n64_data[3]       ; n64_clock  ; -2.151 ; -2.151 ; Fall       ; n64_clock       ;
;  n64_data[4]       ; n64_clock  ; -2.149 ; -2.149 ; Fall       ; n64_clock       ;
;  n64_data[5]       ; n64_clock  ; -2.164 ; -2.164 ; Fall       ; n64_clock       ;
;  n64_data[6]       ; n64_clock  ; 0.409  ; 0.409  ; Fall       ; n64_clock       ;
; n64_dsync_n        ; n64_clock  ; 0.455  ; 0.455  ; Fall       ; n64_clock       ;
+--------------------+------------+--------+--------+------------+-----------------+


+---------------------------------------------------------------------------+
; Clock to Output Times                                                     ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 7.944 ; 7.944 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 9.082 ; 9.082 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 8.762 ; 8.762 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 8.260 ; 8.260 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 8.280 ; 8.280 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 8.271 ; 8.271 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 8.239 ; 8.239 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 8.290 ; 8.290 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 8.322 ; 8.322 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 8.679 ; 8.679 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 8.688 ; 8.688 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 8.762 ; 8.762 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 7.819 ; 7.819 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 9.154 ; 9.154 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 8.461 ; 8.461 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 8.832 ; 8.832 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 8.797 ; 8.797 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 8.882 ; 8.882 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 9.119 ; 9.119 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 9.129 ; 9.129 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 9.154 ; 9.154 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 8.840 ; 8.840 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 8.407 ; 8.407 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 8.819 ; 8.819 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 8.736 ; 8.736 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 9.489 ; 9.489 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 9.489 ; 9.489 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 9.202 ; 9.202 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 9.098 ; 9.098 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 8.424 ; 8.424 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 8.427 ; 8.427 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 8.221 ; 8.221 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 8.024 ; 8.024 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 8.000 ; 8.000 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 7.662 ; 7.662 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 7.375 ; 7.375 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 8.247 ; 8.247 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 8.715 ; 8.715 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+---------------------------------------------------------------------------+
; Minimum Clock to Output Times                                             ;
+---------------+------------+-------+-------+------------+-----------------+
; Data Port     ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+---------------+------------+-------+-------+------------+-----------------+
; led           ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_blank     ; n64_clock  ; 3.965 ; 3.965 ; Rise       ; n64_clock       ;
; vga_blue[*]   ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[0]  ; n64_clock  ; 3.690 ; 3.690 ; Rise       ; n64_clock       ;
;  vga_blue[1]  ; n64_clock  ; 3.680 ; 3.680 ; Rise       ; n64_clock       ;
;  vga_blue[2]  ; n64_clock  ; 3.697 ; 3.697 ; Rise       ; n64_clock       ;
;  vga_blue[3]  ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_blue[4]  ; n64_clock  ; 3.682 ; 3.682 ; Rise       ; n64_clock       ;
;  vga_blue[5]  ; n64_clock  ; 3.714 ; 3.714 ; Rise       ; n64_clock       ;
;  vga_blue[6]  ; n64_clock  ; 3.733 ; 3.733 ; Rise       ; n64_clock       ;
;  vga_blue[7]  ; n64_clock  ; 3.833 ; 3.833 ; Rise       ; n64_clock       ;
;  vga_blue[8]  ; n64_clock  ; 3.839 ; 3.839 ; Rise       ; n64_clock       ;
;  vga_blue[9]  ; n64_clock  ; 3.881 ; 3.881 ; Rise       ; n64_clock       ;
; vga_clk       ; n64_clock  ; 3.613 ; 3.613 ; Rise       ; n64_clock       ;
; vga_green[*]  ; n64_clock  ; 3.850 ; 3.850 ; Rise       ; n64_clock       ;
;  vga_green[0] ; n64_clock  ; 3.850 ; 3.850 ; Rise       ; n64_clock       ;
;  vga_green[1] ; n64_clock  ; 3.964 ; 3.964 ; Rise       ; n64_clock       ;
;  vga_green[2] ; n64_clock  ; 3.942 ; 3.942 ; Rise       ; n64_clock       ;
;  vga_green[3] ; n64_clock  ; 4.071 ; 4.071 ; Rise       ; n64_clock       ;
;  vga_green[4] ; n64_clock  ; 4.036 ; 4.036 ; Rise       ; n64_clock       ;
;  vga_green[5] ; n64_clock  ; 4.040 ; 4.040 ; Rise       ; n64_clock       ;
;  vga_green[6] ; n64_clock  ; 4.056 ; 4.056 ; Rise       ; n64_clock       ;
;  vga_green[7] ; n64_clock  ; 3.953 ; 3.953 ; Rise       ; n64_clock       ;
;  vga_green[8] ; n64_clock  ; 3.876 ; 3.876 ; Rise       ; n64_clock       ;
;  vga_green[9] ; n64_clock  ; 3.915 ; 3.915 ; Rise       ; n64_clock       ;
; vga_hsync     ; n64_clock  ; 3.880 ; 3.880 ; Rise       ; n64_clock       ;
; vga_red[*]    ; n64_clock  ; 3.530 ; 3.530 ; Rise       ; n64_clock       ;
;  vga_red[0]   ; n64_clock  ; 4.144 ; 4.144 ; Rise       ; n64_clock       ;
;  vga_red[1]   ; n64_clock  ; 4.077 ; 4.077 ; Rise       ; n64_clock       ;
;  vga_red[2]   ; n64_clock  ; 4.022 ; 4.022 ; Rise       ; n64_clock       ;
;  vga_red[3]   ; n64_clock  ; 3.835 ; 3.835 ; Rise       ; n64_clock       ;
;  vga_red[4]   ; n64_clock  ; 3.837 ; 3.837 ; Rise       ; n64_clock       ;
;  vga_red[5]   ; n64_clock  ; 3.822 ; 3.822 ; Rise       ; n64_clock       ;
;  vga_red[6]   ; n64_clock  ; 3.695 ; 3.695 ; Rise       ; n64_clock       ;
;  vga_red[7]   ; n64_clock  ; 3.685 ; 3.685 ; Rise       ; n64_clock       ;
;  vga_red[8]   ; n64_clock  ; 3.591 ; 3.591 ; Rise       ; n64_clock       ;
;  vga_red[9]   ; n64_clock  ; 3.530 ; 3.530 ; Rise       ; n64_clock       ;
; vga_sync      ; n64_clock  ; 3.679 ; 3.679 ; Rise       ; n64_clock       ;
; vga_vsync     ; n64_clock  ; 3.864 ; 3.864 ; Rise       ; n64_clock       ;
+---------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------+
; Setup Transfers                                                    ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 22387    ; 151      ; 42       ; 248      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+--------------------------------------------------------------------+
; Hold Transfers                                                     ;
+------------+-----------+----------+----------+----------+----------+
; From Clock ; To Clock  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+-----------+----------+----------+----------+----------+
; n64_clock  ; n64_clock ; 22387    ; 151      ; 42       ; 248      ;
+------------+-----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 12    ; 12   ;
; Unconstrained Input Port Paths  ; 169   ; 169  ;
; Unconstrained Output Ports      ; 36    ; 36   ;
; Unconstrained Output Port Paths ; 36    ; 36   ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 24 22:41:05 2016
Info: Command: quartus_sta N6480 -c n6480
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'n6480.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name n64_clock n64_clock
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = OFF
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -7.763
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -7.763     -1915.649 n64_clock 
Info (332146): Worst-case hold slack is 0.499
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.499         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -2.567
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.567     -2332.121 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -1.695
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.695      -319.676 n64_clock 
Info (332146): Worst-case hold slack is 0.215
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.215         0.000 n64_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.627
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.627     -1496.344 n64_clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 430 megabytes
    Info: Processing ended: Wed Aug 24 22:41:06 2016
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


