[Event-to-counter mappings]
pmc1=l2_cache_accesses
pmc2=l2_cache_refills
pmc3=l2_cache_writebacks
pmc4=llc_accesses
[Event counts]
nsample    pid      event          pmc1          pmc2          pmc3          pmc4
      1   1149       tick       3119832       1451325       1385503       3119832 
      2   1149       tick       4394513       2150322       2128270       4394513 
      3   1149       tick       4390107       2148375       2132439       4390107 
      4   1149       tick       4384135       2145276       2127305       4384135 
      5   1149       tick       4382819       2144156       2124800       4382819 
      6   1149       tick       4377261       2142089       2125027       4377261 
      7   1149       tick       4379483       2143289       2126952       4379483 
      8   1149       tick       4390220       2148026       2130610       4390220 
      9   1149       tick       4387524       2147051       2129916       4387524 
     10   1149       tick       4380101       2143754       2128488       4380101 
     11   1149       tick       4381297       2143991       2128341       4381297 
     12   1149       tick       4383903       2144950       2126578       4383903 
     13   1149       tick       4385888       2146336       2130628       4385888 
     14   1149       tick       4401871       2153484       2130061       4401871 
     15   1149       tick       4383137       2145051       2126408       4383137 
     16   1149       tick       4386415       2145306       2126634       4386415 
     17   1149       tick       4214384       2061666       2045705       4214384 
     18   1149       tick       4545160       2223951       2206909       4545160 
     19   1149       tick       4394911       2150581       2132098       4394911 
     20   1149       tick       4380595       2143509       2126785       4380595 
     21   1149       exit       3492615       1707999       1691421       3492615 
