Analysis & Synthesis report for CPU_TEST_Sim
Mon Apr 08 23:34:07 2013
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. State Machine - |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Source assignments for system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated
 14. Parameter Settings for User Entity Instance: system_memory:main_memory|altsyncram:altsyncram_component
 15. altsyncram Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:immux2"
 17. Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman"
 18. Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:datamux"
 19. Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|reducer:reducer1"
 20. Port Connectivity Checks: "cpu1:main_processor|reset:thereset"
 21. Port Connectivity Checks: "cpu1:main_processor"
 22. Port Connectivity Checks: "system_memory:main_memory"
 23. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                      ;
+------------------------------------+----------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Apr 08 23:34:07 2013        ;
; Quartus II Version                 ; 9.0 Build 235 06/17/2009 SP 2 SJ Web Edition ;
; Revision Name                      ; CPU_TEST_Sim                                 ;
; Top-level Entity Name              ; CPU_TEST_Sim                                 ;
; Family                             ; Cyclone II                                   ;
; Total logic elements               ; 303                                          ;
;     Total combinational functions  ; 301                                          ;
;     Dedicated logic registers      ; 72                                           ;
; Total registers                    ; 72                                           ;
; Total pins                         ; 209                                          ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 2,048                                        ;
; Embedded Multiplier 9-bit elements ; 0                                            ;
; Total PLLs                         ; 0                                            ;
+------------------------------------+----------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                          ;
+--------------------------------------------------------------+--------------------+--------------------+
; Option                                                       ; Setting            ; Default Value      ;
+--------------------------------------------------------------+--------------------+--------------------+
; Device                                                       ; EP2C35F672C6       ;                    ;
; Top-level entity name                                        ; CPU_TEST_Sim       ; CPU_TEST_Sim       ;
; Family name                                                  ; Cyclone II         ; Stratix II         ;
; Use Generated Physical Constraints File                      ; Off                ;                    ;
; Use smart compilation                                        ; Off                ; Off                ;
; Restructure Multiplexers                                     ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                          ; Off                ; Off                ;
; Preserve fewer node names                                    ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                    ; Off                ; Off                ;
; Verilog Version                                              ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                 ; VHDL93             ; VHDL93             ;
; State Machine Processing                                     ; Auto               ; Auto               ;
; Safe State Machine                                           ; Off                ; Off                ;
; Extract Verilog State Machines                               ; On                 ; On                 ;
; Extract VHDL State Machines                                  ; On                 ; On                 ;
; Ignore Verilog initial constructs                            ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                   ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops               ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                      ; On                 ; On                 ;
; Parallel Synthesis                                           ; Off                ; Off                ;
; DSP Block Balancing                                          ; Auto               ; Auto               ;
; NOT Gate Push-Back                                           ; On                 ; On                 ;
; Power-Up Don't Care                                          ; On                 ; On                 ;
; Remove Redundant Logic Cells                                 ; Off                ; Off                ;
; Remove Duplicate Registers                                   ; On                 ; On                 ;
; Ignore CARRY Buffers                                         ; Off                ; Off                ;
; Ignore CASCADE Buffers                                       ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                    ; Off                ; Off                ;
; Ignore LCELL Buffers                                         ; Off                ; Off                ;
; Ignore SOFT Buffers                                          ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                               ; Off                ; Off                ;
; Optimization Technique                                       ; Balanced           ; Balanced           ;
; Carry Chain Length                                           ; 70                 ; 70                 ;
; Auto Carry Chains                                            ; On                 ; On                 ;
; Auto Open-Drain Pins                                         ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                        ; Off                ; Off                ;
; Auto ROM Replacement                                         ; On                 ; On                 ;
; Auto RAM Replacement                                         ; On                 ; On                 ;
; Auto Shift Register Replacement                              ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                ; On                 ; On                 ;
; Strict RAM Replacement                                       ; Off                ; Off                ;
; Allow Synchronous Control Signals                            ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                       ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                            ; Off                ; Off                ;
; Auto Resource Sharing                                        ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                           ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                           ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing          ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives            ; Off                ; Off                ;
; Timing-Driven Synthesis                                      ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report           ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                           ; Off                ; Off                ;
; Synchronization Register Chain Length                        ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                 ; Normal compilation ; Normal compilation ;
; HDL message level                                            ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages              ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report     ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report    ; 100                ; 100                ;
; Clock MUX Protection                                         ; On                 ; On                 ;
; Auto Gated Clock Conversion                                  ; Off                ; Off                ;
; Block Design Naming                                          ; Auto               ; Auto               ;
; SDC constraint protection                                    ; Off                ; Off                ;
; Synthesis Effort                                             ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal ; On                 ; On                 ;
; Analysis & Synthesis Message Level                           ; Medium             ; Medium             ;
+--------------------------------------------------------------+--------------------+--------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                        ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                          ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+
; system_memory.vhd                ; yes             ; User Wizard-Generated File       ; C:/Users/michael/Desktop/lab6final/system_memory.vhd                  ;
; ALUa.vhd                         ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/ALUa.vhd                           ;
; control.vhd                      ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/control.vhd                        ;
; CPU_TEST_Sim.vhd                 ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.vhd                   ;
; cpu1.vhd                         ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/cpu1.vhd                           ;
; DPandMMD.vhd                     ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/DPandMMD.vhd                       ;
; lze.vhd                          ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/lze.vhd                            ;
; memory.vhd                       ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/memory.vhd                         ;
; pc.vhd                           ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/pc.vhd                             ;
; reducer.vhd                      ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/reducer.vhd                        ;
; reset.vhd                        ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/reset.vhd                          ;
; threeto1mux.vhd                  ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/threeto1mux.vhd                    ;
; twoto1Mux.vhd                    ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/twoto1Mux.vhd                      ;
; uze.vhd                          ; yes             ; User VHDL File                   ; C:/Users/michael/Desktop/lab6final/uze.vhd                            ;
; CPU_TEST_Sim.mif                 ; yes             ; User Memory Initialization File  ; C:/Users/michael/Desktop/lab6final/CPU_TEST_Sim.mif                   ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/altsyncram.tdf        ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/stratix_ram_block.inc ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_mux.inc           ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/lpm_decode.inc        ;
; aglobal90.inc                    ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/aglobal90.inc         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/a_rdenreg.inc         ;
; altrom.inc                       ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/altrom.inc            ;
; altram.inc                       ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/altram.inc            ;
; altdpram.inc                     ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/altdpram.inc          ;
; altqpram.inc                     ; yes             ; Megafunction                     ; d:/altera/90sp2/quartus/libraries/megafunctions/altqpram.inc          ;
; db/altsyncram_ped1.tdf           ; yes             ; Auto-Generated Megafunction      ; C:/Users/michael/Desktop/lab6final/db/altsyncram_ped1.tdf             ;
+----------------------------------+-----------------+----------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 303    ;
;                                             ;        ;
; Total combinational functions               ; 301    ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 85     ;
;     -- 3 input functions                    ; 125    ;
;     -- <=2 input functions                  ; 91     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 239    ;
;     -- arithmetic mode                      ; 62     ;
;                                             ;        ;
; Total registers                             ; 72     ;
;     -- Dedicated logic registers            ; 72     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 209    ;
; Total memory bits                           ; 2048   ;
; Maximum fan-out node                        ; cpuClk ;
; Maximum fan-out                             ; 71     ;
; Total fan-out                               ; 1467   ;
; Average fan-out                             ; 2.39   ;
+---------------------------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                           ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                    ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
; |CPU_TEST_Sim                             ; 301 (1)           ; 72 (0)       ; 2048        ; 0            ; 0       ; 0         ; 209  ; 0            ; |CPU_TEST_Sim                                                                                          ; work         ;
;    |cpu1:main_processor|                  ; 300 (0)           ; 72 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor                                                                      ; work         ;
;       |DPandMMD:thedatapath|              ; 216 (0)           ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath                                                 ; work         ;
;          |ALUa:aluman|                    ; 162 (162)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman                                     ; work         ;
;          |pc:dapc|                        ; 54 (54)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc                                         ; work         ;
;       |control:thecontrol|                ; 38 (38)           ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol                                                   ; work         ;
;       |reset:thereset|                    ; 46 (46)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset                                                       ; work         ;
;    |system_memory:main_memory|            ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|system_memory:main_memory                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_ped1:auto_generated| ; 0 (0)             ; 0 (0)        ; 2048        ; 0            ; 0       ; 0         ; 0    ; 0            ; |CPU_TEST_Sim|system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated ; work         ;
+-------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                               ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; Name                                                                                                ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF              ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+
; system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 64           ; 32           ; --           ; --           ; 2048 ; CPU_TEST_Sim.mif ;
+-----------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|present_state            ;
+-----------------------+-----------------------+-----------------------+-----------------------+
; Name                  ; present_state.state_2 ; present_state.state_1 ; present_state.state_0 ;
+-----------------------+-----------------------+-----------------------+-----------------------+
; present_state.state_0 ; 0                     ; 0                     ; 0                     ;
; present_state.state_1 ; 0                     ; 1                     ; 1                     ;
; present_state.state_2 ; 1                     ; 0                     ; 1                     ;
+-----------------------+-----------------------+-----------------------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                                    ;
+------------------------------------------------------------------+------------------------------------------------------------+------------------------+
; Latch Name                                                       ; Latch Enable Signal                                        ; Free of Timing Hazards ;
+------------------------------------------------------------------+------------------------------------------------------------+------------------------+
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|control:thecontrol|ALU_op[2]                 ; cpu1:main_processor|control:thecontrol|PC_Mux~7            ; yes                    ;
; cpu1:main_processor|control:thecontrol|ALU_op[1]                 ; cpu1:main_processor|control:thecontrol|PC_Mux~7            ; no                     ;
; cpu1:main_processor|control:thecontrol|ALU_op[0]                 ; cpu1:main_processor|control:thecontrol|PC_Mux~7            ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux69 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9]  ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31] ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|control:thecontrol|IM_MUX2[0]                ; cpu1:main_processor|control:thecontrol|PC_Mux~7            ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9]     ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29]    ; cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux11 ; yes                    ;
; cpu1:main_processor|control:thecontrol|PC_Mux                    ; cpu1:main_processor|control:thecontrol|PC_Mux~7            ; yes                    ;
; Number of user-specified and inferred latches = 69               ;                                                            ;                        ;
+------------------------------------------------------------------+------------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; cpu1:main_processor|control:thecontrol|T[0] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1       ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 72    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 32    ;
; Number of registers using Asynchronous Clear ; 3     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 34    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |CPU_TEST_Sim|cpu1:main_processor|reset:thereset|count[3]                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|pc:dapc|q[30]     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |CPU_TEST_Sim|cpu1:main_processor|control:thecontrol|ALU_op[2]~5         ;
; 7:1                ; 31 bits   ; 124 LEs       ; 31 LEs               ; 93 LEs                 ; No         ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux8  ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux94 ;
; 7:1                ; 15 bits   ; 60 LEs        ; 60 LEs               ; 0 LEs                  ; No         ; |CPU_TEST_Sim|cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|Mux75 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Source assignments for system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                ;
+---------------------------------+--------------------+------+---------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                 ;
+---------------------------------+--------------------+------+---------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: system_memory:main_memory|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------+
; Parameter Name                     ; Value                ; Type                                       ;
+------------------------------------+----------------------+--------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                    ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                 ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                               ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                               ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                             ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                    ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                    ;
; WIDTH_A                            ; 32                   ; Signed Integer                             ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                             ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                             ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                    ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_A                     ; CLEAR0               ; Untyped                                    ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                    ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                    ;
; WIDTH_B                            ; 1                    ; Untyped                                    ;
; WIDTHAD_B                          ; 1                    ; Untyped                                    ;
; NUMWORDS_B                         ; 1                    ; Untyped                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                    ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                    ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                    ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                    ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                    ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                    ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                    ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                    ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                    ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                    ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                             ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                    ;
; BYTE_SIZE                          ; 8                    ; Untyped                                    ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                    ;
; INIT_FILE                          ; CPU_TEST_Sim.mif     ; Untyped                                    ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                    ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                    ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                    ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                    ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                    ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                    ;
; CBXI_PARAMETER                     ; altsyncram_ped1      ; Untyped                                    ;
+------------------------------------+----------------------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                      ;
+-------------------------------------------+-----------------------------------------------------------+
; Name                                      ; Value                                                     ;
+-------------------------------------------+-----------------------------------------------------------+
; Number of entity instances                ; 1                                                         ;
; Entity Instance                           ; system_memory:main_memory|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                               ;
;     -- WIDTH_A                            ; 32                                                        ;
;     -- NUMWORDS_A                         ; 64                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                    ;
;     -- WIDTH_B                            ; 1                                                         ;
;     -- NUMWORDS_B                         ; 1                                                         ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                    ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                              ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                      ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                 ;
+-------------------------------------------+-----------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:immux2" ;
+------+-------+----------+---------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                       ;
+------+-------+----------+---------------------------------------------------------------+
; c    ; Input ; Info     ; Stuck at VCC                                                  ;
+------+-------+----------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman"                                                       ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; tresult ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; temp    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:datamux"                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; d    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor|DPandMMD:thedatapath|reducer:reducer1"                                                  ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity         ; Details                                                                                             ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+
; b    ; Output ; Critical Warning ; Port on prototype, e.g. VHDL component, declared as "Bidir" but port on entity declared as "Output" ;
+------+--------+------------------+-----------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor|reset:thereset"                                                   ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; clr_pc ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cpu1:main_processor"                                                                          ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; addrout[31..6] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "system_memory:main_memory"                                                                                                                  ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                      ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; aclr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Mon Apr 08 23:34:04 2013
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_TEST_Sim -c CPU_TEST_Sim
Info: Found 2 design units, including 1 entities, in source file system_memory.vhd
    Info: Found design unit 1: system_memory-SYN
    Info: Found entity 1: system_memory
Info: Found 2 design units, including 1 entities, in source file ALUa.vhd
    Info: Found design unit 1: ALUa-description
    Info: Found entity 1: ALUa
Info: Found 2 design units, including 1 entities, in source file control.vhd
    Info: Found design unit 1: control-description
    Info: Found entity 1: control
Info: Found 2 design units, including 1 entities, in source file CPU_TEST_Sim.vhd
    Info: Found design unit 1: CPU_TEST_Sim-behavior
    Info: Found entity 1: CPU_TEST_Sim
Info: Found 2 design units, including 1 entities, in source file cpu1.vhd
    Info: Found design unit 1: cpu1-behavior
    Info: Found entity 1: cpu1
Info: Found 2 design units, including 1 entities, in source file DPandMMD.vhd
    Info: Found design unit 1: DPandMMD-description
    Info: Found entity 1: DPandMMD
Info: Found 2 design units, including 1 entities, in source file lze.vhd
    Info: Found design unit 1: lze-description
    Info: Found entity 1: lze
Info: Found 2 design units, including 1 entities, in source file memory.vhd
    Info: Found design unit 1: memory-Description
    Info: Found entity 1: memory
Info: Found 2 design units, including 1 entities, in source file pc.vhd
    Info: Found design unit 1: pc-description
    Info: Found entity 1: pc
Info: Found 2 design units, including 1 entities, in source file reducer.vhd
    Info: Found design unit 1: reducer-description
    Info: Found entity 1: reducer
Info: Found 2 design units, including 1 entities, in source file register32.vhd
    Info: Found design unit 1: register32-description
    Info: Found entity 1: register32
Info: Found 2 design units, including 1 entities, in source file reset.vhd
    Info: Found design unit 1: reset-description
    Info: Found entity 1: reset
Info: Found 2 design units, including 1 entities, in source file threeto1mux.vhd
    Info: Found design unit 1: threeto1mux-sigh
    Info: Found entity 1: threeto1mux
Info: Found 2 design units, including 1 entities, in source file twoto1Mux.vhd
    Info: Found design unit 1: twoto1Mux-description
    Info: Found entity 1: twoto1Mux
Info: Found 2 design units, including 1 entities, in source file uze.vhd
    Info: Found design unit 1: uze-description
    Info: Found entity 1: uze
Info: Elaborating entity "CPU_TEST_Sim" for the top level hierarchy
Info: Elaborating entity "system_memory" for hierarchy "system_memory:main_memory"
Info: Elaborating entity "altsyncram" for hierarchy "system_memory:main_memory|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "system_memory:main_memory|altsyncram:altsyncram_component"
Info: Instantiated megafunction "system_memory:main_memory|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "CPU_TEST_Sim.mif"
    Info: Parameter "intended_device_family" = "Cyclone II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "64"
    Info: Parameter "operation_mode" = "SINGLE_PORT"
    Info: Parameter "outdata_aclr_a" = "CLEAR0"
    Info: Parameter "outdata_reg_a" = "CLOCK0"
    Info: Parameter "power_up_uninitialized" = "FALSE"
    Info: Parameter "widthad_a" = "6"
    Info: Parameter "width_a" = "32"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_ped1.tdf
    Info: Found entity 1: altsyncram_ped1
Info: Elaborating entity "altsyncram_ped1" for hierarchy "system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated"
Info: Elaborating entity "cpu1" for hierarchy "cpu1:main_processor"
Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(14): used implicit default value for signal "wEn" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at cpu1.vhd(93): object "sclr_pcout" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at cpu1.vhd(104): used implicit default value for signal "sclr_pc" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Info: Elaborating entity "reset" for hierarchy "cpu1:main_processor|reset:thereset"
Info: Elaborating entity "control" for hierarchy "cpu1:main_processor|control:thecontrol"
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "PC_Mux", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "IM_MUX1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "REG_Mux", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "IM_MUX2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "DATA_Mux", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ALU_op", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "clr_IR", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ld_IR", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "clr_A", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "clr_B", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "clr_C", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "clr_Z", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ld_A", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ld_B", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ld_C", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control.vhd(28): inferring latch(es) for signal or variable "ld_Z", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "ld_Z" at control.vhd(28)
Info (10041): Inferred latch for "ld_C" at control.vhd(28)
Info (10041): Inferred latch for "ld_B" at control.vhd(28)
Info (10041): Inferred latch for "ld_A" at control.vhd(28)
Info (10041): Inferred latch for "clr_Z" at control.vhd(28)
Info (10041): Inferred latch for "clr_C" at control.vhd(28)
Info (10041): Inferred latch for "clr_B" at control.vhd(28)
Info (10041): Inferred latch for "clr_A" at control.vhd(28)
Info (10041): Inferred latch for "ld_IR" at control.vhd(28)
Info (10041): Inferred latch for "clr_IR" at control.vhd(28)
Info (10041): Inferred latch for "ALU_op[0]" at control.vhd(28)
Info (10041): Inferred latch for "ALU_op[1]" at control.vhd(28)
Info (10041): Inferred latch for "ALU_op[2]" at control.vhd(28)
Info (10041): Inferred latch for "DATA_Mux[0]" at control.vhd(28)
Info (10041): Inferred latch for "DATA_Mux[1]" at control.vhd(28)
Info (10041): Inferred latch for "IM_MUX2[0]" at control.vhd(28)
Info (10041): Inferred latch for "IM_MUX2[1]" at control.vhd(28)
Info (10041): Inferred latch for "REG_Mux" at control.vhd(28)
Info (10041): Inferred latch for "IM_MUX1" at control.vhd(28)
Info (10041): Inferred latch for "PC_Mux" at control.vhd(28)
Info: Elaborating entity "DPandMMD" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath"
Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(117): used implicit default value for signal "derek" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(118): used implicit default value for signal "erin" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10541): VHDL Signal Declaration warning at DPandMMD.vhd(119): used implicit default value for signal "frank" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at DPandMMD.vhd(124): object "kevin" assigned a value but never read
Info: Elaborating entity "memory" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|memory:datamem"
Warning (10541): VHDL Signal Declaration warning at memory.vhd(11): used implicit default value for signal "data_out" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at memory.vhd(16): object "temp" assigned a value but never read
Info: Elaborating entity "twoto1Mux" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|twoto1Mux:regmux"
Info: Elaborating entity "reducer" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|reducer:reducer1"
Info: Elaborating entity "pc" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|pc:dapc"
Info: Elaborating entity "lze" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|lze:lze1"
Info: Elaborating entity "threeto1mux" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|threeto1mux:datamux"
Info: Elaborating entity "ALUa" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman"
Warning (10492): VHDL Process Statement warning at ALUa.vhd(23): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(26): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(28): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(29): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(37): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(40): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(42): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(43): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(51): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(54): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(55): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(56): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(58): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(59): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(74): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(75): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(76): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(78): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(82): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(85): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(86): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(87): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(89): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(90): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(98): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(106): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(109): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(111): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(112): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(120): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(123): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(125): signal "temp" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at ALUa.vhd(126): signal "tresult" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable "tresult", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable "result", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at ALUa.vhd(18): inferring latch(es) for signal or variable "temp", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "temp[0]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[1]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[2]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[3]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[4]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[5]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[6]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[7]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[8]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[9]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[10]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[11]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[12]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[13]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[14]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[15]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[16]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[17]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[18]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[19]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[20]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[21]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[22]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[23]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[24]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[25]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[26]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[27]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[28]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[29]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[30]" at ALUa.vhd(18)
Info (10041): Inferred latch for "temp[31]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[0]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[1]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[2]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[3]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[4]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[5]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[6]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[7]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[8]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[9]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[10]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[11]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[12]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[13]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[14]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[15]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[16]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[17]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[18]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[19]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[20]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[21]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[22]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[23]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[24]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[25]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[26]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[27]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[28]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[29]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[30]" at ALUa.vhd(18)
Info (10041): Inferred latch for "result[31]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[0]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[1]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[2]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[3]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[4]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[5]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[6]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[7]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[8]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[9]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[10]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[11]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[12]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[13]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[14]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[15]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[16]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[17]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[18]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[19]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[20]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[21]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[22]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[23]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[24]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[25]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[26]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[27]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[28]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[29]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[30]" at ALUa.vhd(18)
Info (10041): Inferred latch for "tresult[31]" at ALUa.vhd(18)
Info: Elaborating entity "uze" for hierarchy "cpu1:main_processor|DPandMMD:thedatapath|uze:uze1"
Warning: 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|control:thecontrol|ALU_op[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31]
    Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28]
Warning: Latch cpu1:main_processor|control:thecontrol|ALU_op[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[24]
    Warning: Ports ENA and PRE on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28]
Warning: Latch cpu1:main_processor|control:thecontrol|ALU_op[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[24]
    Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|tresult[31] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[1]
Warning: Latch cpu1:main_processor|control:thecontrol|IM_MUX2[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31]
    Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[30] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[0] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[1] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[2] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[3] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[4] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[5] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[6] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[7] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[8] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[9] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[10] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[11] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[12] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[13] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[14] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[15] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[16] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[17] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[18] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[19] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[20] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[21] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[22] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[23] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[24] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[25] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[26] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[27] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[28] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|DPandMMD:thedatapath|ALUa:aluman|temp[29] has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal cpu1:main_processor|control:thecontrol|ALU_op[2]
Warning: Latch cpu1:main_processor|control:thecontrol|PC_Mux has unsafe behavior
    Warning: Ports D and ENA on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[31]
    Warning: Ports ENA and CLR on the latch are fed by the same signal system_memory:main_memory|altsyncram:altsyncram_component|altsyncram_ped1:auto_generated|q_a[28]
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "outA[0]" is stuck at GND
    Warning (13410): Pin "outA[1]" is stuck at GND
    Warning (13410): Pin "outA[2]" is stuck at GND
    Warning (13410): Pin "outA[3]" is stuck at GND
    Warning (13410): Pin "outA[4]" is stuck at GND
    Warning (13410): Pin "outA[5]" is stuck at GND
    Warning (13410): Pin "outA[6]" is stuck at GND
    Warning (13410): Pin "outA[7]" is stuck at GND
    Warning (13410): Pin "outA[8]" is stuck at GND
    Warning (13410): Pin "outA[9]" is stuck at GND
    Warning (13410): Pin "outA[10]" is stuck at GND
    Warning (13410): Pin "outA[11]" is stuck at GND
    Warning (13410): Pin "outA[12]" is stuck at GND
    Warning (13410): Pin "outA[13]" is stuck at GND
    Warning (13410): Pin "outA[14]" is stuck at GND
    Warning (13410): Pin "outA[15]" is stuck at GND
    Warning (13410): Pin "outA[16]" is stuck at GND
    Warning (13410): Pin "outA[17]" is stuck at GND
    Warning (13410): Pin "outA[18]" is stuck at GND
    Warning (13410): Pin "outA[19]" is stuck at GND
    Warning (13410): Pin "outA[20]" is stuck at GND
    Warning (13410): Pin "outA[21]" is stuck at GND
    Warning (13410): Pin "outA[22]" is stuck at GND
    Warning (13410): Pin "outA[23]" is stuck at GND
    Warning (13410): Pin "outA[24]" is stuck at GND
    Warning (13410): Pin "outA[25]" is stuck at GND
    Warning (13410): Pin "outA[26]" is stuck at GND
    Warning (13410): Pin "outA[27]" is stuck at GND
    Warning (13410): Pin "outA[28]" is stuck at GND
    Warning (13410): Pin "outA[29]" is stuck at GND
    Warning (13410): Pin "outA[30]" is stuck at GND
    Warning (13410): Pin "outA[31]" is stuck at GND
    Warning (13410): Pin "outB[0]" is stuck at GND
    Warning (13410): Pin "outB[1]" is stuck at GND
    Warning (13410): Pin "outB[2]" is stuck at GND
    Warning (13410): Pin "outB[3]" is stuck at GND
    Warning (13410): Pin "outB[4]" is stuck at GND
    Warning (13410): Pin "outB[5]" is stuck at GND
    Warning (13410): Pin "outB[6]" is stuck at GND
    Warning (13410): Pin "outB[7]" is stuck at GND
    Warning (13410): Pin "outB[8]" is stuck at GND
    Warning (13410): Pin "outB[9]" is stuck at GND
    Warning (13410): Pin "outB[10]" is stuck at GND
    Warning (13410): Pin "outB[11]" is stuck at GND
    Warning (13410): Pin "outB[12]" is stuck at GND
    Warning (13410): Pin "outB[13]" is stuck at GND
    Warning (13410): Pin "outB[14]" is stuck at GND
    Warning (13410): Pin "outB[15]" is stuck at GND
    Warning (13410): Pin "outB[16]" is stuck at GND
    Warning (13410): Pin "outB[17]" is stuck at GND
    Warning (13410): Pin "outB[18]" is stuck at GND
    Warning (13410): Pin "outB[19]" is stuck at GND
    Warning (13410): Pin "outB[20]" is stuck at GND
    Warning (13410): Pin "outB[21]" is stuck at GND
    Warning (13410): Pin "outB[22]" is stuck at GND
    Warning (13410): Pin "outB[23]" is stuck at GND
    Warning (13410): Pin "outB[24]" is stuck at GND
    Warning (13410): Pin "outB[25]" is stuck at GND
    Warning (13410): Pin "outB[26]" is stuck at GND
    Warning (13410): Pin "outB[27]" is stuck at GND
    Warning (13410): Pin "outB[28]" is stuck at GND
    Warning (13410): Pin "outB[29]" is stuck at GND
    Warning (13410): Pin "outB[30]" is stuck at GND
    Warning (13410): Pin "outB[31]" is stuck at GND
    Warning (13410): Pin "outIR[0]" is stuck at GND
    Warning (13410): Pin "outIR[1]" is stuck at GND
    Warning (13410): Pin "outIR[2]" is stuck at GND
    Warning (13410): Pin "outIR[3]" is stuck at GND
    Warning (13410): Pin "outIR[4]" is stuck at GND
    Warning (13410): Pin "outIR[5]" is stuck at GND
    Warning (13410): Pin "outIR[6]" is stuck at GND
    Warning (13410): Pin "outIR[7]" is stuck at GND
    Warning (13410): Pin "outIR[8]" is stuck at GND
    Warning (13410): Pin "outIR[9]" is stuck at GND
    Warning (13410): Pin "outIR[10]" is stuck at GND
    Warning (13410): Pin "outIR[11]" is stuck at GND
    Warning (13410): Pin "outIR[12]" is stuck at GND
    Warning (13410): Pin "outIR[13]" is stuck at GND
    Warning (13410): Pin "outIR[14]" is stuck at GND
    Warning (13410): Pin "outIR[15]" is stuck at GND
    Warning (13410): Pin "outIR[16]" is stuck at GND
    Warning (13410): Pin "outIR[17]" is stuck at GND
    Warning (13410): Pin "outIR[18]" is stuck at GND
    Warning (13410): Pin "outIR[19]" is stuck at GND
    Warning (13410): Pin "outIR[20]" is stuck at GND
    Warning (13410): Pin "outIR[21]" is stuck at GND
    Warning (13410): Pin "outIR[22]" is stuck at GND
    Warning (13410): Pin "outIR[23]" is stuck at GND
    Warning (13410): Pin "outIR[24]" is stuck at GND
    Warning (13410): Pin "outIR[25]" is stuck at GND
    Warning (13410): Pin "outIR[26]" is stuck at GND
    Warning (13410): Pin "outIR[27]" is stuck at GND
    Warning (13410): Pin "outIR[28]" is stuck at GND
    Warning (13410): Pin "outIR[29]" is stuck at GND
    Warning (13410): Pin "outIR[30]" is stuck at GND
    Warning (13410): Pin "outIR[31]" is stuck at GND
    Warning (13410): Pin "wEn" is stuck at GND
    Warning (13410): Pin "memDataIn[0]" is stuck at GND
    Warning (13410): Pin "memDataIn[1]" is stuck at GND
    Warning (13410): Pin "memDataIn[2]" is stuck at GND
    Warning (13410): Pin "memDataIn[3]" is stuck at GND
    Warning (13410): Pin "memDataIn[4]" is stuck at GND
    Warning (13410): Pin "memDataIn[5]" is stuck at GND
    Warning (13410): Pin "memDataIn[6]" is stuck at GND
    Warning (13410): Pin "memDataIn[7]" is stuck at GND
    Warning (13410): Pin "memDataIn[8]" is stuck at GND
    Warning (13410): Pin "memDataIn[9]" is stuck at GND
    Warning (13410): Pin "memDataIn[10]" is stuck at GND
    Warning (13410): Pin "memDataIn[11]" is stuck at GND
    Warning (13410): Pin "memDataIn[12]" is stuck at GND
    Warning (13410): Pin "memDataIn[13]" is stuck at GND
    Warning (13410): Pin "memDataIn[14]" is stuck at GND
    Warning (13410): Pin "memDataIn[15]" is stuck at GND
    Warning (13410): Pin "memDataIn[16]" is stuck at GND
    Warning (13410): Pin "memDataIn[17]" is stuck at GND
    Warning (13410): Pin "memDataIn[18]" is stuck at GND
    Warning (13410): Pin "memDataIn[19]" is stuck at GND
    Warning (13410): Pin "memDataIn[20]" is stuck at GND
    Warning (13410): Pin "memDataIn[21]" is stuck at GND
    Warning (13410): Pin "memDataIn[22]" is stuck at GND
    Warning (13410): Pin "memDataIn[23]" is stuck at GND
    Warning (13410): Pin "memDataIn[24]" is stuck at GND
    Warning (13410): Pin "memDataIn[25]" is stuck at GND
    Warning (13410): Pin "memDataIn[26]" is stuck at GND
    Warning (13410): Pin "memDataIn[27]" is stuck at GND
    Warning (13410): Pin "memDataIn[28]" is stuck at GND
    Warning (13410): Pin "memDataIn[29]" is stuck at GND
    Warning (13410): Pin "memDataIn[30]" is stuck at GND
    Warning (13410): Pin "memDataIn[31]" is stuck at GND
    Warning (13410): Pin "T_Info[0]" is stuck at GND
Info: Implemented 544 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 206 output pins
    Info: Implemented 303 logic cells
    Info: Implemented 32 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 336 warnings
    Info: Peak virtual memory: 243 megabytes
    Info: Processing ended: Mon Apr 08 23:34:07 2013
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


