Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Wed Apr 28 10:27:58 2021
| Host         : seal-lambda running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file bd_0_wrapper_timing_summary_routed.rpt -pb bd_0_wrapper_timing_summary_routed.pb -rpx bd_0_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : bd_0_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (138)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (138)
--------------------------------
 There are 138 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.266        0.000                      0                  974        0.096        0.000                      0                  974        4.020        0.000                       0                   743  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              3.266        0.000                      0                  974        0.096        0.000                      0                  974        4.020        0.000                       0                   743  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.266ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.266ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.727ns  (logic 2.874ns (42.722%)  route 3.853ns (57.278%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.693     7.405    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.700 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1__0/O
                         net (fo=1, routed)           0.000     7.700    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[1]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.966    
                         arrival time                          -7.700    
  -------------------------------------------------------------------
                         slack                                  3.266    

Slack (MET) :             3.272ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 2.874ns (42.751%)  route 3.849ns (57.249%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT5=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.689     7.401    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT5 (Prop_lut5_I3_O)        0.295     7.696 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1__0/O
                         net (fo=1, routed)           0.000     7.696    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[0]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                  3.272    

Slack (MET) :             3.273ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.874ns (42.741%)  route 3.850ns (57.259%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.690     7.402    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.697 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1__0/O
                         net (fo=1, routed)           0.000     7.697    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[2]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.081    10.970    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -7.697    
  -------------------------------------------------------------------
                         slack                                  3.273    

Slack (MET) :             3.276ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.719ns  (logic 2.874ns (42.776%)  route 3.845ns (57.224%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.685     7.397    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X32Y78         LUT4 (Prop_lut4_I2_O)        0.295     7.692 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.692    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[3]_i_1__0_n_0
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X32Y78         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X32Y78         FDRE (Setup_fdre_C_D)        0.079    10.968    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                          -7.692    
  -------------------------------------------------------------------
                         slack                                  3.276    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.505ns  (logic 2.874ns (44.182%)  route 3.631ns (55.818%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.471     7.183    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y84         LUT4 (Prop_lut4_I2_O)        0.295     7.478 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1/O
                         net (fo=1, routed)           0.000     7.478    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[26]_i_1_n_0
    SLICE_X31Y84         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y84         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y84         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[26]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.478    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.477ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.471ns  (logic 2.874ns (44.414%)  route 3.597ns (55.586%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.437     7.149    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.295     7.444 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1__0/O
                         net (fo=1, routed)           0.000     7.444    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[7]_i_1__0_n_0
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[7]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  3.477    

Slack (MET) :             3.479ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.468ns  (logic 2.874ns (44.434%)  route 3.594ns (55.565%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.434     7.146    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y79         LUT4 (Prop_lut4_I2_O)        0.295     7.441 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1__0/O
                         net (fo=1, routed)           0.000     7.441    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[6]_i_1__0_n_0
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y79         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.441    
  -------------------------------------------------------------------
                         slack                                  3.479    

Slack (MET) :             3.498ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.450ns  (logic 2.874ns (44.559%)  route 3.576ns (55.441%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.416     7.128    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.295     7.423 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1/O
                         net (fo=1, routed)           0.000     7.423    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[19]_i_1_n_0
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[19]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.423    
  -------------------------------------------------------------------
                         slack                                  3.498    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.449ns  (logic 2.874ns (44.564%)  route 3.575ns (55.436%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.415     7.127    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y83         LUT4 (Prop_lut4_I2_O)        0.295     7.422 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[23]_i_1/O
                         net (fo=1, routed)           0.000     7.422    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[23]_i_1_n_0
    SLICE_X31Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y83         FDRE (Setup_fdre_C_D)        0.032    10.921    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[23]
  -------------------------------------------------------------------
                         required time                         10.921    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             3.500ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        6.447ns  (logic 2.874ns (44.580%)  route 3.573ns (55.420%))
  Logic Levels:           16  (CARRY4=14 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.973     0.973    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X35Y74         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y74         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[0]/Q
                         net (fo=104, routed)         2.160     3.589    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg_n_0_[0]
    SLICE_X30Y81         LUT2 (Prop_lut2_I1_O)        0.124     3.713 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3/O
                         net (fo=1, routed)           0.000     3.713    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_i_3_n_0
    SLICE_X30Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.089 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     4.089    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__2_n_0
    SLICE_X30Y82         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.206 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3/CO[3]
                         net (fo=1, routed)           0.000     4.206    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__3_n_0
    SLICE_X30Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.323 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4/CO[3]
                         net (fo=1, routed)           0.000     4.323    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__4_n_0
    SLICE_X30Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.440 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.440    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__5_n_0
    SLICE_X30Y85         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.557 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6/CO[3]
                         net (fo=1, routed)           0.000     4.557    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__6_n_0
    SLICE_X30Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.674 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7/CO[3]
                         net (fo=1, routed)           0.000     4.674    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__7_n_0
    SLICE_X30Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.791 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8/CO[3]
                         net (fo=1, routed)           0.000     4.791    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__8_n_0
    SLICE_X30Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.908 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9/CO[3]
                         net (fo=1, routed)           0.000     4.908    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__9_n_0
    SLICE_X30Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.025 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10/CO[3]
                         net (fo=1, routed)           0.000     5.025    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__10_n_0
    SLICE_X30Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.142 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11/CO[3]
                         net (fo=1, routed)           0.000     5.142    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__11_n_0
    SLICE_X30Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.259 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12/CO[3]
                         net (fo=1, routed)           0.000     5.259    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__12_n_0
    SLICE_X30Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.376 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13/CO[3]
                         net (fo=1, routed)           0.000     5.376    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__13_n_0
    SLICE_X30Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.493 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__14/CO[3]
                         net (fo=2, routed)           0.000     5.493    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_2_out[0]
    SLICE_X30Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.712 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/cal_tmp_carry__15/O[0]
                         net (fo=63, routed)          1.413     7.125    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/p_0_in
    SLICE_X31Y82         LUT4 (Prop_lut4_I2_O)        0.295     7.420 r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1/O
                         net (fo=1, routed)           0.000     7.420    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp[18]_i_1_n_0
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.924    10.924    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/ap_clk
    SLICE_X31Y82         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]/C
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    SLICE_X31Y82         FDRE (Setup_fdre_C_D)        0.031    10.920    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/remd_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.920    
                         arrival time                          -7.420    
  -------------------------------------------------------------------
                         slack                                  3.500    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y73         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[13]/Q
                         net (fo=1, routed)           0.052     0.603    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[13]
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[13]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.603    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/ap_CS_fsm_reg[82]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.141ns (62.702%)  route 0.084ns (37.298%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[82]/Q
                         net (fo=3, routed)           0.084     0.635    bd_0_i/hls_inst/inst/ap_CS_fsm_reg_n_0_[82]
    SLICE_X44Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X44Y79         FDRE                                         r  bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]/C
                         clock pessimism              0.000     0.432    
    SLICE_X44Y79         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/inst/ap_CS_fsm_reg[83]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.635    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[11]/Q
                         net (fo=1, routed)           0.108     0.659    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[11]
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[11]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.587%)  route 0.108ns (43.413%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y78         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y78         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[33]/Q
                         net (fo=1, routed)           0.108     0.659    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[33]
    SLICE_X36Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y79         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[33]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y79         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[33]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.659    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.137%)  route 0.110ns (43.863%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y79         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y79         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[38]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[38]
    SLICE_X36Y80         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y80         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[38]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y80         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[38]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[10]/Q
                         net (fo=1, routed)           0.112     0.663    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[10]
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y73         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[10]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y73         FDRE (Hold_fdre_C_D)         0.075     0.507    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.507    
                         arrival time                           0.663    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[51]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[51]/Q
                         net (fo=1, routed)           0.100     0.651    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[51]
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[51]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.063     0.495    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[51]
  -------------------------------------------------------------------
                         required time                         -0.495    
                         arrival time                           0.651    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.205%)  route 0.114ns (44.795%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y75         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y75         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[22]/Q
                         net (fo=1, routed)           0.114     0.666    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[22]
    SLICE_X36Y77         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X36Y77         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[22]/C
                         clock pessimism              0.000     0.432    
    SLICE_X36Y77         FDRE (Hold_fdre_C_D)         0.076     0.508    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[22]
  -------------------------------------------------------------------
                         required time                         -0.508    
                         arrival time                           0.666    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/quot_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/sdiv_ln20_reg_134_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/ap_clk
    SLICE_X39Y72         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/quot_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y72         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/quot_reg[6]/Q
                         net (fo=1, routed)           0.110     0.661    bd_0_i/hls_inst/inst/quot[6]
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln20_reg_134_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X39Y71         FDRE                                         r  bd_0_i/hls_inst/inst/sdiv_ln20_reg_134_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X39Y71         FDRE (Hold_fdre_C_D)         0.071     0.503    bd_0_i/hls_inst/inst/sdiv_ln20_reg_134_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.503    
                         arrival time                           0.661    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[49]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.410     0.410    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X37Y82         FDRE                                         r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[49]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y82         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/inst/sub_ln19_reg_139_reg[49]/Q
                         net (fo=1, routed)           0.099     0.650    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[63]_0[49]
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=742, unset)          0.432     0.432    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/ap_clk
    SLICE_X38Y83         FDRE                                         r  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[49]/C
                         clock pessimism              0.000     0.432    
    SLICE_X38Y83         FDRE (Hold_fdre_C_D)         0.059     0.491    bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/dividend0_reg[49]
  -------------------------------------------------------------------
                         required time                         -0.491    
                         arrival time                           0.650    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X45Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[12]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[13]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[14]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[15]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y75  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[16]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y76  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[17]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X46Y76  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[18]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/fn1_sdiv_9s_64ns_64_13_seq_1_div_u_0/r_stage_reg[7]_srl7___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/fn1_sdiv_9s_64ns_64_13_seq_1_div_u_0/r_stage_reg[7]_srl7___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[0]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[10]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[11]/C
Low Pulse Width   Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[12]/C
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/fn1_sdiv_9s_64ns_64_13_seq_1_div_u_0/r_stage_reg[7]_srl7___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y72  bd_0_i/hls_inst/inst/sdiv_9s_64ns_64_13_seq_1_U1/fn1_sdiv_9s_64ns_64_13_seq_1_div_U/fn1_sdiv_9s_64ns_64_13_seq_1_div_u_0/r_stage_reg[7]_srl7___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_5/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[32]_srl32___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_30/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y77  bd_0_i/hls_inst/inst/srem_64ns_31ns_8_68_seq_1_U2/fn1_srem_64ns_31ns_8_68_seq_1_div_U/fn1_srem_64ns_31ns_8_68_seq_1_div_u_0/r_stage_reg[62]_srl30___srem_64ns_31ns_8_68_seq_1_U2_fn1_srem_64ns_31ns_8_68_seq_1_div_U_fn1_srem_64ns_31ns_8_68_seq_1_div_u_0_r_stage_reg_r_60/CLK
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[0]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X45Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[0]/C
High Pulse Width  Slow    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[10]/C
High Pulse Width  Fast    FDRE/C       n/a            0.500         5.000       4.500      SLICE_X46Y74  bd_0_i/hls_inst/inst/add_ln20_reg_124_reg[10]/C



