/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 320 240)
	(text "lcd_bus_interface" (rect 5 0 120 15)(font "Arial" ))
	(text "inst" (rect 8 160 31 175)(font "Arial" ))
	(port
		(pt 0 152)
		(input)
		(text "clk" (rect 0 0 17 15)(font "Arial" ))
		(text "clk" (rect 24 144 41 159)(font "Arial" ))
		(line (pt 0 152)(pt 16 152))
	)
	(port
		(pt 0 136)
		(input)
		(text "rst" (rect 0 0 16 15)(font "Arial" ))
		(text "rst" (rect 24 128 40 143)(font "Arial" ))
		(line (pt 0 136)(pt 16 136))
	)
	(port
		(pt 256 112)
		(input)
		(text "ctrl_data_ack" (rect 0 0 86 15)(font "Arial" ))
		(text "ctrl_data_ack" (rect 168 104 254 119)(font "Arial" ))
		(line (pt 240 112)(pt 256 112))
	)
	(port
		(pt 0 24)
		(input)
		(text "addr_bus[31..0]" (rect 0 0 101 15)(font "Arial" ))
		(text "addr_bus[31..0]" (rect 24 16 125 31)(font "Arial" ))
		(line (pt 0 24)(pt 16 24)(line_width 3))
	)
	(port
		(pt 0 56)
		(input)
		(text "rd_bus" (rect 0 0 46 15)(font "Arial" ))
		(text "rd_bus" (rect 24 48 70 63)(font "Arial" ))
		(line (pt 0 56)(pt 16 56))
	)
	(port
		(pt 0 72)
		(input)
		(text "wr_bus" (rect 0 0 48 15)(font "Arial" ))
		(text "wr_bus" (rect 24 64 72 79)(font "Arial" ))
		(line (pt 0 72)(pt 16 72))
	)
	(port
		(pt 0 88)
		(input)
		(text "data_mask_bus[3..0]" (rect 0 0 136 15)(font "Arial" ))
		(text "data_mask_bus[3..0]" (rect 24 80 160 95)(font "Arial" ))
		(line (pt 0 88)(pt 16 88)(line_width 3))
	)
	(port
		(pt 256 64)
		(output)
		(text "ctrl_data[7..0]" (rect 0 0 86 15)(font "Arial" ))
		(text "ctrl_data[7..0]" (rect 168 56 254 71)(font "Arial" ))
		(line (pt 256 64)(pt 240 64)(line_width 3))
	)
	(port
		(pt 256 80)
		(output)
		(text "ctrl_data_is_cmd" (rect 0 0 112 15)(font "Arial" ))
		(text "ctrl_data_is_cmd" (rect 144 72 256 87)(font "Arial" ))
		(line (pt 256 80)(pt 240 80))
	)
	(port
		(pt 256 96)
		(output)
		(text "ctrl_data_req" (rect 0 0 84 15)(font "Arial" ))
		(text "ctrl_data_req" (rect 168 88 252 103)(font "Arial" ))
		(line (pt 256 96)(pt 240 96))
	)
	(port
		(pt 0 104)
		(output)
		(text "fc_bus" (rect 0 0 43 15)(font "Arial" ))
		(text "fc_bus" (rect 24 96 67 111)(font "Arial" ))
		(line (pt 16 104)(pt 0 104))
	)
	(port
		(pt 0 40)
		(bidir)
		(text "data_bus[31..0]" (rect 0 0 100 15)(font "Arial" ))
		(text "data_bus[31..0]" (rect 24 32 124 47)(font "Arial" ))
		(line (pt 16 40)(pt 0 40)(line_width 3))
	)
	(parameter
		"DATA_REG_ADDR"
		"00000000000000000000000000000000"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(parameter
		"CMD_REG_ADDR"
		"00000000000000000000000000000100"
		""
		(type "PARAMETER_UNSIGNED_BIN")	)
	(drawing
		(rectangle (rect 16 16 240 160))
	)
	(annotation_block (parameter)(rect 272 -48 752 16))
)
