#-----------------------------------------------------------
# Vivado v2016.4 (64-bit)
# SW Build 1733598 on Wed Dec 14 22:35:42 MST 2016
# IP Build 1731160 on Wed Dec 14 23:47:21 MST 2016
# Start of session at: Sat Apr  8 10:52:02 2017
# Process ID: 8324
# Current directory: /home/bma/git/fpga_design/redpitaya/vco_only
# Command line: vivado vco_only.xpr
# Log file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.log
# Journal file: /home/bma/git/fpga_design/redpitaya/vco_only/vivado.jou
#-----------------------------------------------------------
start_gui
open_project vco_only.xpr
save_project_as pid_vco /home/bma/git/fpga_design/redpitaya/pid_vco -force
create_bd_design "pid_vco_wrapper"
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/pid_vco_wrapper/pid_vco_wrapper.bd}
open_bd_design {/home/bma/git/fpga_design/redpitaya/pid_vco/pid_vco.srcs/sources_1/bd/vco_only_wrapper/vco_only_wrapper.bd}
current_bd_design [get_bd_designs pid_vco_wrapper]
current_bd_design vco_only_wrapper
set tmpCopyObjs [concat  [get_bd_cells {axi_interconnect_0 dds_f0 dds_nco expanderReal_0 dac1_offset dds_offset proc_sys_reset_0 dds_ampl dds_range ad9767_0 xlconstant_0 xlslice_0 twoInMult_dds_ampl adc1_offset redpitaya_adc_dac_clk_0 processing_system7_0 twoInMult_dds_range dupplReal_1_to_2_0 ltc2145_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {dac_rst_o adc_clk_n_i dac_clk_o adc_cdcs dac_wrt_o adc_clk_p_i dac_sel_o dac_dat_o adc_data_b_i adc_data_a_i}] [get_bd_intf_nets {processing_system7_0_DDR processing_system7_0_M_AXI_GP0 axi_interconnect_0_M01_AXI expanderReal_0_data_out adc1_offset_data_out axi_interconnect_0_M02_AXI dds_ampl_data_out dac1_offset_data_out axi_interconnect_0_M09_AXI ltc2145_0_data_a axi_interconnect_0_M10_AXI dupplReal_1_to_2_0_data2_out dds_range_data_out axi_interconnect_0_M11_AXI axi_interconnect_0_M00_AXI dds_offset_data_out axi_interconnect_0_M08_AXI processing_system7_0_FIXED_IO dds_f0_data_out}] [get_bd_nets {dupplReal_1_to_2_0_data1_en_o dupplReal_1_to_2_0_data1_eof_o twoInMult_0_data_en_o xlconstant_0_dout redpitaya_adc_dac_clk_0_dac_locked_o ad9767_0_dac_sel_o nco_counter_0_dds_clk_o twoInMult_0_data_o processing_system7_0_FCLK_RESET0_N redpitaya_adc_dac_clk_0_dac_2ph_o ltc2145_0_adc_cdcs twoInMult_dds_range_data_en_o ltc2145_0_adc_clk ad9767_0_dac_rst_o dupplReal_1_to_2_0_data1_clk_o ad9767_0_dac_dat_o redpitaya_adc_dac_clk_0_dac_clk_o redpitaya_adc_dac_clk_0_adc_clk_o processing_system7_0_FCLK_CLK0 twoInMult_dds_range_data_clk_o twoInMult_0_data_clk_o proc_sys_reset_0_peripheral_aresetn nco_counter_0_dds_sin_o xlslice_0_Dout adc_clk_p_i_1 redpitaya_adc_dac_clk_0_dac_2clk_o dupplReal_1_to_2_0_data1_rst_o adc_data_b_i_1 adc_data_a_i_1 ad9767_0_dac_wrt_o nco_counter_0_dds_en_o adc_clk_n_i_1 twoInMult_dds_range_data_o dupplReal_1_to_2_0_data1_o proc_sys_reset_0_peripheral_reset ad9767_0_dac_clk_o proc_sys_reset_0_interconnect_aresetn}]]
current_bd_design pid_vco_wrapper
copy_bd_objs -from_design vco_only_wrapper / $tmpCopyObjs
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv user.org:user:red_pitaya_pidv3:1.0 red_pitaya_pidv3_0
endgroup
set_property location {2 526 273} [get_bd_cells red_pitaya_pidv3_0]
current_bd_design vco_only_wrapper
set tmpCopyObjs [concat  [get_bd_cells {axi_interconnect_0 dds_f0 dds_nco expanderReal_0 dac1_offset dds_offset proc_sys_reset_0 dds_ampl dds_range ad9767_0 xlconstant_0 xlslice_0 twoInMult_dds_ampl adc1_offset redpitaya_adc_dac_clk_0 processing_system7_0 twoInMult_dds_range dupplReal_1_to_2_0 ltc2145_0}] [get_bd_intf_ports {DDR FIXED_IO}] [get_bd_ports {dac_rst_o adc_clk_n_i dac_clk_o adc_cdcs dac_wrt_o adc_clk_p_i dac_sel_o dac_dat_o adc_data_b_i adc_data_a_i}] [get_bd_intf_nets {processing_system7_0_DDR processing_system7_0_M_AXI_GP0 axi_interconnect_0_M01_AXI expanderReal_0_data_out adc1_offset_data_out axi_interconnect_0_M02_AXI dds_ampl_data_out dac1_offset_data_out axi_interconnect_0_M09_AXI ltc2145_0_data_a axi_interconnect_0_M10_AXI dupplReal_1_to_2_0_data2_out dds_range_data_out axi_interconnect_0_M11_AXI axi_interconnect_0_M00_AXI dds_offset_data_out axi_interconnect_0_M08_AXI processing_system7_0_FIXED_IO dds_f0_data_out}] [get_bd_nets {dupplReal_1_to_2_0_data1_en_o dupplReal_1_to_2_0_data1_eof_o twoInMult_0_data_en_o xlconstant_0_dout redpitaya_adc_dac_clk_0_dac_locked_o ad9767_0_dac_sel_o nco_counter_0_dds_clk_o twoInMult_0_data_o processing_system7_0_FCLK_RESET0_N redpitaya_adc_dac_clk_0_dac_2ph_o ltc2145_0_adc_cdcs twoInMult_dds_range_data_en_o ltc2145_0_adc_clk ad9767_0_dac_rst_o dupplReal_1_to_2_0_data1_clk_o ad9767_0_dac_dat_o redpitaya_adc_dac_clk_0_dac_clk_o redpitaya_adc_dac_clk_0_adc_clk_o processing_system7_0_FCLK_CLK0 twoInMult_dds_range_data_clk_o twoInMult_0_data_clk_o proc_sys_reset_0_peripheral_aresetn nco_counter_0_dds_sin_o xlslice_0_Dout adc_clk_p_i_1 redpitaya_adc_dac_clk_0_dac_2clk_o dupplReal_1_to_2_0_data1_rst_o adc_data_b_i_1 adc_data_a_i_1 ad9767_0_dac_wrt_o nco_counter_0_dds_en_o adc_clk_n_i_1 twoInMult_dds_range_data_o dupplReal_1_to_2_0_data1_o proc_sys_reset_0_peripheral_reset ad9767_0_dac_clk_o proc_sys_reset_0_interconnect_aresetn}]]
current_bd_design pid_vco_wrapper
copy_bd_objs -from_design vco_only_wrapper / $tmpCopyObjs
startgroup
delete_bd_objs [get_bd_intf_nets adc1_offset_data_out1] [get_bd_intf_nets axi_interconnect_0_M00_AXI1] [get_bd_intf_nets axi_interconnect_0_M01_AXI1] [get_bd_intf_nets axi_interconnect_0_M02_AXI1] [get_bd_intf_nets axi_interconnect_0_M08_AXI1] [get_bd_intf_nets axi_interconnect_0_M09_AXI1] [get_bd_intf_nets axi_interconnect_0_M10_AXI1] [get_bd_intf_nets axi_interconnect_0_M11_AXI1] [get_bd_intf_nets dac1_offset_data_out1] [get_bd_intf_nets dds_ampl_data_out1] [get_bd_intf_nets dds_f0_data_out1] [get_bd_intf_nets dds_offset_data_out1] [get_bd_intf_nets dds_range_data_out1] [get_bd_intf_nets dupplReal_1_to_2_0_data2_out1] [get_bd_intf_nets expanderReal_0_data_out1] [get_bd_intf_nets ltc2145_0_data_a1] [get_bd_intf_nets processing_system7_0_DDR1] [get_bd_intf_nets processing_system7_0_FIXED_IO1] [get_bd_intf_nets processing_system7_0_M_AXI_GP1]
delete_bd_objs [get_bd_nets ad9767_0_dac_clk_o1] [get_bd_nets ad9767_0_dac_dat_o1] [get_bd_nets ad9767_0_dac_rst_o1] [get_bd_nets ad9767_0_dac_sel_o1] [get_bd_nets ad9767_0_dac_wrt_o1] [get_bd_nets adc_clk_n_i_2] [get_bd_nets adc_clk_p_i_2] [get_bd_nets adc_data_a_i_2] [get_bd_nets adc_data_b_i_2] [get_bd_nets dupplReal_1_to_2_0_data1_clk_o1] [get_bd_nets dupplReal_1_to_2_0_data1_en_o1] [get_bd_nets dupplReal_1_to_2_0_data1_eof_o1] [get_bd_nets dupplReal_1_to_2_0_data1_o1] [get_bd_nets dupplReal_1_to_2_0_data1_rst_o1] [get_bd_nets ltc2145_0_adc_cdcs1] [get_bd_nets ltc2145_0_adc_clk1] [get_bd_nets nco_counter_0_dds_clk_o1] [get_bd_nets nco_counter_0_dds_en_o1] [get_bd_nets nco_counter_0_dds_sin_o1] [get_bd_nets proc_sys_reset_0_interconnect_aresetn1] [get_bd_nets proc_sys_reset_0_peripheral_aresetn1] [get_bd_nets proc_sys_reset_0_peripheral_reset1] [get_bd_nets processing_system7_0_FCLK_CLK1] [get_bd_nets processing_system7_0_FCLK_RESET0_N1] [get_bd_nets redpitaya_adc_dac_clk_0_adc_clk_o1] [get_bd_nets redpitaya_adc_dac_clk_0_dac_2clk_o1] [get_bd_nets redpitaya_adc_dac_clk_0_dac_2ph_o1] [get_bd_nets redpitaya_adc_dac_clk_0_dac_clk_o1] [get_bd_nets redpitaya_adc_dac_clk_0_dac_locked_o1] [get_bd_nets twoInMult_0_data_clk_o1] [get_bd_nets twoInMult_0_data_en_o1] [get_bd_nets twoInMult_0_data_o1] [get_bd_nets twoInMult_dds_range_data_clk_o1] [get_bd_nets twoInMult_dds_range_data_en_o1] [get_bd_nets twoInMult_dds_range_data_o1] [get_bd_nets xlconstant_0_dout1] [get_bd_nets xlslice_0_Dout1]
delete_bd_objs [get_bd_intf_ports DDR1] [get_bd_intf_ports FIXED_IO1]
delete_bd_objs [get_bd_ports adc_cdcs1] [get_bd_ports adc_clk_n_i1] [get_bd_ports adc_clk_p_i1] [get_bd_ports adc_data_a_i1] [get_bd_ports adc_data_b_i1] [get_bd_ports dac_clk_o1] [get_bd_ports dac_dat_o1] [get_bd_ports dac_rst_o1] [get_bd_ports dac_sel_o1] [get_bd_ports dac_wrt_o1]
delete_bd_objs [get_bd_cells axi_interconnect_1]
delete_bd_objs [get_bd_cells ad9767_1] [get_bd_cells adc1_offset1] [get_bd_cells dac1_offset1] [get_bd_cells dds_ampl1] [get_bd_cells dds_f1] [get_bd_cells dds_nco1] [get_bd_cells dds_offset1] [get_bd_cells dds_range1] [get_bd_cells dupplReal_1_to_2_1] [get_bd_cells expanderReal_1] [get_bd_cells ltc2145_1] [get_bd_cells proc_sys_reset_1] [get_bd_cells processing_system7_1] [get_bd_cells redpitaya_adc_dac_clk_1] [get_bd_cells twoInMult_dds_ampl1] [get_bd_cells twoInMult_dds_range1] [get_bd_cells xlconstant_1] [get_bd_cells xlslice_1]
endgroup
regenerate_bd_layout
undo
undo
undo
undo
current_bd_design [get_bd_designs pid_vco_wrapper]
undo
current_bd_design [get_bd_designs pid_vco_wrapper]
undo
current_bd_design [get_bd_designs pid_vco_wrapper]
undo
current_bd_design [get_bd_designs pid_vco_wrapper]
undo
current_bd_design [get_bd_designs pid_vco_wrapper]
regenerate_bd_layout
delete_bd_objs [get_bd_cells red_pitaya_pidv3_0]
save_bd_design
