<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-shmobile › include › mach › sh7372.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>sh7372.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright (C) 2010 Renesas Solutions Corp.</span>
<span class="cm"> *</span>
<span class="cm"> * Kuninori Morimoto &lt;morimoto.kuninori@renesas.com&gt;</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>

<span class="cp">#ifndef __ASM_SH7372_H__</span>
<span class="cp">#define __ASM_SH7372_H__</span>

<span class="cp">#include &lt;linux/sh_clk.h&gt;</span>
<span class="cp">#include &lt;linux/pm_domain.h&gt;</span>

<span class="cm">/*</span>
<span class="cm"> * Pin Function Controller:</span>
<span class="cm"> *	GPIO_FN_xx - GPIO used to select pin function</span>
<span class="cm"> *	GPIO_PORTxx - GPIO mapped to real I/O pin on CPU</span>
<span class="cm"> */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="cm">/* PORT */</span>
	<span class="n">GPIO_PORT0</span><span class="p">,</span> <span class="n">GPIO_PORT1</span><span class="p">,</span> <span class="n">GPIO_PORT2</span><span class="p">,</span> <span class="n">GPIO_PORT3</span><span class="p">,</span> <span class="n">GPIO_PORT4</span><span class="p">,</span>
	<span class="n">GPIO_PORT5</span><span class="p">,</span> <span class="n">GPIO_PORT6</span><span class="p">,</span> <span class="n">GPIO_PORT7</span><span class="p">,</span> <span class="n">GPIO_PORT8</span><span class="p">,</span> <span class="n">GPIO_PORT9</span><span class="p">,</span>

	<span class="n">GPIO_PORT10</span><span class="p">,</span> <span class="n">GPIO_PORT11</span><span class="p">,</span> <span class="n">GPIO_PORT12</span><span class="p">,</span> <span class="n">GPIO_PORT13</span><span class="p">,</span> <span class="n">GPIO_PORT14</span><span class="p">,</span>
	<span class="n">GPIO_PORT15</span><span class="p">,</span> <span class="n">GPIO_PORT16</span><span class="p">,</span> <span class="n">GPIO_PORT17</span><span class="p">,</span> <span class="n">GPIO_PORT18</span><span class="p">,</span> <span class="n">GPIO_PORT19</span><span class="p">,</span>

	<span class="n">GPIO_PORT20</span><span class="p">,</span> <span class="n">GPIO_PORT21</span><span class="p">,</span> <span class="n">GPIO_PORT22</span><span class="p">,</span> <span class="n">GPIO_PORT23</span><span class="p">,</span> <span class="n">GPIO_PORT24</span><span class="p">,</span>
	<span class="n">GPIO_PORT25</span><span class="p">,</span> <span class="n">GPIO_PORT26</span><span class="p">,</span> <span class="n">GPIO_PORT27</span><span class="p">,</span> <span class="n">GPIO_PORT28</span><span class="p">,</span> <span class="n">GPIO_PORT29</span><span class="p">,</span>

	<span class="n">GPIO_PORT30</span><span class="p">,</span> <span class="n">GPIO_PORT31</span><span class="p">,</span> <span class="n">GPIO_PORT32</span><span class="p">,</span> <span class="n">GPIO_PORT33</span><span class="p">,</span> <span class="n">GPIO_PORT34</span><span class="p">,</span>
	<span class="n">GPIO_PORT35</span><span class="p">,</span> <span class="n">GPIO_PORT36</span><span class="p">,</span> <span class="n">GPIO_PORT37</span><span class="p">,</span> <span class="n">GPIO_PORT38</span><span class="p">,</span> <span class="n">GPIO_PORT39</span><span class="p">,</span>

	<span class="n">GPIO_PORT40</span><span class="p">,</span> <span class="n">GPIO_PORT41</span><span class="p">,</span> <span class="n">GPIO_PORT42</span><span class="p">,</span> <span class="n">GPIO_PORT43</span><span class="p">,</span> <span class="n">GPIO_PORT44</span><span class="p">,</span>
	<span class="n">GPIO_PORT45</span><span class="p">,</span> <span class="n">GPIO_PORT46</span><span class="p">,</span> <span class="n">GPIO_PORT47</span><span class="p">,</span> <span class="n">GPIO_PORT48</span><span class="p">,</span> <span class="n">GPIO_PORT49</span><span class="p">,</span>

	<span class="n">GPIO_PORT50</span><span class="p">,</span> <span class="n">GPIO_PORT51</span><span class="p">,</span> <span class="n">GPIO_PORT52</span><span class="p">,</span> <span class="n">GPIO_PORT53</span><span class="p">,</span> <span class="n">GPIO_PORT54</span><span class="p">,</span>
	<span class="n">GPIO_PORT55</span><span class="p">,</span> <span class="n">GPIO_PORT56</span><span class="p">,</span> <span class="n">GPIO_PORT57</span><span class="p">,</span> <span class="n">GPIO_PORT58</span><span class="p">,</span> <span class="n">GPIO_PORT59</span><span class="p">,</span>

	<span class="n">GPIO_PORT60</span><span class="p">,</span> <span class="n">GPIO_PORT61</span><span class="p">,</span> <span class="n">GPIO_PORT62</span><span class="p">,</span> <span class="n">GPIO_PORT63</span><span class="p">,</span> <span class="n">GPIO_PORT64</span><span class="p">,</span>
	<span class="n">GPIO_PORT65</span><span class="p">,</span> <span class="n">GPIO_PORT66</span><span class="p">,</span> <span class="n">GPIO_PORT67</span><span class="p">,</span> <span class="n">GPIO_PORT68</span><span class="p">,</span> <span class="n">GPIO_PORT69</span><span class="p">,</span>

	<span class="n">GPIO_PORT70</span><span class="p">,</span> <span class="n">GPIO_PORT71</span><span class="p">,</span> <span class="n">GPIO_PORT72</span><span class="p">,</span> <span class="n">GPIO_PORT73</span><span class="p">,</span> <span class="n">GPIO_PORT74</span><span class="p">,</span>
	<span class="n">GPIO_PORT75</span><span class="p">,</span> <span class="n">GPIO_PORT76</span><span class="p">,</span> <span class="n">GPIO_PORT77</span><span class="p">,</span> <span class="n">GPIO_PORT78</span><span class="p">,</span> <span class="n">GPIO_PORT79</span><span class="p">,</span>

	<span class="n">GPIO_PORT80</span><span class="p">,</span> <span class="n">GPIO_PORT81</span><span class="p">,</span> <span class="n">GPIO_PORT82</span><span class="p">,</span> <span class="n">GPIO_PORT83</span><span class="p">,</span> <span class="n">GPIO_PORT84</span><span class="p">,</span>
	<span class="n">GPIO_PORT85</span><span class="p">,</span> <span class="n">GPIO_PORT86</span><span class="p">,</span> <span class="n">GPIO_PORT87</span><span class="p">,</span> <span class="n">GPIO_PORT88</span><span class="p">,</span> <span class="n">GPIO_PORT89</span><span class="p">,</span>

	<span class="n">GPIO_PORT90</span><span class="p">,</span> <span class="n">GPIO_PORT91</span><span class="p">,</span> <span class="n">GPIO_PORT92</span><span class="p">,</span> <span class="n">GPIO_PORT93</span><span class="p">,</span> <span class="n">GPIO_PORT94</span><span class="p">,</span>
	<span class="n">GPIO_PORT95</span><span class="p">,</span> <span class="n">GPIO_PORT96</span><span class="p">,</span> <span class="n">GPIO_PORT97</span><span class="p">,</span> <span class="n">GPIO_PORT98</span><span class="p">,</span> <span class="n">GPIO_PORT99</span><span class="p">,</span>

	<span class="n">GPIO_PORT100</span><span class="p">,</span> <span class="n">GPIO_PORT101</span><span class="p">,</span> <span class="n">GPIO_PORT102</span><span class="p">,</span> <span class="n">GPIO_PORT103</span><span class="p">,</span> <span class="n">GPIO_PORT104</span><span class="p">,</span>
	<span class="n">GPIO_PORT105</span><span class="p">,</span> <span class="n">GPIO_PORT106</span><span class="p">,</span> <span class="n">GPIO_PORT107</span><span class="p">,</span> <span class="n">GPIO_PORT108</span><span class="p">,</span> <span class="n">GPIO_PORT109</span><span class="p">,</span>

	<span class="n">GPIO_PORT110</span><span class="p">,</span> <span class="n">GPIO_PORT111</span><span class="p">,</span> <span class="n">GPIO_PORT112</span><span class="p">,</span> <span class="n">GPIO_PORT113</span><span class="p">,</span> <span class="n">GPIO_PORT114</span><span class="p">,</span>
	<span class="n">GPIO_PORT115</span><span class="p">,</span> <span class="n">GPIO_PORT116</span><span class="p">,</span> <span class="n">GPIO_PORT117</span><span class="p">,</span> <span class="n">GPIO_PORT118</span><span class="p">,</span> <span class="n">GPIO_PORT119</span><span class="p">,</span>

	<span class="n">GPIO_PORT120</span><span class="p">,</span> <span class="n">GPIO_PORT121</span><span class="p">,</span> <span class="n">GPIO_PORT122</span><span class="p">,</span> <span class="n">GPIO_PORT123</span><span class="p">,</span> <span class="n">GPIO_PORT124</span><span class="p">,</span>
	<span class="n">GPIO_PORT125</span><span class="p">,</span> <span class="n">GPIO_PORT126</span><span class="p">,</span> <span class="n">GPIO_PORT127</span><span class="p">,</span> <span class="n">GPIO_PORT128</span><span class="p">,</span> <span class="n">GPIO_PORT129</span><span class="p">,</span>

	<span class="n">GPIO_PORT130</span><span class="p">,</span> <span class="n">GPIO_PORT131</span><span class="p">,</span> <span class="n">GPIO_PORT132</span><span class="p">,</span> <span class="n">GPIO_PORT133</span><span class="p">,</span> <span class="n">GPIO_PORT134</span><span class="p">,</span>
	<span class="n">GPIO_PORT135</span><span class="p">,</span> <span class="n">GPIO_PORT136</span><span class="p">,</span> <span class="n">GPIO_PORT137</span><span class="p">,</span> <span class="n">GPIO_PORT138</span><span class="p">,</span> <span class="n">GPIO_PORT139</span><span class="p">,</span>

	<span class="n">GPIO_PORT140</span><span class="p">,</span> <span class="n">GPIO_PORT141</span><span class="p">,</span> <span class="n">GPIO_PORT142</span><span class="p">,</span> <span class="n">GPIO_PORT143</span><span class="p">,</span> <span class="n">GPIO_PORT144</span><span class="p">,</span>
	<span class="n">GPIO_PORT145</span><span class="p">,</span> <span class="n">GPIO_PORT146</span><span class="p">,</span> <span class="n">GPIO_PORT147</span><span class="p">,</span> <span class="n">GPIO_PORT148</span><span class="p">,</span> <span class="n">GPIO_PORT149</span><span class="p">,</span>

	<span class="n">GPIO_PORT150</span><span class="p">,</span> <span class="n">GPIO_PORT151</span><span class="p">,</span> <span class="n">GPIO_PORT152</span><span class="p">,</span> <span class="n">GPIO_PORT153</span><span class="p">,</span> <span class="n">GPIO_PORT154</span><span class="p">,</span>
	<span class="n">GPIO_PORT155</span><span class="p">,</span> <span class="n">GPIO_PORT156</span><span class="p">,</span> <span class="n">GPIO_PORT157</span><span class="p">,</span> <span class="n">GPIO_PORT158</span><span class="p">,</span> <span class="n">GPIO_PORT159</span><span class="p">,</span>

	<span class="n">GPIO_PORT160</span><span class="p">,</span> <span class="n">GPIO_PORT161</span><span class="p">,</span> <span class="n">GPIO_PORT162</span><span class="p">,</span> <span class="n">GPIO_PORT163</span><span class="p">,</span> <span class="n">GPIO_PORT164</span><span class="p">,</span>
	<span class="n">GPIO_PORT165</span><span class="p">,</span> <span class="n">GPIO_PORT166</span><span class="p">,</span> <span class="n">GPIO_PORT167</span><span class="p">,</span> <span class="n">GPIO_PORT168</span><span class="p">,</span> <span class="n">GPIO_PORT169</span><span class="p">,</span>

	<span class="n">GPIO_PORT170</span><span class="p">,</span> <span class="n">GPIO_PORT171</span><span class="p">,</span> <span class="n">GPIO_PORT172</span><span class="p">,</span> <span class="n">GPIO_PORT173</span><span class="p">,</span> <span class="n">GPIO_PORT174</span><span class="p">,</span>
	<span class="n">GPIO_PORT175</span><span class="p">,</span> <span class="n">GPIO_PORT176</span><span class="p">,</span> <span class="n">GPIO_PORT177</span><span class="p">,</span> <span class="n">GPIO_PORT178</span><span class="p">,</span> <span class="n">GPIO_PORT179</span><span class="p">,</span>

	<span class="n">GPIO_PORT180</span><span class="p">,</span> <span class="n">GPIO_PORT181</span><span class="p">,</span> <span class="n">GPIO_PORT182</span><span class="p">,</span> <span class="n">GPIO_PORT183</span><span class="p">,</span> <span class="n">GPIO_PORT184</span><span class="p">,</span>
	<span class="n">GPIO_PORT185</span><span class="p">,</span> <span class="n">GPIO_PORT186</span><span class="p">,</span> <span class="n">GPIO_PORT187</span><span class="p">,</span> <span class="n">GPIO_PORT188</span><span class="p">,</span> <span class="n">GPIO_PORT189</span><span class="p">,</span>

	<span class="n">GPIO_PORT190</span><span class="p">,</span>

	<span class="cm">/* IRQ */</span>
	<span class="n">GPIO_FN_IRQ0_6</span><span class="p">,</span>		<span class="cm">/* PORT   6 */</span>
	<span class="n">GPIO_FN_IRQ0_162</span><span class="p">,</span>	<span class="cm">/* PORT 162 */</span>
	<span class="n">GPIO_FN_IRQ1</span><span class="p">,</span>		<span class="cm">/* PORT  12 */</span>
	<span class="n">GPIO_FN_IRQ2_4</span><span class="p">,</span>		<span class="cm">/* PORT   4 */</span>
	<span class="n">GPIO_FN_IRQ2_5</span><span class="p">,</span>		<span class="cm">/* PORT   5 */</span>
	<span class="n">GPIO_FN_IRQ3_8</span><span class="p">,</span>		<span class="cm">/* PORT   8 */</span>
	<span class="n">GPIO_FN_IRQ3_16</span><span class="p">,</span>	<span class="cm">/* PORT  16 */</span>
	<span class="n">GPIO_FN_IRQ4_17</span><span class="p">,</span>	<span class="cm">/* PORT  17 */</span>
	<span class="n">GPIO_FN_IRQ4_163</span><span class="p">,</span>	<span class="cm">/* PORT 163 */</span>
	<span class="n">GPIO_FN_IRQ5</span><span class="p">,</span>		<span class="cm">/* PORT  18 */</span>
	<span class="n">GPIO_FN_IRQ6_39</span><span class="p">,</span>	<span class="cm">/* PORT  39 */</span>
	<span class="n">GPIO_FN_IRQ6_164</span><span class="p">,</span>	<span class="cm">/* PORT 164 */</span>
	<span class="n">GPIO_FN_IRQ7_40</span><span class="p">,</span>	<span class="cm">/* PORT  40 */</span>
	<span class="n">GPIO_FN_IRQ7_167</span><span class="p">,</span>	<span class="cm">/* PORT 167 */</span>
	<span class="n">GPIO_FN_IRQ8_41</span><span class="p">,</span>	<span class="cm">/* PORT  41 */</span>
	<span class="n">GPIO_FN_IRQ8_168</span><span class="p">,</span>	<span class="cm">/* PORT 168 */</span>
	<span class="n">GPIO_FN_IRQ9_42</span><span class="p">,</span>	<span class="cm">/* PORT  42 */</span>
	<span class="n">GPIO_FN_IRQ9_169</span><span class="p">,</span>	<span class="cm">/* PORT 169 */</span>
	<span class="n">GPIO_FN_IRQ10</span><span class="p">,</span>		<span class="cm">/* PORT  65 */</span>
	<span class="n">GPIO_FN_IRQ11</span><span class="p">,</span>		<span class="cm">/* PORT  67 */</span>
	<span class="n">GPIO_FN_IRQ12_80</span><span class="p">,</span>	<span class="cm">/* PORT  80 */</span>
	<span class="n">GPIO_FN_IRQ12_137</span><span class="p">,</span>	<span class="cm">/* PORT 137 */</span>
	<span class="n">GPIO_FN_IRQ13_81</span><span class="p">,</span>	<span class="cm">/* PORT  81 */</span>
	<span class="n">GPIO_FN_IRQ13_145</span><span class="p">,</span>	<span class="cm">/* PORT 145 */</span>
	<span class="n">GPIO_FN_IRQ14_82</span><span class="p">,</span>	<span class="cm">/* PORT  82 */</span>
	<span class="n">GPIO_FN_IRQ14_146</span><span class="p">,</span>	<span class="cm">/* PORT 146 */</span>
	<span class="n">GPIO_FN_IRQ15_83</span><span class="p">,</span>	<span class="cm">/* PORT  83 */</span>
	<span class="n">GPIO_FN_IRQ15_147</span><span class="p">,</span>	<span class="cm">/* PORT 147 */</span>
	<span class="n">GPIO_FN_IRQ16_84</span><span class="p">,</span>	<span class="cm">/* PORT  84 */</span>
	<span class="n">GPIO_FN_IRQ16_170</span><span class="p">,</span>	<span class="cm">/* PORT 170 */</span>
	<span class="n">GPIO_FN_IRQ17</span><span class="p">,</span>		<span class="cm">/* PORT  85 */</span>
	<span class="n">GPIO_FN_IRQ18</span><span class="p">,</span>		<span class="cm">/* PORT  86 */</span>
	<span class="n">GPIO_FN_IRQ19</span><span class="p">,</span>		<span class="cm">/* PORT  87 */</span>
	<span class="n">GPIO_FN_IRQ20</span><span class="p">,</span>		<span class="cm">/* PORT  92 */</span>
	<span class="n">GPIO_FN_IRQ21</span><span class="p">,</span>		<span class="cm">/* PORT  93 */</span>
	<span class="n">GPIO_FN_IRQ22</span><span class="p">,</span>		<span class="cm">/* PORT  94 */</span>
	<span class="n">GPIO_FN_IRQ23</span><span class="p">,</span>		<span class="cm">/* PORT  95 */</span>
	<span class="n">GPIO_FN_IRQ24</span><span class="p">,</span>		<span class="cm">/* PORT 112 */</span>
	<span class="n">GPIO_FN_IRQ25</span><span class="p">,</span>		<span class="cm">/* PORT 119 */</span>
	<span class="n">GPIO_FN_IRQ26_121</span><span class="p">,</span>	<span class="cm">/* PORT 121 */</span>
	<span class="n">GPIO_FN_IRQ26_172</span><span class="p">,</span>	<span class="cm">/* PORT 172 */</span>
	<span class="n">GPIO_FN_IRQ27_122</span><span class="p">,</span>	<span class="cm">/* PORT 122 */</span>
	<span class="n">GPIO_FN_IRQ27_180</span><span class="p">,</span>	<span class="cm">/* PORT 180 */</span>
	<span class="n">GPIO_FN_IRQ28_123</span><span class="p">,</span>	<span class="cm">/* PORT 123 */</span>
	<span class="n">GPIO_FN_IRQ28_181</span><span class="p">,</span>	<span class="cm">/* PORT 181 */</span>
	<span class="n">GPIO_FN_IRQ29_129</span><span class="p">,</span>	<span class="cm">/* PORT 129 */</span>
	<span class="n">GPIO_FN_IRQ29_182</span><span class="p">,</span>	<span class="cm">/* PORT 182 */</span>
	<span class="n">GPIO_FN_IRQ30_130</span><span class="p">,</span>	<span class="cm">/* PORT 130 */</span>
	<span class="n">GPIO_FN_IRQ30_183</span><span class="p">,</span>	<span class="cm">/* PORT 183 */</span>
	<span class="n">GPIO_FN_IRQ31_138</span><span class="p">,</span>	<span class="cm">/* PORT 138 */</span>
	<span class="n">GPIO_FN_IRQ31_184</span><span class="p">,</span>	<span class="cm">/* PORT 184 */</span>

	<span class="cm">/*</span>
<span class="cm">	 * MSIOF0	(PORT 36, 37, 38, 39</span>
<span class="cm">	 * 		      40, 41, 42, 43, 44, 45)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_MSIOF0_TSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_TSCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_RSCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_RSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_MCK0</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_MCK1</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_SS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF0_SS2</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF0_TXD</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MSIOF1	(PORT 39, 40, 41, 42, 43, 44</span>
<span class="cm">	 * 		      84, 85, 86, 87, 88, 89, 90, 91, 92, 93)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_MSIOF1_TSCK_39</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_TSYNC_40</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TSCK_88</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_TSYNC_89</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TXD_41</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_RXD_42</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_TXD_90</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_RXD_91</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_SS1_43</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_SS2_44</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_SS1_92</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_SS2_93</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_RSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF1_MCK0</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF1_MCK1</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MSIOF2	(PORT 134, 135, 136, 137, 138, 139</span>
<span class="cm">	 *		      148, 149, 150, 151)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_MSIOF2_RSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_MCK0</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_MCK1</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_SS1</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_SS2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_TSYNC</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_TSCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_MSIOF2_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_MSIOF2_TXD</span><span class="p">,</span>

	<span class="cm">/* MSIOF3	(PORT 76, 77, 78, 79, 80, 81, 82, 83) */</span>
	<span class="n">GPIO_FN_BBIF1_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_TSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF1_TSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF1_RSCK</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF1_RSYNC</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF1_FLOW</span><span class="p">,</span>	<span class="n">GPIO_FN_BB_RX_FLOW_N</span><span class="p">,</span>

	<span class="cm">/* MSIOF4	(PORT 0, 1, 2, 3) */</span>
	<span class="n">GPIO_FN_BBIF2_TSCK1</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF2_TSYNC1</span><span class="p">,</span>
	<span class="n">GPIO_FN_BBIF2_TXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_BBIF2_RXD</span><span class="p">,</span>

	<span class="cm">/* FSI		(PORT 4, 5, 6, 7, 8, 9, 10, 11, 15) */</span>
	<span class="n">GPIO_FN_FSIACK</span><span class="p">,</span>		<span class="n">GPIO_FN_FSIBCK</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAILR</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAIBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAISLD</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAOMC</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAOLR</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIAOBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIAOSLD</span><span class="p">,</span>	<span class="n">GPIO_FN_FSIASPDIF_11</span><span class="p">,</span>
	<span class="n">GPIO_FN_FSIASPDIF_15</span><span class="p">,</span>

	<span class="cm">/* FMSI		(PORT 12, 13, 14, 15, 16, 17, 18, 65) */</span>
	<span class="n">GPIO_FN_FMSOCK</span><span class="p">,</span>		<span class="n">GPIO_FN_FMSOOLR</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSIOLR</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSOOBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSIOBT</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSOSLD</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSOILR</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSIILR</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSOIBT</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSIIBT</span><span class="p">,</span>
	<span class="n">GPIO_FN_FMSISLD</span><span class="p">,</span>	<span class="n">GPIO_FN_FMSICK</span><span class="p">,</span>

	<span class="cm">/* SCIFA0	(PORT 152, 153, 156, 157, 158) */</span>
	<span class="n">GPIO_FN_SCIFA0_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA0_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA0_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA0_RTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA0_CTS</span><span class="p">,</span>

	<span class="cm">/* SCIFA1	(PORT 154, 155, 159, 160, 161) */</span>
	<span class="n">GPIO_FN_SCIFA1_TXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA1_RXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA1_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA1_RTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA1_CTS</span><span class="p">,</span>

	<span class="cm">/* SCIFA2	(PORT 94, 95, 96, 97, 98) */</span>
	<span class="n">GPIO_FN_SCIFA2_CTS1</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA2_RTS1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA2_TXD1</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA2_RXD1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA2_SCK1</span><span class="p">,</span>

	<span class="cm">/* SCIFA3	(PORT 43, 44,</span>
<span class="cm">			     140, 141, 142, 143, 144) */</span>
	<span class="n">GPIO_FN_SCIFA3_CTS_43</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA3_CTS_140</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_RTS_44</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA3_RTS_141</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA3_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFA3_RXD</span><span class="p">,</span>

	<span class="cm">/* SCIFA4	(PORT 5, 6) */</span>
	<span class="n">GPIO_FN_SCIFA4_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA4_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIFA5	(PORT 8, 12) */</span>
	<span class="n">GPIO_FN_SCIFA5_RXD</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFA5_TXD</span><span class="p">,</span>

	<span class="cm">/* SCIFB	(PORT 162, 163, 164, 165, 166) */</span>
	<span class="n">GPIO_FN_SCIFB_SCK</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFB_RTS</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_CTS</span><span class="p">,</span>	<span class="n">GPIO_FN_SCIFB_TXD</span><span class="p">,</span>
	<span class="n">GPIO_FN_SCIFB_RXD</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * CEU		(PORT 16, 17,</span>
<span class="cm">	 *		      100, 101, 102, 103, 104, 105, 106, 107, 108, 109,</span>
<span class="cm">	 *		      110, 111, 112, 113, 114, 115, 116, 117, 118, 119,</span>
<span class="cm">	 *		      120)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_VIO_HD</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_CKO1</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO_CKO2</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_VD</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO_FIELD</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_CKO</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D0</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D1</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D2</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D3</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D4</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D5</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D6</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D7</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D8</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D9</span><span class="p">,</span>		<span class="n">GPIO_FN_VIO_D10</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO_D11</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D12</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO_D13</span><span class="p">,</span>	<span class="n">GPIO_FN_VIO_D14</span><span class="p">,</span>
	<span class="n">GPIO_FN_VIO_D15</span><span class="p">,</span>

	<span class="cm">/* USB0		(PORT 113, 114, 115, 116, 117, 167) */</span>
	<span class="n">GPIO_FN_IDIN_0</span><span class="p">,</span>		<span class="n">GPIO_FN_EXTLP_0</span><span class="p">,</span>
	<span class="n">GPIO_FN_OVCN2_0</span><span class="p">,</span>	<span class="n">GPIO_FN_PWEN_0</span><span class="p">,</span>
	<span class="n">GPIO_FN_OVCN_0</span><span class="p">,</span>		<span class="n">GPIO_FN_VBUS0_0</span><span class="p">,</span>

	<span class="cm">/* USB1		(PORT 18, 113, 114, 115, 116, 117, 138, 162, 168) */</span>
	<span class="n">GPIO_FN_IDIN_1_18</span><span class="p">,</span>	<span class="n">GPIO_FN_IDIN_1_113</span><span class="p">,</span>
	<span class="n">GPIO_FN_PWEN_1_115</span><span class="p">,</span>	<span class="n">GPIO_FN_PWEN_1_138</span><span class="p">,</span>
	<span class="n">GPIO_FN_OVCN_1_114</span><span class="p">,</span>	<span class="n">GPIO_FN_OVCN_1_162</span><span class="p">,</span>
	<span class="n">GPIO_FN_EXTLP_1</span><span class="p">,</span>	<span class="n">GPIO_FN_OVCN2_1</span><span class="p">,</span>
	<span class="n">GPIO_FN_VBUS0_1</span><span class="p">,</span>

	<span class="cm">/* GPIO		(PORT 41, 42, 43, 44) */</span>
	<span class="n">GPIO_FN_GPI0</span><span class="p">,</span>	<span class="n">GPIO_FN_GPI1</span><span class="p">,</span>	<span class="n">GPIO_FN_GPO0</span><span class="p">,</span>	<span class="n">GPIO_FN_GPO1</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * BSC		(PORT 19,</span>
<span class="cm">	 *		      20, 21, 22, 25, 26, 27, 28, 29,</span>
<span class="cm">	 *		      30, 31, 32, 33, 34, 35, 36, 37, 38, 39,</span>
<span class="cm">	 *		      40, 41, 42, 43, 44, 45,</span>
<span class="cm">	 *		      62, 63, 64, 65, 66, 67,</span>
<span class="cm">	 *		      71, 72, 74, 75)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_BS</span><span class="p">,</span>	<span class="n">GPIO_FN_WE1</span><span class="p">,</span>
	<span class="n">GPIO_FN_CKO</span><span class="p">,</span>	<span class="n">GPIO_FN_WAIT</span><span class="p">,</span>	<span class="n">GPIO_FN_RDWR</span><span class="p">,</span>

	<span class="n">GPIO_FN_A0</span><span class="p">,</span>	<span class="n">GPIO_FN_A1</span><span class="p">,</span>	<span class="n">GPIO_FN_A2</span><span class="p">,</span>	<span class="n">GPIO_FN_A3</span><span class="p">,</span>
	<span class="n">GPIO_FN_A6</span><span class="p">,</span>	<span class="n">GPIO_FN_A7</span><span class="p">,</span>	<span class="n">GPIO_FN_A8</span><span class="p">,</span>	<span class="n">GPIO_FN_A9</span><span class="p">,</span>
	<span class="n">GPIO_FN_A10</span><span class="p">,</span>	<span class="n">GPIO_FN_A11</span><span class="p">,</span>	<span class="n">GPIO_FN_A12</span><span class="p">,</span>	<span class="n">GPIO_FN_A13</span><span class="p">,</span>
	<span class="n">GPIO_FN_A14</span><span class="p">,</span>	<span class="n">GPIO_FN_A15</span><span class="p">,</span>	<span class="n">GPIO_FN_A16</span><span class="p">,</span>	<span class="n">GPIO_FN_A17</span><span class="p">,</span>
	<span class="n">GPIO_FN_A18</span><span class="p">,</span>	<span class="n">GPIO_FN_A19</span><span class="p">,</span>	<span class="n">GPIO_FN_A20</span><span class="p">,</span>	<span class="n">GPIO_FN_A21</span><span class="p">,</span>
	<span class="n">GPIO_FN_A22</span><span class="p">,</span>	<span class="n">GPIO_FN_A23</span><span class="p">,</span>	<span class="n">GPIO_FN_A24</span><span class="p">,</span>	<span class="n">GPIO_FN_A25</span><span class="p">,</span>
	<span class="n">GPIO_FN_A26</span><span class="p">,</span>

	<span class="n">GPIO_FN_CS0</span><span class="p">,</span>	<span class="n">GPIO_FN_CS2</span><span class="p">,</span>	<span class="n">GPIO_FN_CS4</span><span class="p">,</span>
	<span class="n">GPIO_FN_CS5A</span><span class="p">,</span>	<span class="n">GPIO_FN_CS5B</span><span class="p">,</span>	<span class="n">GPIO_FN_CS6A</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * BSC/FLCTL		(PORT 23, 24,</span>
<span class="cm">	 *			      46, 47, 48, 49,</span>
<span class="cm">	 *			      50, 51, 52, 53, 54, 55, 56, 57, 58, 59,</span>
<span class="cm">	 *			      60, 61, 69, 70)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_RD_FSC</span><span class="p">,</span>		<span class="n">GPIO_FN_WE0_FWE</span><span class="p">,</span>
	<span class="n">GPIO_FN_A4_FOE</span><span class="p">,</span>		<span class="n">GPIO_FN_A5_FCDE</span><span class="p">,</span>
	<span class="n">GPIO_FN_D0_NAF0</span><span class="p">,</span>	<span class="n">GPIO_FN_D1_NAF1</span><span class="p">,</span>	<span class="n">GPIO_FN_D2_NAF2</span><span class="p">,</span>
	<span class="n">GPIO_FN_D3_NAF3</span><span class="p">,</span>	<span class="n">GPIO_FN_D4_NAF4</span><span class="p">,</span>	<span class="n">GPIO_FN_D5_NAF5</span><span class="p">,</span>
	<span class="n">GPIO_FN_D6_NAF6</span><span class="p">,</span>	<span class="n">GPIO_FN_D7_NAF7</span><span class="p">,</span>	<span class="n">GPIO_FN_D8_NAF8</span><span class="p">,</span>
	<span class="n">GPIO_FN_D9_NAF9</span><span class="p">,</span>	<span class="n">GPIO_FN_D10_NAF10</span><span class="p">,</span>	<span class="n">GPIO_FN_D11_NAF11</span><span class="p">,</span>
	<span class="n">GPIO_FN_D12_NAF12</span><span class="p">,</span>	<span class="n">GPIO_FN_D13_NAF13</span><span class="p">,</span>	<span class="n">GPIO_FN_D14_NAF14</span><span class="p">,</span>
	<span class="n">GPIO_FN_D15_NAF15</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MMCIF(1)		(PORT 84, 85, 86, 87, 88, 89,</span>
<span class="cm">	 *			      90, 91, 92, 99)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_MMCD0_0</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD0_1</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD0_2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCD0_3</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD0_4</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD0_5</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCD0_6</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD0_7</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCCMD0</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCCLK0</span><span class="p">,</span>

	<span class="cm">/* MMCIF(2)		(PORT 54, 55, 56, 57, 58, 59, 60, 61, 66, 67) */</span>
	<span class="n">GPIO_FN_MMCD1_0</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD1_1</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD1_2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCD1_3</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD1_4</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD1_5</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCD1_6</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCD1_7</span><span class="p">,</span>
	<span class="n">GPIO_FN_MMCCLK1</span><span class="p">,</span>	<span class="n">GPIO_FN_MMCCMD1</span><span class="p">,</span>

	<span class="cm">/* SPU2		(PORT 65) */</span>
	<span class="n">GPIO_FN_VINT_I</span><span class="p">,</span>

	<span class="cm">/* FLCTL	(PORT 66, 68, 73) */</span>
	<span class="n">GPIO_FN_FCE1</span><span class="p">,</span>	<span class="n">GPIO_FN_FCE0</span><span class="p">,</span>	<span class="n">GPIO_FN_FRB</span><span class="p">,</span>

	<span class="cm">/* HSI		(PORT 76, 77, 78, 79, 80, 81, 82, 83) */</span>
	<span class="n">GPIO_FN_GP_RX_FLAG</span><span class="p">,</span>	<span class="n">GPIO_FN_GP_RX_DATA</span><span class="p">,</span>	<span class="n">GPIO_FN_GP_TX_READY</span><span class="p">,</span>
	<span class="n">GPIO_FN_GP_RX_WAKE</span><span class="p">,</span>	<span class="n">GPIO_FN_MP_TX_FLAG</span><span class="p">,</span>	<span class="n">GPIO_FN_MP_TX_DATA</span><span class="p">,</span>
	<span class="n">GPIO_FN_MP_RX_READY</span><span class="p">,</span>	<span class="n">GPIO_FN_MP_TX_WAKE</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * MFI		(PORT 76, 77, 78, 79,</span>
<span class="cm">	 *		      80, 81, 82, 83, 84, 85, 86, 87, 88, 89,</span>
<span class="cm">	 *		      90, 91, 92, 93, 94, 95, 96, 97, 98, 99)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_MFIv6</span><span class="p">,</span>	<span class="cm">/* see MSEL4CR 6 */</span>
	<span class="n">GPIO_FN_MFIv4</span><span class="p">,</span>	<span class="cm">/* see MSEL4CR 6 */</span>

	<span class="n">GPIO_FN_MEMC_CS0</span><span class="p">,</span>		<span class="n">GPIO_FN_MEMC_BUSCLK_MEMC_A0</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_CS1_MEMC_A1</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_ADV_MEMC_DREQ0</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_WAIT_MEMC_DREQ1</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_NOE</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_NWE</span><span class="p">,</span>		<span class="n">GPIO_FN_MEMC_INT</span><span class="p">,</span>

	<span class="n">GPIO_FN_MEMC_AD0</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD1</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD2</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD3</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD4</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD5</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD6</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD7</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD8</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD9</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD10</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD11</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD12</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD13</span><span class="p">,</span>	<span class="n">GPIO_FN_MEMC_AD14</span><span class="p">,</span>
	<span class="n">GPIO_FN_MEMC_AD15</span><span class="p">,</span>

	<span class="cm">/* SIM		(PORT 94, 95, 98) */</span>
	<span class="n">GPIO_FN_SIM_RST</span><span class="p">,</span>	<span class="n">GPIO_FN_SIM_CLK</span><span class="p">,</span>	<span class="n">GPIO_FN_SIM_D</span><span class="p">,</span>

	<span class="cm">/* TPU		(PORT 93, 99, 112, 160, 161) */</span>
	<span class="n">GPIO_FN_TPU0TO0</span><span class="p">,</span>	<span class="n">GPIO_FN_TPU0TO1</span><span class="p">,</span>
	<span class="n">GPIO_FN_TPU0TO2_93</span><span class="p">,</span>	<span class="n">GPIO_FN_TPU0TO2_99</span><span class="p">,</span>
	<span class="n">GPIO_FN_TPU0TO3</span><span class="p">,</span>

	<span class="cm">/* I2C2		(PORT 110, 111) */</span>
	<span class="n">GPIO_FN_I2C_SCL2</span><span class="p">,</span>	<span class="n">GPIO_FN_I2C_SDA2</span><span class="p">,</span>

	<span class="cm">/* I2C3(1)	(PORT 114, 115) */</span>
	<span class="n">GPIO_FN_I2C_SCL3</span><span class="p">,</span>	<span class="n">GPIO_FN_I2C_SDA3</span><span class="p">,</span>

	<span class="cm">/* I2C3(2)	(PORT 137, 145) */</span>
	<span class="n">GPIO_FN_I2C_SCL3S</span><span class="p">,</span>	<span class="n">GPIO_FN_I2C_SDA3S</span><span class="p">,</span>

	<span class="cm">/* I2C4(2)	(PORT 116, 117) */</span>
	<span class="n">GPIO_FN_I2C_SCL4</span><span class="p">,</span>	<span class="n">GPIO_FN_I2C_SDA4</span><span class="p">,</span>

	<span class="cm">/* I2C4(2)	(PORT 146, 147) */</span>
	<span class="n">GPIO_FN_I2C_SCL4S</span><span class="p">,</span>	<span class="n">GPIO_FN_I2C_SDA4S</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * KEYSC	(PORT 121, 122, 123, 124, 125, 126, 127, 128, 129,</span>
<span class="cm">	 *		      130, 131, 132, 133, 134, 135, 136)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_KEYOUT0</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN0_121</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN0_136</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT1</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN1_122</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN1_135</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT2</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN2_123</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN2_134</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT3</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN3_124</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN3_133</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT4</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN4</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT5</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN5</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT6</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN6</span><span class="p">,</span>
	<span class="n">GPIO_FN_KEYOUT7</span><span class="p">,</span>	<span class="n">GPIO_FN_KEYIN7</span><span class="p">,</span>

	<span class="cm">/*</span>
<span class="cm">	 * LCDC		(PORT      121, 122, 123, 124, 125, 126, 127, 128, 129,</span>
<span class="cm">	 *		      130, 131, 132, 133, 134, 135, 136, 137, 138, 139,</span>
<span class="cm">	 *		      140, 141, 142, 143, 144, 145, 146, 147, 148, 149,</span>
<span class="cm">	 *		      150, 151)</span>
<span class="cm">	 */</span>
	<span class="n">GPIO_FN_LCDC0_SELECT</span><span class="p">,</span> <span class="cm">/* LCDC 0 */</span>
	<span class="n">GPIO_FN_LCDC1_SELECT</span><span class="p">,</span> <span class="cm">/* LCDC 1 */</span>
	<span class="n">GPIO_FN_LCDHSYN</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDCS</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDVSYN</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDDCK</span><span class="p">,</span>		<span class="n">GPIO_FN_LCDWR</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDRD</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDDISP</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDRS</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDLCLK</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDDON</span><span class="p">,</span>

	<span class="n">GPIO_FN_LCDD0</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD1</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD2</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD3</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD4</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD5</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD6</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD7</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD8</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD9</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD10</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD11</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD12</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD13</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD14</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD15</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD16</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD17</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD18</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD19</span><span class="p">,</span>
	<span class="n">GPIO_FN_LCDD20</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD21</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD22</span><span class="p">,</span>	<span class="n">GPIO_FN_LCDD23</span><span class="p">,</span>

	<span class="cm">/* IRDA		(PORT 139, 140, 141, 142) */</span>
	<span class="n">GPIO_FN_IRDA_OUT</span><span class="p">,</span>	<span class="n">GPIO_FN_IRDA_IN</span><span class="p">,</span>	<span class="n">GPIO_FN_IRDA_FIRSEL</span><span class="p">,</span>
	<span class="n">GPIO_FN_IROUT_139</span><span class="p">,</span>	<span class="n">GPIO_FN_IROUT_140</span><span class="p">,</span>

	<span class="cm">/* TSIF1	(PORT 156, 157, 158, 159) */</span>
	<span class="n">GPIO_FN_TS0_1SELECT</span><span class="p">,</span> <span class="cm">/* TSIF0 - 1 select */</span>
	<span class="n">GPIO_FN_TS0_2SELECT</span><span class="p">,</span> <span class="cm">/* TSIF0 - 2 select */</span>
	<span class="n">GPIO_FN_TS1_1SELECT</span><span class="p">,</span> <span class="cm">/* TSIF1 - 1 select */</span>
	<span class="n">GPIO_FN_TS1_2SELECT</span><span class="p">,</span> <span class="cm">/* TSIF1 - 2 select */</span>

	<span class="n">GPIO_FN_TS_SPSYNC1</span><span class="p">,</span>	<span class="n">GPIO_FN_TS_SDAT1</span><span class="p">,</span>
	<span class="n">GPIO_FN_TS_SDEN1</span><span class="p">,</span>	<span class="n">GPIO_FN_TS_SCK1</span><span class="p">,</span>

	<span class="cm">/* TSIF2	(PORT 137, 145, 146, 147) */</span>
	<span class="n">GPIO_FN_TS_SPSYNC2</span><span class="p">,</span>	<span class="n">GPIO_FN_TS_SDAT2</span><span class="p">,</span>
	<span class="n">GPIO_FN_TS_SDEN2</span><span class="p">,</span>	<span class="n">GPIO_FN_TS_SCK2</span><span class="p">,</span>

	<span class="cm">/* HDMI		(PORT 169, 170) */</span>
	<span class="n">GPIO_FN_HDMI_HPD</span><span class="p">,</span>	<span class="n">GPIO_FN_HDMI_CEC</span><span class="p">,</span>

	<span class="cm">/* SDHI0	(PORT 171, 172, 173, 174, 175, 176, 177, 178) */</span>
	<span class="n">GPIO_FN_SDHICLK0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHICD0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHICMD0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHIWP0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHID0_0</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID0_1</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHID0_2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID0_3</span><span class="p">,</span>

	<span class="cm">/* SDHI1	(PORT 179, 180, 181, 182, 183, 184) */</span>
	<span class="n">GPIO_FN_SDHICLK1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHICMD1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID1_0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHID1_1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID1_2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID1_3</span><span class="p">,</span>

	<span class="cm">/* SDHI2	(PORT 185, 186, 187, 188, 189, 190) */</span>
	<span class="n">GPIO_FN_SDHICLK2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHICMD2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID2_0</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDHID2_1</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID2_2</span><span class="p">,</span>	<span class="n">GPIO_FN_SDHID2_3</span><span class="p">,</span>

	<span class="cm">/* SDENC	see MSEL4CR 19 */</span>
	<span class="n">GPIO_FN_SDENC_CPG</span><span class="p">,</span>
	<span class="n">GPIO_FN_SDENC_DV_CLKI</span><span class="p">,</span>
<span class="p">};</span>

<span class="cm">/* DMA slave IDs */</span>
<span class="k">enum</span> <span class="p">{</span>
	<span class="n">SHDMA_SLAVE_INVALID</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF0_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF1_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF1_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF2_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF3_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF3_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF4_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF4_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF5_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF5_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF6_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SCIF6_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI0_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI1_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI1_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI2_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_SDHI2_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_FSIA_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_FSIA_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_MMCIF_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_MMCIF_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_USB0_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_USB0_RX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_USB1_TX</span><span class="p">,</span>
	<span class="n">SHDMA_SLAVE_USB1_RX</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_extal1_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_extal2_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_dv_clki_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_dv_clki_div2_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_pllc2_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsiack_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsibck_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsidiva_clk</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">clk</span> <span class="n">sh7372_fsidivb_clk</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">platform_device</span><span class="p">;</span>

<span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="p">{</span>
	<span class="k">struct</span> <span class="n">generic_pm_domain</span> <span class="n">genpd</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">dev_power_governor</span> <span class="o">*</span><span class="n">gov</span><span class="p">;</span>
	<span class="kt">int</span> <span class="p">(</span><span class="o">*</span><span class="n">suspend</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">void</span> <span class="p">(</span><span class="o">*</span><span class="n">resume</span><span class="p">)(</span><span class="kt">void</span><span class="p">);</span>
	<span class="kt">unsigned</span> <span class="kt">int</span> <span class="n">bit_shift</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">no_debug</span><span class="p">;</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kr">inline</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="o">*</span><span class="nf">to_sh7372_pd</span><span class="p">(</span><span class="k">struct</span> <span class="n">generic_pm_domain</span> <span class="o">*</span><span class="n">d</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">return</span> <span class="n">container_of</span><span class="p">(</span><span class="n">d</span><span class="p">,</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span><span class="p">,</span> <span class="n">genpd</span><span class="p">);</span>
<span class="p">}</span>

<span class="cp">#ifdef CONFIG_PM</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a4lc</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a4mp</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_d4</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a4r</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a3rv</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a3ri</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a4s</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a3sp</span><span class="p">;</span>
<span class="k">extern</span> <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="n">sh7372_a3sg</span><span class="p">;</span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_init_pm_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="o">*</span><span class="n">sh7372_pd</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_add_device_to_domain</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="o">*</span><span class="n">sh7372_pd</span><span class="p">,</span>
					<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_pm_add_subdomain</span><span class="p">(</span><span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="o">*</span><span class="n">sh7372_pd</span><span class="p">,</span>
				    <span class="k">struct</span> <span class="n">sh7372_pm_domain</span> <span class="o">*</span><span class="n">sh7372_sd</span><span class="p">);</span>
<span class="cp">#else</span>
<span class="cp">#define sh7372_init_pm_domain(pd) do { } while(0)</span>
<span class="cp">#define sh7372_add_device_to_domain(pd, pdev) do { } while(0)</span>
<span class="cp">#define sh7372_pm_add_subdomain(pd, sd) do { } while(0)</span>
<span class="cp">#endif </span><span class="cm">/* CONFIG_PM */</span><span class="cp"></span>

<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_intcs_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_intcs_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_intca_suspend</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>
<span class="k">extern</span> <span class="kt">void</span> <span class="n">sh7372_intca_resume</span><span class="p">(</span><span class="kt">void</span><span class="p">);</span>

<span class="cp">#endif </span><span class="cm">/* __ASM_SH7372_H__ */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
