{"vcs1":{"timestamp_begin":1684327676.530166984, "rt":1.40, "ut":0.43, "st":0.20}}
{"vcselab":{"timestamp_begin":1684327678.022941840, "rt":1.25, "ut":0.43, "st":0.18}}
{"link":{"timestamp_begin":1684327679.347852223, "rt":0.49, "ut":0.23, "st":0.16}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684327675.881291078}
{"VCS_COMP_START_TIME": 1684327675.881291078}
{"VCS_COMP_END_TIME": 1684327681.370900354}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330848}}
{"stitch_vcselab": {"peak_mem": 211968}}
