// Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
// Date        : Sun May 21 19:43:42 2023
// Host        : LAPTOP-DJJCMLUK running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_uart_wrapper_0_0_sim_netlist.v
// Design      : design_1_uart_wrapper_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_uart_wrapper_0_0,uart_wrapper,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* IP_DEFINITION_SOURCE = "module_ref" *) 
(* X_CORE_INFO = "uart_wrapper,Vivado 2020.2" *) 
(* NotValidForBitStream *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix
   (clk,
    rst_n,
    data_in,
    data_in_vld,
    uart_tx);
  (* X_INTERFACE_INFO = "xilinx.com:signal:clock:1.0 clk CLK" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME clk, FREQ_HZ 25000000, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0" *) input clk;
  (* X_INTERFACE_INFO = "xilinx.com:signal:reset:1.0 rst_n RST" *) (* X_INTERFACE_PARAMETER = "XIL_INTERFACENAME rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0" *) input rst_n;
  input [7:0]data_in;
  input data_in_vld;
  output uart_tx;

  wire clk;
  wire [7:0]data_in;
  wire data_in_vld;
  wire rst_n;
  wire uart_tx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper inst
       (.clk(clk),
        .data_in(data_in),
        .data_in_vld(data_in_vld),
        .rst_n(rst_n),
        .uart_tx(uart_tx));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo
   (CO,
    p_0_in,
    rd_data,
    data_in_vld,
    rst_n,
    bram_reg_1,
    clk,
    data_in);
  output [0:0]CO;
  output p_0_in;
  output [7:0]rd_data;
  input data_in_vld;
  input rst_n;
  input bram_reg_1;
  input clk;
  input [7:0]data_in;

  wire [0:0]CO;
  wire _carry__0_n_3;
  wire _carry_n_0;
  wire _carry_n_1;
  wire _carry_n_2;
  wire _carry_n_3;
  wire \_inferred__0/i__carry_n_0 ;
  wire \_inferred__0/i__carry_n_1 ;
  wire \_inferred__0/i__carry_n_2 ;
  wire \_inferred__0/i__carry_n_3 ;
  wire bram_reg_1;
  wire clk;
  wire [13:12]cnt_curr_reg;
  wire [13:13]cnt_curr_reg_0;
  wire [7:0]data_in;
  wire data_in_vld;
  wire p_0_in;
  wire [7:0]rd_data;
  wire rd_ptr_calc_n_0;
  wire rd_ptr_calc_n_1;
  wire rd_ptr_calc_n_10;
  wire rd_ptr_calc_n_2;
  wire rd_ptr_calc_n_3;
  wire rd_ptr_calc_n_6;
  wire rd_ptr_calc_n_7;
  wire rd_ptr_calc_n_8;
  wire rd_ptr_calc_n_9;
  wire [12:0]rd_ptr_cmb;
  wire rst_n;
  wire wr_en;
  wire wr_ptr_calc_n_2;
  wire [13:0]wr_ptr_del;
  wire [12:0]wr_ptr_reg;
  wire [3:0]NLW__carry_O_UNCONNECTED;
  wire [3:1]NLW__carry__0_CO_UNCONNECTED;
  wire [3:0]NLW__carry__0_O_UNCONNECTED;
  wire [3:0]\NLW__inferred__0/i__carry_O_UNCONNECTED ;
  wire [3:1]\NLW__inferred__0/i__carry__0_CO_UNCONNECTED ;
  wire [3:0]\NLW__inferred__0/i__carry__0_O_UNCONNECTED ;

  CARRY4 _carry
       (.CI(1'b0),
        .CO({_carry_n_0,_carry_n_1,_carry_n_2,_carry_n_3}),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(NLW__carry_O_UNCONNECTED[3:0]),
        .S({rd_ptr_calc_n_0,rd_ptr_calc_n_1,rd_ptr_calc_n_2,rd_ptr_calc_n_3}));
  CARRY4 _carry__0
       (.CI(_carry_n_0),
        .CO({NLW__carry__0_CO_UNCONNECTED[3:1],_carry__0_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(NLW__carry__0_O_UNCONNECTED[3:0]),
        .S({1'b0,1'b0,1'b0,wr_ptr_calc_n_2}));
  CARRY4 \_inferred__0/i__carry 
       (.CI(1'b0),
        .CO({\_inferred__0/i__carry_n_0 ,\_inferred__0/i__carry_n_1 ,\_inferred__0/i__carry_n_2 ,\_inferred__0/i__carry_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b1,1'b1,1'b1,1'b1}),
        .O(\NLW__inferred__0/i__carry_O_UNCONNECTED [3:0]),
        .S({rd_ptr_calc_n_6,rd_ptr_calc_n_7,rd_ptr_calc_n_8,rd_ptr_calc_n_9}));
  CARRY4 \_inferred__0/i__carry__0 
       (.CI(\_inferred__0/i__carry_n_0 ),
        .CO({\NLW__inferred__0/i__carry__0_CO_UNCONNECTED [3:1],CO}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b1}),
        .O(\NLW__inferred__0/i__carry__0_O_UNCONNECTED [3:0]),
        .S({1'b0,1'b0,1'b0,rd_ptr_calc_n_10}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram fifo_module
       (.WEA(wr_en),
        .clk(clk),
        .data_in(data_in),
        .out(wr_ptr_reg),
        .rd_addr(rd_ptr_cmb),
        .rd_data(rd_data));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter rd_ptr_calc
       (.CO(CO),
        .Q(wr_ptr_del),
        .S({rd_ptr_calc_n_0,rd_ptr_calc_n_1,rd_ptr_calc_n_2,rd_ptr_calc_n_3}),
        ._carry(wr_ptr_reg[11:0]),
        .bram_reg_1(bram_reg_1),
        .clk(clk),
        .\cnt_curr_reg[12]_0 (rd_ptr_calc_n_10),
        .\cnt_curr_reg[13]_0 (p_0_in),
        .out(cnt_curr_reg),
        .rd_addr(rd_ptr_cmb),
        .\wr_ptr_del_reg[11] ({rd_ptr_calc_n_6,rd_ptr_calc_n_7,rd_ptr_calc_n_8,rd_ptr_calc_n_9}));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0 wr_ptr_calc
       (.CO(_carry__0_n_3),
        .S(wr_ptr_calc_n_2),
        .WEA(wr_en),
        ._carry__0(cnt_curr_reg),
        .clear(p_0_in),
        .clk(clk),
        .data_in_vld(data_in_vld),
        .out({cnt_curr_reg_0,wr_ptr_reg}),
        .rst_n(rst_n));
  FDRE \wr_ptr_del_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[0]),
        .Q(wr_ptr_del[0]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[10]),
        .Q(wr_ptr_del[10]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[11]),
        .Q(wr_ptr_del[11]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[12]),
        .Q(wr_ptr_del[12]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(cnt_curr_reg_0),
        .Q(wr_ptr_del[13]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[1]),
        .Q(wr_ptr_del[1]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[2]),
        .Q(wr_ptr_del[2]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[3]),
        .Q(wr_ptr_del[3]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[4]),
        .Q(wr_ptr_del[4]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[5]),
        .Q(wr_ptr_del[5]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[6]),
        .Q(wr_ptr_del[6]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[7]),
        .Q(wr_ptr_del[7]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[8]),
        .Q(wr_ptr_del[8]),
        .R(1'b0));
  FDRE \wr_ptr_del_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(wr_ptr_reg[9]),
        .Q(wr_ptr_del[9]),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo_bram
   (rd_data,
    clk,
    WEA,
    out,
    rd_addr,
    data_in);
  output [7:0]rd_data;
  input clk;
  input [0:0]WEA;
  input [12:0]out;
  input [12:0]rd_addr;
  input [7:0]data_in;

  wire [0:0]WEA;
  wire clk;
  wire [7:0]data_in;
  wire [12:0]out;
  wire [12:0]rd_addr;
  wire [7:0]rd_data;
  wire NLW_bram_reg_0_CASCADEOUTA_UNCONNECTED;
  wire NLW_bram_reg_0_CASCADEOUTB_UNCONNECTED;
  wire NLW_bram_reg_0_DBITERR_UNCONNECTED;
  wire NLW_bram_reg_0_INJECTDBITERR_UNCONNECTED;
  wire NLW_bram_reg_0_INJECTSBITERR_UNCONNECTED;
  wire NLW_bram_reg_0_SBITERR_UNCONNECTED;
  wire [31:0]NLW_bram_reg_0_DOADO_UNCONNECTED;
  wire [31:4]NLW_bram_reg_0_DOBDO_UNCONNECTED;
  wire [3:0]NLW_bram_reg_0_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_bram_reg_0_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_bram_reg_0_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_bram_reg_0_RDADDRECC_UNCONNECTED;
  wire NLW_bram_reg_1_CASCADEOUTA_UNCONNECTED;
  wire NLW_bram_reg_1_CASCADEOUTB_UNCONNECTED;
  wire NLW_bram_reg_1_DBITERR_UNCONNECTED;
  wire NLW_bram_reg_1_INJECTDBITERR_UNCONNECTED;
  wire NLW_bram_reg_1_INJECTSBITERR_UNCONNECTED;
  wire NLW_bram_reg_1_SBITERR_UNCONNECTED;
  wire [31:0]NLW_bram_reg_1_DOADO_UNCONNECTED;
  wire [31:4]NLW_bram_reg_1_DOBDO_UNCONNECTED;
  wire [3:0]NLW_bram_reg_1_DOPADOP_UNCONNECTED;
  wire [3:0]NLW_bram_reg_1_DOPBDOP_UNCONNECTED;
  wire [7:0]NLW_bram_reg_1_ECCPARITY_UNCONNECTED;
  wire [8:0]NLW_bram_reg_1_RDADDRECC_UNCONNECTED;

  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/uart_fifo/fifo_module/bram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "0" *) 
  (* ram_slice_end = "3" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    bram_reg_0
       (.ADDRARDADDR({1'b1,out,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_bram_reg_0_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_bram_reg_0_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_bram_reg_0_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data_in[3:0]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_bram_reg_0_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_bram_reg_0_DOBDO_UNCONNECTED[31:4],rd_data[3:0]}),
        .DOPADOP(NLW_bram_reg_0_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_bram_reg_0_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_bram_reg_0_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_bram_reg_0_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_bram_reg_0_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_bram_reg_0_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_bram_reg_0_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
  (* \MEM.PORTA.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* \MEM.PORTB.DATA_BIT_LAYOUT  = "p0_d4" *) 
  (* METHODOLOGY_DRC_VIOS = "{SYNTH-6 {cell *THIS*}}" *) 
  (* RTL_RAM_BITS = "65536" *) 
  (* RTL_RAM_NAME = "inst/uart_fifo/fifo_module/bram" *) 
  (* RTL_RAM_TYPE = "RAM_SDP" *) 
  (* ram_addr_begin = "0" *) 
  (* ram_addr_end = "8191" *) 
  (* ram_offset = "0" *) 
  (* ram_slice_begin = "4" *) 
  (* ram_slice_end = "7" *) 
  RAMB36E1 #(
    .DOA_REG(0),
    .DOB_REG(0),
    .EN_ECC_READ("FALSE"),
    .EN_ECC_WRITE("FALSE"),
    .INITP_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INITP_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_00(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_01(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_02(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_03(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_04(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_05(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_06(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_07(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_08(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_09(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_0F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_10(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_11(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_12(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_13(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_14(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_15(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_16(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_17(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_18(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_19(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_1F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_20(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_21(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_22(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_23(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_24(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_25(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_26(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_27(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_28(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_29(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_2F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_30(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_31(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_32(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_33(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_34(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_35(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_36(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_37(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_38(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_39(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_3F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_40(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_41(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_42(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_43(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_44(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_45(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_46(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_47(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_48(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_49(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_4F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_50(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_51(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_52(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_53(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_54(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_55(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_56(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_57(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_58(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_59(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_5F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_60(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_61(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_62(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_63(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_64(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_65(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_66(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_67(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_68(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_69(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_6F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_70(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_71(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_72(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_73(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_74(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_75(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_76(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_77(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_78(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_79(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7A(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7B(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7C(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7D(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7E(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_7F(256'h0000000000000000000000000000000000000000000000000000000000000000),
    .INIT_A(36'h000000000),
    .INIT_B(36'h000000000),
    .RAM_EXTENSION_A("NONE"),
    .RAM_EXTENSION_B("NONE"),
    .RAM_MODE("TDP"),
    .RDADDR_COLLISION_HWCONFIG("DELAYED_WRITE"),
    .READ_WIDTH_A(4),
    .READ_WIDTH_B(4),
    .RSTREG_PRIORITY_A("RSTREG"),
    .RSTREG_PRIORITY_B("RSTREG"),
    .SIM_COLLISION_CHECK("ALL"),
    .SIM_DEVICE("7SERIES"),
    .SRVAL_A(36'h000000000),
    .SRVAL_B(36'h000000000),
    .WRITE_MODE_A("READ_FIRST"),
    .WRITE_MODE_B("WRITE_FIRST"),
    .WRITE_WIDTH_A(4),
    .WRITE_WIDTH_B(4)) 
    bram_reg_1
       (.ADDRARDADDR({1'b1,out,1'b0,1'b0}),
        .ADDRBWRADDR({1'b1,rd_addr,1'b0,1'b0}),
        .CASCADEINA(1'b1),
        .CASCADEINB(1'b1),
        .CASCADEOUTA(NLW_bram_reg_1_CASCADEOUTA_UNCONNECTED),
        .CASCADEOUTB(NLW_bram_reg_1_CASCADEOUTB_UNCONNECTED),
        .CLKARDCLK(clk),
        .CLKBWRCLK(clk),
        .DBITERR(NLW_bram_reg_1_DBITERR_UNCONNECTED),
        .DIADI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,data_in[7:4]}),
        .DIBDI({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b1,1'b1,1'b1,1'b1}),
        .DIPADIP({1'b0,1'b0,1'b0,1'b0}),
        .DIPBDIP({1'b0,1'b0,1'b0,1'b0}),
        .DOADO(NLW_bram_reg_1_DOADO_UNCONNECTED[31:0]),
        .DOBDO({NLW_bram_reg_1_DOBDO_UNCONNECTED[31:4],rd_data[7:4]}),
        .DOPADOP(NLW_bram_reg_1_DOPADOP_UNCONNECTED[3:0]),
        .DOPBDOP(NLW_bram_reg_1_DOPBDOP_UNCONNECTED[3:0]),
        .ECCPARITY(NLW_bram_reg_1_ECCPARITY_UNCONNECTED[7:0]),
        .ENARDEN(WEA),
        .ENBWREN(1'b1),
        .INJECTDBITERR(NLW_bram_reg_1_INJECTDBITERR_UNCONNECTED),
        .INJECTSBITERR(NLW_bram_reg_1_INJECTSBITERR_UNCONNECTED),
        .RDADDRECC(NLW_bram_reg_1_RDADDRECC_UNCONNECTED[8:0]),
        .REGCEAREGCE(1'b0),
        .REGCEB(1'b0),
        .RSTRAMARSTRAM(1'b0),
        .RSTRAMB(1'b0),
        .RSTREGARSTREG(1'b0),
        .RSTREGB(1'b0),
        .SBITERR(NLW_bram_reg_1_SBITERR_UNCONNECTED),
        .WEA({WEA,WEA,WEA,1'b1}),
        .WEBWE({1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0,1'b0}));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter
   (S,
    out,
    \wr_ptr_del_reg[11] ,
    \cnt_curr_reg[12]_0 ,
    rd_addr,
    _carry,
    Q,
    bram_reg_1,
    CO,
    \cnt_curr_reg[13]_0 ,
    clk);
  output [3:0]S;
  output [1:0]out;
  output [3:0]\wr_ptr_del_reg[11] ;
  output [0:0]\cnt_curr_reg[12]_0 ;
  output [12:0]rd_addr;
  input [11:0]_carry;
  input [13:0]Q;
  input bram_reg_1;
  input [0:0]CO;
  input \cnt_curr_reg[13]_0 ;
  input clk;

  wire [0:0]CO;
  wire [13:0]Q;
  wire [3:0]S;
  wire [11:0]_carry;
  wire bram_reg_0_i_3_n_0;
  wire bram_reg_0_i_3_n_1;
  wire bram_reg_0_i_3_n_2;
  wire bram_reg_0_i_3_n_3;
  wire bram_reg_0_i_4_n_0;
  wire bram_reg_0_i_4_n_1;
  wire bram_reg_0_i_4_n_2;
  wire bram_reg_0_i_4_n_3;
  wire bram_reg_0_i_5_n_0;
  wire bram_reg_0_i_5_n_1;
  wire bram_reg_0_i_5_n_2;
  wire bram_reg_0_i_5_n_3;
  wire bram_reg_0_i_6_n_0;
  wire bram_reg_1;
  wire clk;
  wire \cnt_curr[0]_i_2__0_n_0 ;
  wire [11:0]cnt_curr_reg;
  wire \cnt_curr_reg[0]_i_1__0_n_0 ;
  wire \cnt_curr_reg[0]_i_1__0_n_1 ;
  wire \cnt_curr_reg[0]_i_1__0_n_2 ;
  wire \cnt_curr_reg[0]_i_1__0_n_3 ;
  wire \cnt_curr_reg[0]_i_1__0_n_4 ;
  wire \cnt_curr_reg[0]_i_1__0_n_5 ;
  wire \cnt_curr_reg[0]_i_1__0_n_6 ;
  wire \cnt_curr_reg[0]_i_1__0_n_7 ;
  wire [0:0]\cnt_curr_reg[12]_0 ;
  wire \cnt_curr_reg[12]_i_1__0_n_3 ;
  wire \cnt_curr_reg[12]_i_1__0_n_6 ;
  wire \cnt_curr_reg[12]_i_1__0_n_7 ;
  wire \cnt_curr_reg[13]_0 ;
  wire \cnt_curr_reg[4]_i_1__0_n_0 ;
  wire \cnt_curr_reg[4]_i_1__0_n_1 ;
  wire \cnt_curr_reg[4]_i_1__0_n_2 ;
  wire \cnt_curr_reg[4]_i_1__0_n_3 ;
  wire \cnt_curr_reg[4]_i_1__0_n_4 ;
  wire \cnt_curr_reg[4]_i_1__0_n_5 ;
  wire \cnt_curr_reg[4]_i_1__0_n_6 ;
  wire \cnt_curr_reg[4]_i_1__0_n_7 ;
  wire \cnt_curr_reg[8]_i_1__0_n_0 ;
  wire \cnt_curr_reg[8]_i_1__0_n_1 ;
  wire \cnt_curr_reg[8]_i_1__0_n_2 ;
  wire \cnt_curr_reg[8]_i_1__0_n_3 ;
  wire \cnt_curr_reg[8]_i_1__0_n_4 ;
  wire \cnt_curr_reg[8]_i_1__0_n_5 ;
  wire \cnt_curr_reg[8]_i_1__0_n_6 ;
  wire \cnt_curr_reg[8]_i_1__0_n_7 ;
  wire [1:0]out;
  wire [12:0]rd_addr;
  wire [3:0]\wr_ptr_del_reg[11] ;
  wire [3:0]NLW_bram_reg_0_i_2_CO_UNCONNECTED;
  wire [3:1]NLW_bram_reg_0_i_2_O_UNCONNECTED;
  wire [3:1]\NLW_cnt_curr_reg[12]_i_1__0_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_curr_reg[12]_i_1__0_O_UNCONNECTED ;

  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_1
       (.I0(cnt_curr_reg[11]),
        .I1(_carry[11]),
        .I2(cnt_curr_reg[10]),
        .I3(_carry[10]),
        .I4(_carry[9]),
        .I5(cnt_curr_reg[9]),
        .O(S[3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_2
       (.I0(cnt_curr_reg[8]),
        .I1(_carry[8]),
        .I2(cnt_curr_reg[7]),
        .I3(_carry[7]),
        .I4(_carry[6]),
        .I5(cnt_curr_reg[6]),
        .O(S[2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_3
       (.I0(cnt_curr_reg[5]),
        .I1(_carry[5]),
        .I2(cnt_curr_reg[4]),
        .I3(_carry[4]),
        .I4(_carry[3]),
        .I5(cnt_curr_reg[3]),
        .O(S[1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    _carry_i_4
       (.I0(cnt_curr_reg[2]),
        .I1(_carry[2]),
        .I2(cnt_curr_reg[1]),
        .I3(_carry[1]),
        .I4(_carry[0]),
        .I5(cnt_curr_reg[0]),
        .O(S[0]));
  CARRY4 bram_reg_0_i_2
       (.CI(bram_reg_0_i_3_n_0),
        .CO(NLW_bram_reg_0_i_2_CO_UNCONNECTED[3:0]),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({NLW_bram_reg_0_i_2_O_UNCONNECTED[3:1],rd_addr[12]}),
        .S({1'b0,1'b0,1'b0,out[0]}));
  CARRY4 bram_reg_0_i_3
       (.CI(bram_reg_0_i_4_n_0),
        .CO({bram_reg_0_i_3_n_0,bram_reg_0_i_3_n_1,bram_reg_0_i_3_n_2,bram_reg_0_i_3_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_addr[11:8]),
        .S(cnt_curr_reg[11:8]));
  CARRY4 bram_reg_0_i_4
       (.CI(bram_reg_0_i_5_n_0),
        .CO({bram_reg_0_i_4_n_0,bram_reg_0_i_4_n_1,bram_reg_0_i_4_n_2,bram_reg_0_i_4_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O(rd_addr[7:4]),
        .S(cnt_curr_reg[7:4]));
  CARRY4 bram_reg_0_i_5
       (.CI(1'b0),
        .CO({bram_reg_0_i_5_n_0,bram_reg_0_i_5_n_1,bram_reg_0_i_5_n_2,bram_reg_0_i_5_n_3}),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cnt_curr_reg[0]}),
        .O(rd_addr[3:0]),
        .S({cnt_curr_reg[3:1],bram_reg_0_i_6_n_0}));
  LUT3 #(
    .INIT(8'h9A)) 
    bram_reg_0_i_6
       (.I0(cnt_curr_reg[0]),
        .I1(bram_reg_1),
        .I2(CO),
        .O(bram_reg_0_i_6_n_0));
  LUT3 #(
    .INIT(8'hB4)) 
    \cnt_curr[0]_i_2__0 
       (.I0(bram_reg_1),
        .I1(CO),
        .I2(cnt_curr_reg[0]),
        .O(\cnt_curr[0]_i_2__0_n_0 ));
  FDRE \cnt_curr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1__0_n_7 ),
        .Q(cnt_curr_reg[0]),
        .R(\cnt_curr_reg[13]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[0]_i_1__0 
       (.CI(1'b0),
        .CO({\cnt_curr_reg[0]_i_1__0_n_0 ,\cnt_curr_reg[0]_i_1__0_n_1 ,\cnt_curr_reg[0]_i_1__0_n_2 ,\cnt_curr_reg[0]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,cnt_curr_reg[0]}),
        .O({\cnt_curr_reg[0]_i_1__0_n_4 ,\cnt_curr_reg[0]_i_1__0_n_5 ,\cnt_curr_reg[0]_i_1__0_n_6 ,\cnt_curr_reg[0]_i_1__0_n_7 }),
        .S({cnt_curr_reg[3:1],\cnt_curr[0]_i_2__0_n_0 }));
  FDRE \cnt_curr_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1__0_n_5 ),
        .Q(cnt_curr_reg[10]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1__0_n_4 ),
        .Q(cnt_curr_reg[11]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[12]_i_1__0_n_7 ),
        .Q(out[0]),
        .R(\cnt_curr_reg[13]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[12]_i_1__0 
       (.CI(\cnt_curr_reg[8]_i_1__0_n_0 ),
        .CO({\NLW_cnt_curr_reg[12]_i_1__0_CO_UNCONNECTED [3:1],\cnt_curr_reg[12]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_curr_reg[12]_i_1__0_O_UNCONNECTED [3:2],\cnt_curr_reg[12]_i_1__0_n_6 ,\cnt_curr_reg[12]_i_1__0_n_7 }),
        .S({1'b0,1'b0,out}));
  FDRE \cnt_curr_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[12]_i_1__0_n_6 ),
        .Q(out[1]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1__0_n_6 ),
        .Q(cnt_curr_reg[1]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1__0_n_5 ),
        .Q(cnt_curr_reg[2]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1__0_n_4 ),
        .Q(cnt_curr_reg[3]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1__0_n_7 ),
        .Q(cnt_curr_reg[4]),
        .R(\cnt_curr_reg[13]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[4]_i_1__0 
       (.CI(\cnt_curr_reg[0]_i_1__0_n_0 ),
        .CO({\cnt_curr_reg[4]_i_1__0_n_0 ,\cnt_curr_reg[4]_i_1__0_n_1 ,\cnt_curr_reg[4]_i_1__0_n_2 ,\cnt_curr_reg[4]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_curr_reg[4]_i_1__0_n_4 ,\cnt_curr_reg[4]_i_1__0_n_5 ,\cnt_curr_reg[4]_i_1__0_n_6 ,\cnt_curr_reg[4]_i_1__0_n_7 }),
        .S(cnt_curr_reg[7:4]));
  FDRE \cnt_curr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1__0_n_6 ),
        .Q(cnt_curr_reg[5]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1__0_n_5 ),
        .Q(cnt_curr_reg[6]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1__0_n_4 ),
        .Q(cnt_curr_reg[7]),
        .R(\cnt_curr_reg[13]_0 ));
  FDRE \cnt_curr_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1__0_n_7 ),
        .Q(cnt_curr_reg[8]),
        .R(\cnt_curr_reg[13]_0 ));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[8]_i_1__0 
       (.CI(\cnt_curr_reg[4]_i_1__0_n_0 ),
        .CO({\cnt_curr_reg[8]_i_1__0_n_0 ,\cnt_curr_reg[8]_i_1__0_n_1 ,\cnt_curr_reg[8]_i_1__0_n_2 ,\cnt_curr_reg[8]_i_1__0_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_curr_reg[8]_i_1__0_n_4 ,\cnt_curr_reg[8]_i_1__0_n_5 ,\cnt_curr_reg[8]_i_1__0_n_6 ,\cnt_curr_reg[8]_i_1__0_n_7 }),
        .S(cnt_curr_reg[11:8]));
  FDRE \cnt_curr_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1__0_n_6 ),
        .Q(cnt_curr_reg[9]),
        .R(\cnt_curr_reg[13]_0 ));
  LUT4 #(
    .INIT(16'h9009)) 
    i__carry__0_i_1
       (.I0(out[0]),
        .I1(Q[12]),
        .I2(out[1]),
        .I3(Q[13]),
        .O(\cnt_curr_reg[12]_0 ));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_1
       (.I0(Q[11]),
        .I1(cnt_curr_reg[11]),
        .I2(Q[10]),
        .I3(cnt_curr_reg[10]),
        .I4(cnt_curr_reg[9]),
        .I5(Q[9]),
        .O(\wr_ptr_del_reg[11] [3]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_2
       (.I0(Q[8]),
        .I1(cnt_curr_reg[8]),
        .I2(Q[7]),
        .I3(cnt_curr_reg[7]),
        .I4(cnt_curr_reg[6]),
        .I5(Q[6]),
        .O(\wr_ptr_del_reg[11] [2]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_3
       (.I0(Q[5]),
        .I1(cnt_curr_reg[5]),
        .I2(Q[4]),
        .I3(cnt_curr_reg[4]),
        .I4(cnt_curr_reg[3]),
        .I5(Q[3]),
        .O(\wr_ptr_del_reg[11] [1]));
  LUT6 #(
    .INIT(64'h9009000000009009)) 
    i__carry_i_4
       (.I0(Q[2]),
        .I1(cnt_curr_reg[2]),
        .I2(Q[1]),
        .I3(cnt_curr_reg[1]),
        .I4(cnt_curr_reg[0]),
        .I5(Q[0]),
        .O(\wr_ptr_del_reg[11] [0]));
endmodule

(* ORIG_REF_NAME = "modn_counter" *) 
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_modn_counter_0
   (WEA,
    clear,
    S,
    out,
    data_in_vld,
    CO,
    rst_n,
    _carry__0,
    clk);
  output [0:0]WEA;
  output clear;
  output [0:0]S;
  output [13:0]out;
  input data_in_vld;
  input [0:0]CO;
  input rst_n;
  input [1:0]_carry__0;
  input clk;

  wire [0:0]CO;
  wire [0:0]S;
  wire [0:0]WEA;
  wire [1:0]_carry__0;
  wire clear;
  wire clk;
  wire \cnt_curr[0]_i_2_n_0 ;
  wire \cnt_curr_reg[0]_i_1_n_0 ;
  wire \cnt_curr_reg[0]_i_1_n_1 ;
  wire \cnt_curr_reg[0]_i_1_n_2 ;
  wire \cnt_curr_reg[0]_i_1_n_3 ;
  wire \cnt_curr_reg[0]_i_1_n_4 ;
  wire \cnt_curr_reg[0]_i_1_n_5 ;
  wire \cnt_curr_reg[0]_i_1_n_6 ;
  wire \cnt_curr_reg[0]_i_1_n_7 ;
  wire \cnt_curr_reg[12]_i_1_n_3 ;
  wire \cnt_curr_reg[12]_i_1_n_6 ;
  wire \cnt_curr_reg[12]_i_1_n_7 ;
  wire \cnt_curr_reg[4]_i_1_n_0 ;
  wire \cnt_curr_reg[4]_i_1_n_1 ;
  wire \cnt_curr_reg[4]_i_1_n_2 ;
  wire \cnt_curr_reg[4]_i_1_n_3 ;
  wire \cnt_curr_reg[4]_i_1_n_4 ;
  wire \cnt_curr_reg[4]_i_1_n_5 ;
  wire \cnt_curr_reg[4]_i_1_n_6 ;
  wire \cnt_curr_reg[4]_i_1_n_7 ;
  wire \cnt_curr_reg[8]_i_1_n_0 ;
  wire \cnt_curr_reg[8]_i_1_n_1 ;
  wire \cnt_curr_reg[8]_i_1_n_2 ;
  wire \cnt_curr_reg[8]_i_1_n_3 ;
  wire \cnt_curr_reg[8]_i_1_n_4 ;
  wire \cnt_curr_reg[8]_i_1_n_5 ;
  wire \cnt_curr_reg[8]_i_1_n_6 ;
  wire \cnt_curr_reg[8]_i_1_n_7 ;
  wire data_in_vld;
  wire [13:0]out;
  wire rst_n;
  wire [3:1]\NLW_cnt_curr_reg[12]_i_1_CO_UNCONNECTED ;
  wire [3:2]\NLW_cnt_curr_reg[12]_i_1_O_UNCONNECTED ;

  LUT4 #(
    .INIT(16'h0990)) 
    _carry__0_i_1
       (.I0(out[12]),
        .I1(_carry__0[0]),
        .I2(out[13]),
        .I3(_carry__0[1]),
        .O(S));
  LUT2 #(
    .INIT(4'h8)) 
    bram_reg_0_i_1
       (.I0(data_in_vld),
        .I1(CO),
        .O(WEA));
  LUT1 #(
    .INIT(2'h1)) 
    \cnt[7]_i_1 
       (.I0(rst_n),
        .O(clear));
  LUT3 #(
    .INIT(8'h78)) 
    \cnt_curr[0]_i_2 
       (.I0(CO),
        .I1(data_in_vld),
        .I2(out[0]),
        .O(\cnt_curr[0]_i_2_n_0 ));
  FDRE \cnt_curr_reg[0] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1_n_7 ),
        .Q(out[0]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[0]_i_1 
       (.CI(1'b0),
        .CO({\cnt_curr_reg[0]_i_1_n_0 ,\cnt_curr_reg[0]_i_1_n_1 ,\cnt_curr_reg[0]_i_1_n_2 ,\cnt_curr_reg[0]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,out[0]}),
        .O({\cnt_curr_reg[0]_i_1_n_4 ,\cnt_curr_reg[0]_i_1_n_5 ,\cnt_curr_reg[0]_i_1_n_6 ,\cnt_curr_reg[0]_i_1_n_7 }),
        .S({out[3:1],\cnt_curr[0]_i_2_n_0 }));
  FDRE \cnt_curr_reg[10] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1_n_5 ),
        .Q(out[10]),
        .R(clear));
  FDRE \cnt_curr_reg[11] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1_n_4 ),
        .Q(out[11]),
        .R(clear));
  FDRE \cnt_curr_reg[12] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[12]_i_1_n_7 ),
        .Q(out[12]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[12]_i_1 
       (.CI(\cnt_curr_reg[8]_i_1_n_0 ),
        .CO({\NLW_cnt_curr_reg[12]_i_1_CO_UNCONNECTED [3:1],\cnt_curr_reg[12]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\NLW_cnt_curr_reg[12]_i_1_O_UNCONNECTED [3:2],\cnt_curr_reg[12]_i_1_n_6 ,\cnt_curr_reg[12]_i_1_n_7 }),
        .S({1'b0,1'b0,out[13:12]}));
  FDRE \cnt_curr_reg[13] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[12]_i_1_n_6 ),
        .Q(out[13]),
        .R(clear));
  FDRE \cnt_curr_reg[1] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1_n_6 ),
        .Q(out[1]),
        .R(clear));
  FDRE \cnt_curr_reg[2] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1_n_5 ),
        .Q(out[2]),
        .R(clear));
  FDRE \cnt_curr_reg[3] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[0]_i_1_n_4 ),
        .Q(out[3]),
        .R(clear));
  FDRE \cnt_curr_reg[4] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1_n_7 ),
        .Q(out[4]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[4]_i_1 
       (.CI(\cnt_curr_reg[0]_i_1_n_0 ),
        .CO({\cnt_curr_reg[4]_i_1_n_0 ,\cnt_curr_reg[4]_i_1_n_1 ,\cnt_curr_reg[4]_i_1_n_2 ,\cnt_curr_reg[4]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_curr_reg[4]_i_1_n_4 ,\cnt_curr_reg[4]_i_1_n_5 ,\cnt_curr_reg[4]_i_1_n_6 ,\cnt_curr_reg[4]_i_1_n_7 }),
        .S(out[7:4]));
  FDRE \cnt_curr_reg[5] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1_n_6 ),
        .Q(out[5]),
        .R(clear));
  FDRE \cnt_curr_reg[6] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1_n_5 ),
        .Q(out[6]),
        .R(clear));
  FDRE \cnt_curr_reg[7] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[4]_i_1_n_4 ),
        .Q(out[7]),
        .R(clear));
  FDRE \cnt_curr_reg[8] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1_n_7 ),
        .Q(out[8]),
        .R(clear));
  (* ADDER_THRESHOLD = "11" *) 
  CARRY4 \cnt_curr_reg[8]_i_1 
       (.CI(\cnt_curr_reg[4]_i_1_n_0 ),
        .CO({\cnt_curr_reg[8]_i_1_n_0 ,\cnt_curr_reg[8]_i_1_n_1 ,\cnt_curr_reg[8]_i_1_n_2 ,\cnt_curr_reg[8]_i_1_n_3 }),
        .CYINIT(1'b0),
        .DI({1'b0,1'b0,1'b0,1'b0}),
        .O({\cnt_curr_reg[8]_i_1_n_4 ,\cnt_curr_reg[8]_i_1_n_5 ,\cnt_curr_reg[8]_i_1_n_6 ,\cnt_curr_reg[8]_i_1_n_7 }),
        .S(out[11:8]));
  FDRE \cnt_curr_reg[9] 
       (.C(clk),
        .CE(1'b1),
        .D(\cnt_curr_reg[8]_i_1_n_6 ),
        .Q(out[9]),
        .R(clear));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter
   (state_reg_0,
    uart_tx,
    p_0_in,
    clk,
    rst_n,
    CO,
    rd_data);
  output state_reg_0;
  output uart_tx;
  input p_0_in;
  input clk;
  input rst_n;
  input [0:0]CO;
  input [7:0]rd_data;

  wire [0:0]CO;
  wire bits0;
  wire \bits[3]_i_1_n_0 ;
  wire [3:0]bits_reg;
  wire clk;
  wire [7:0]cnt;
  wire \cnt[6]_i_2_n_0 ;
  wire \cnt[7]_i_3_n_0 ;
  wire p_0_in;
  wire [3:0]p_0_in__0;
  wire [9:0]p_1_in;
  wire [7:0]rd_data;
  wire rst_n;
  wire [7:0]sel0;
  wire state_i_1_n_0;
  wire state_reg_0;
  wire \temp[9]_i_1_n_0 ;
  wire \temp_reg_n_0_[0] ;
  wire \temp_reg_n_0_[1] ;
  wire \temp_reg_n_0_[2] ;
  wire \temp_reg_n_0_[3] ;
  wire \temp_reg_n_0_[4] ;
  wire \temp_reg_n_0_[5] ;
  wire \temp_reg_n_0_[6] ;
  wire \temp_reg_n_0_[7] ;
  wire \temp_reg_n_0_[8] ;
  wire \temp_reg_n_0_[9] ;
  wire uart_tx;
  wire uart_tx_i_1_n_0;
  wire uart_tx_i_2_n_0;
  wire uart_tx_i_3_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    \bits[0]_i_1 
       (.I0(bits_reg[0]),
        .O(p_0_in__0[0]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bits[1]_i_1 
       (.I0(bits_reg[0]),
        .I1(bits_reg[1]),
        .O(p_0_in__0[1]));
  (* SOFT_HLUTNM = "soft_lutpair5" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bits[2]_i_1 
       (.I0(bits_reg[0]),
        .I1(bits_reg[1]),
        .I2(bits_reg[2]),
        .O(p_0_in__0[2]));
  LUT4 #(
    .INIT(16'h04FF)) 
    \bits[3]_i_1 
       (.I0(uart_tx_i_3_n_0),
        .I1(state_reg_0),
        .I2(uart_tx_i_2_n_0),
        .I3(rst_n),
        .O(\bits[3]_i_1_n_0 ));
  LUT2 #(
    .INIT(4'h2)) 
    \bits[3]_i_2 
       (.I0(state_reg_0),
        .I1(uart_tx_i_2_n_0),
        .O(bits0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bits[3]_i_3 
       (.I0(bits_reg[0]),
        .I1(bits_reg[1]),
        .I2(bits_reg[2]),
        .I3(bits_reg[3]),
        .O(p_0_in__0[3]));
  FDRE \bits_reg[0] 
       (.C(clk),
        .CE(bits0),
        .D(p_0_in__0[0]),
        .Q(bits_reg[0]),
        .R(\bits[3]_i_1_n_0 ));
  FDRE \bits_reg[1] 
       (.C(clk),
        .CE(bits0),
        .D(p_0_in__0[1]),
        .Q(bits_reg[1]),
        .R(\bits[3]_i_1_n_0 ));
  FDRE \bits_reg[2] 
       (.C(clk),
        .CE(bits0),
        .D(p_0_in__0[2]),
        .Q(bits_reg[2]),
        .R(\bits[3]_i_1_n_0 ));
  FDRE \bits_reg[3] 
       (.C(clk),
        .CE(bits0),
        .D(p_0_in__0[3]),
        .Q(bits_reg[3]),
        .R(\bits[3]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'h00000000FFFFFEFF)) 
    \cnt[0]_i_1 
       (.I0(\cnt[7]_i_3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[7]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(cnt[0]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h28)) 
    \cnt[1]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[1]),
        .I2(sel0[0]),
        .O(cnt[1]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h2888)) 
    \cnt[2]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[2]),
        .I2(sel0[0]),
        .I3(sel0[1]),
        .O(cnt[2]));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h28888888)) 
    \cnt[3]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[3]),
        .I2(sel0[1]),
        .I3(sel0[0]),
        .I4(sel0[2]),
        .O(cnt[3]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \cnt[4]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[4]),
        .I2(sel0[2]),
        .I3(sel0[0]),
        .I4(sel0[1]),
        .I5(sel0[3]),
        .O(cnt[4]));
  LUT5 #(
    .INIT(32'h28888888)) 
    \cnt[5]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[5]),
        .I2(\cnt[6]_i_2_n_0 ),
        .I3(sel0[4]),
        .I4(sel0[3]),
        .O(cnt[5]));
  LUT6 #(
    .INIT(64'h2888888888888888)) 
    \cnt[6]_i_1 
       (.I0(uart_tx_i_2_n_0),
        .I1(sel0[6]),
        .I2(sel0[3]),
        .I3(sel0[4]),
        .I4(sel0[5]),
        .I5(\cnt[6]_i_2_n_0 ),
        .O(cnt[6]));
  (* SOFT_HLUTNM = "soft_lutpair4" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \cnt[6]_i_2 
       (.I0(sel0[1]),
        .I1(sel0[0]),
        .I2(sel0[2]),
        .O(\cnt[6]_i_2_n_0 ));
  LUT6 #(
    .INIT(64'h9AAAAAAAAAAAAAA8)) 
    \cnt[7]_i_2 
       (.I0(sel0[7]),
        .I1(\cnt[7]_i_3_n_0 ),
        .I2(sel0[5]),
        .I3(sel0[2]),
        .I4(sel0[0]),
        .I5(sel0[1]),
        .O(cnt[7]));
  LUT3 #(
    .INIT(8'h7F)) 
    \cnt[7]_i_3 
       (.I0(sel0[4]),
        .I1(sel0[3]),
        .I2(sel0[6]),
        .O(\cnt[7]_i_3_n_0 ));
  FDRE \cnt_reg[0] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[0]),
        .Q(sel0[0]),
        .R(p_0_in));
  FDRE \cnt_reg[1] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[1]),
        .Q(sel0[1]),
        .R(p_0_in));
  FDRE \cnt_reg[2] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[2]),
        .Q(sel0[2]),
        .R(p_0_in));
  FDRE \cnt_reg[3] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[3]),
        .Q(sel0[3]),
        .R(p_0_in));
  FDRE \cnt_reg[4] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[4]),
        .Q(sel0[4]),
        .R(p_0_in));
  FDRE \cnt_reg[5] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[5]),
        .Q(sel0[5]),
        .R(p_0_in));
  FDRE \cnt_reg[6] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[6]),
        .Q(sel0[6]),
        .R(p_0_in));
  FDRE \cnt_reg[7] 
       (.C(clk),
        .CE(state_reg_0),
        .D(cnt[7]),
        .Q(sel0[7]),
        .R(p_0_in));
  LUT4 #(
    .INIT(16'hEFE0)) 
    state_i_1
       (.I0(uart_tx_i_3_n_0),
        .I1(uart_tx_i_2_n_0),
        .I2(state_reg_0),
        .I3(CO),
        .O(state_i_1_n_0));
  FDRE state_reg
       (.C(clk),
        .CE(1'b1),
        .D(state_i_1_n_0),
        .Q(state_reg_0),
        .R(p_0_in));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h80)) 
    \temp[0]_i_1 
       (.I0(state_reg_0),
        .I1(rst_n),
        .I2(\temp_reg_n_0_[1] ),
        .O(p_1_in[0]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[1]_i_1 
       (.I0(\temp_reg_n_0_[2] ),
        .I1(rd_data[0]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[1]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[2]_i_1 
       (.I0(\temp_reg_n_0_[3] ),
        .I1(rd_data[1]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[2]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[3]_i_1 
       (.I0(\temp_reg_n_0_[4] ),
        .I1(rd_data[2]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[3]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[4]_i_1 
       (.I0(\temp_reg_n_0_[5] ),
        .I1(rd_data[3]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[4]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[5]_i_1 
       (.I0(\temp_reg_n_0_[6] ),
        .I1(rd_data[4]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[5]));
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[6]_i_1 
       (.I0(\temp_reg_n_0_[7] ),
        .I1(rd_data[5]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[6]));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[7]_i_1 
       (.I0(\temp_reg_n_0_[8] ),
        .I1(rd_data[6]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[7]));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT4 #(
    .INIT(16'hA0C0)) 
    \temp[8]_i_1 
       (.I0(\temp_reg_n_0_[9] ),
        .I1(rd_data[7]),
        .I2(rst_n),
        .I3(state_reg_0),
        .O(p_1_in[8]));
  LUT5 #(
    .INIT(32'h55DDF5DD)) 
    \temp[9]_i_1 
       (.I0(rst_n),
        .I1(CO),
        .I2(uart_tx_i_3_n_0),
        .I3(state_reg_0),
        .I4(uart_tx_i_2_n_0),
        .O(\temp[9]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h2)) 
    \temp[9]_i_2 
       (.I0(rst_n),
        .I1(state_reg_0),
        .O(p_1_in[9]));
  FDRE \temp_reg[0] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[0]),
        .Q(\temp_reg_n_0_[0] ),
        .R(1'b0));
  FDRE \temp_reg[1] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[1]),
        .Q(\temp_reg_n_0_[1] ),
        .R(1'b0));
  FDRE \temp_reg[2] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[2]),
        .Q(\temp_reg_n_0_[2] ),
        .R(1'b0));
  FDRE \temp_reg[3] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[3]),
        .Q(\temp_reg_n_0_[3] ),
        .R(1'b0));
  FDRE \temp_reg[4] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[4]),
        .Q(\temp_reg_n_0_[4] ),
        .R(1'b0));
  FDRE \temp_reg[5] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[5]),
        .Q(\temp_reg_n_0_[5] ),
        .R(1'b0));
  FDRE \temp_reg[6] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[6]),
        .Q(\temp_reg_n_0_[6] ),
        .R(1'b0));
  FDRE \temp_reg[7] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[7]),
        .Q(\temp_reg_n_0_[7] ),
        .R(1'b0));
  FDRE \temp_reg[8] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[8]),
        .Q(\temp_reg_n_0_[8] ),
        .R(1'b0));
  FDRE \temp_reg[9] 
       (.C(clk),
        .CE(\temp[9]_i_1_n_0 ),
        .D(p_1_in[9]),
        .Q(\temp_reg_n_0_[9] ),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hDDDDF0F0DDFFF0F0)) 
    uart_tx_i_1
       (.I0(state_reg_0),
        .I1(\temp_reg_n_0_[0] ),
        .I2(uart_tx),
        .I3(uart_tx_i_2_n_0),
        .I4(rst_n),
        .I5(uart_tx_i_3_n_0),
        .O(uart_tx_i_1_n_0));
  LUT6 #(
    .INIT(64'hFFFFFFFFFFFFFEFF)) 
    uart_tx_i_2
       (.I0(\cnt[7]_i_3_n_0 ),
        .I1(sel0[2]),
        .I2(sel0[1]),
        .I3(sel0[7]),
        .I4(sel0[5]),
        .I5(sel0[0]),
        .O(uart_tx_i_2_n_0));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h01FF)) 
    uart_tx_i_3
       (.I0(bits_reg[0]),
        .I1(bits_reg[1]),
        .I2(bits_reg[2]),
        .I3(bits_reg[3]),
        .O(uart_tx_i_3_n_0));
  FDRE uart_tx_reg
       (.C(clk),
        .CE(1'b1),
        .D(uart_tx_i_1_n_0),
        .Q(uart_tx),
        .R(1'b0));
endmodule

module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_wrapper
   (uart_tx,
    clk,
    data_in,
    data_in_vld,
    rst_n);
  output uart_tx;
  input clk;
  input [7:0]data_in;
  input data_in_vld;
  input rst_n;

  wire clk;
  wire [7:0]data_in;
  wire data_in_vld;
  wire p_0_in;
  wire [7:0]rd_data;
  wire rd_data_vld;
  wire rst_n;
  wire uart_n_0;
  wire uart_tx;

  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_uart_transmitter uart
       (.CO(rd_data_vld),
        .clk(clk),
        .p_0_in(p_0_in),
        .rd_data(rd_data),
        .rst_n(rst_n),
        .state_reg_0(uart_n_0),
        .uart_tx(uart_tx));
  decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_fifo uart_fifo
       (.CO(rd_data_vld),
        .bram_reg_1(uart_n_0),
        .clk(clk),
        .data_in(data_in),
        .data_in_vld(data_in_vld),
        .p_0_in(p_0_in),
        .rd_data(rd_data),
        .rst_n(rst_n));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;
    parameter GRES_WIDTH = 10000;
    parameter GRES_START = 10000;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    wire GRESTORE;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;
    reg GRESTORE_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;
    assign (strong1, weak0) GRESTORE = GRESTORE_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

    initial begin 
	GRESTORE_int = 1'b0;
	#(GRES_START);
	GRESTORE_int = 1'b1;
	#(GRES_WIDTH);
	GRESTORE_int = 1'b0;
    end

endmodule
`endif
