#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Sep 26 16:11:38 2019
# Process ID: 12892
# Current directory: D:/xilinx_projects/pca_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15084 D:\xilinx_projects\pca_test\ov5640_single.xpr
# Log file: D:/xilinx_projects/pca_test/vivado.log
# Journal file: D:/xilinx_projects/pca_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/xilinx_projects/pca_test/ov5640_single.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets conv4_0_interrupt] [get_bd_intf_nets processing_system7_0_axi_periph_M10_AXI] [get_bd_intf_nets conv4_0_m_axi_gmem] [get_bd_cells conv4_0]
delete_bd_objs [get_bd_nets conv3_0_interrupt] [get_bd_intf_nets processing_system7_0_axi_periph_M09_AXI] [get_bd_intf_nets conv3_0_m_axi_gmem] [get_bd_cells conv3_0]
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pca_step1:1.0 pca_step1_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:pca_step2:1.0 pca_step2_0
endgroup
set_property location {3 1666 1585} [get_bd_cells pca_step2_0]
set_property location {3 1733 1726} [get_bd_cells pca_step1_0]
connect_bd_intf_net [get_bd_intf_pins pca_step2_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M09_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step1_0/s_axi_AXILiteS] -boundary_type upper [get_bd_intf_pins processing_system7_0_axi_periph/M10_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step2_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S06_AXI]
connect_bd_intf_net [get_bd_intf_pins pca_step1_0/m_axi_gmem] -boundary_type upper [get_bd_intf_pins axi_mem_intercon/S07_AXI]
connect_bd_net [get_bd_pins pca_step2_0/interrupt] [get_bd_pins xlconcat_0/In6]
connect_bd_net [get_bd_pins pca_step1_0/interrupt] [get_bd_pins xlconcat_0/In7]
connect_bd_net [get_bd_pins pca_step2_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pca_step1_0/ap_clk] [get_bd_pins processing_system7_0/FCLK_CLK0]
connect_bd_net [get_bd_pins pca_step2_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
connect_bd_net [get_bd_pins pca_step1_0/ap_rst_n] [get_bd_pins rst_processing_system7_0_100M/peripheral_aresetn]
validate_bd_design
launch_sdk -workspace D:/xilinx_projects/pca_test/ov5640_single.sdk -hwspec D:/xilinx_projects/pca_test/ov5640_single.sdk/system_wrapper.hdf
save_bd_design
generate_target all [get_files  D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects [get_files D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 12 {system_xbar_1_synth_1 system_auto_us_0_synth_1 system_auto_cc_0_synth_1 system_auto_us_1_synth_1 system_auto_cc_1_synth_1 system_auto_us_2_synth_1 system_auto_cc_2_synth_1 system_auto_us_3_synth_1 system_auto_cc_3_synth_1 system_auto_us_4_synth_1 system_auto_cc_4_synth_1 system_auto_us_5_synth_1 system_auto_cc_5_synth_1 system_auto_pc_0_synth_1 system_s06_mmu_0_synth_1 system_s07_mmu_0_synth_1 system_auto_pc_1_synth_1 system_s00_mmu_0_synth_1 system_pca_step1_0_0_synth_1 system_pca_step2_0_0_synth_1}
export_simulation -of_objects [get_files D:/xilinx_projects/pca_test/ov5640_single.srcs/sources_1/bd/system/system.bd] -directory D:/xilinx_projects/pca_test/ov5640_single.ip_user_files/sim_scripts -ip_user_files_dir D:/xilinx_projects/pca_test/ov5640_single.ip_user_files -ipstatic_source_dir D:/xilinx_projects/pca_test/ov5640_single.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/modelsim} {questa=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/questa} {riviera=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/riviera} {activehdl=D:/xilinx_projects/pca_test/ov5640_single.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
reset_run synth_1
reset_run system_auto_us_5_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force D:/xilinx_projects/pca_test/ov5640_single.runs/impl_1/system_wrapper.sysdef D:/xilinx_projects/pca_test/ov5640_single.sdk/system_wrapper.hdf

