INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WidenSun/Desktop/verilog/实验3/lab3/lab3.srcs/sources_1/new/Serial_in_Parallel_out_enable.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Serial_in_Parallel_out_enable
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/WidenSun/Desktop/verilog/实验3/lab3/lab3.srcs/sim_1/new/lab3_3_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_3_tb
ERROR: [VRFC 10-1280] procedural assignment to a non-register ShiftOut_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/WidenSun/Desktop/verilog/实验3/lab3/lab3.srcs/sim_1/new/lab3_3_tb.v:32]
ERROR: [VRFC 10-1280] procedural assignment to a non-register ShiftOut_out is not permitted, left-hand side should be reg/integer/time/genvar [C:/Users/WidenSun/Desktop/verilog/实验3/lab3/lab3.srcs/sim_1/new/lab3_3_tb.v:32]
ERROR: [VRFC 10-1040] module lab3_3_tb ignored due to previous errors [C:/Users/WidenSun/Desktop/verilog/实验3/lab3/lab3.srcs/sim_1/new/lab3_3_tb.v:23]
