; BTOR description generated by Yosys 0.9+431 (git sha1 4a3b5437, clang 4.0.1-6 -fPIC -Os) for module main.
1 sort bitvec 1
2 input 1 clock
3 sort bitvec 8
4 input 3 data_in
5 input 1 dsr
6 input 1 eoc
7 const 1 0
8 state 1 tx_end
9 init 1 8 7
10 sort bitvec 32
11 uext 10 8 31
12 const 10 00000000000000000000000000000001
13 eq 1 11 12
14 not 1 13
15 const 1 1
16 state 1 next_bit
17 init 1 16 15
18 sort bitvec 4
19 uext 18 16 3
20 const 18 0001
21 eq 1 19 20
22 or 1 14 21
23 not 1 22
24 output 23 prop_neg
25 not 1 22
26 and 1 15 25
27 bad 26
28 state 1 S1
29 init 1 28 7
30 state 1 S2
31 init 1 30 7
32 input 1
33 uext 1 32 0 add_mpx2
34 input 18
35 uext 18 34 0 canale
36 input 1
37 uext 1 36 0 confirm
38 input 18
39 uext 18 38 0 conta_tmp
40 input 1
41 uext 1 40 0 data_out
42 input 1
43 uext 1 42 0 error
44 state 1 itfc_state
45 init 1 44 7
46 state 1 load
47 init 1 46 7
48 input 1
49 uext 1 48 0 load_dato
50 input 1
51 uext 1 50 0 mpx
52 input 1
53 uext 1 52 0 mux_en
54 input 3
55 uext 3 54 0 out_reg
56 uext 1 22 0 prop
57 input 1
58 uext 1 57 0 rdy
59 state 1 send
60 init 1 59 7
61 state 1 send_data
62 init 1 61 7
63 state 1 send_en
64 init 1 63 7
65 state 1 shot
66 init 1 65 7
67 input 1
68 uext 1 67 0 soc
69 state 1 tre
70 init 1 69 7
71 sort bitvec 10
72 const 71 0000000000
73 state 71 tx_conta
74 init 71 73 72
75 input 1
76 input 1
77 input 1
78 eq 1 16 7
79 ite 1 78 7 7
80 uext 10 73 22
81 const 10 00000000000000000000000001101000
82 ugt 1 80 81
83 ite 1 82 79 77
84 ite 1 63 83 76
85 ite 1 82 84 7
86 ite 1 63 85 75
87 ite 1 63 86 7
88 next 1 8 87
89 input 1
90 input 1
91 input 1
92 eq 1 16 7
93 ite 1 92 15 15
94 ite 1 82 93 91
95 ite 1 63 94 90
96 ite 1 82 95 16
97 ite 1 63 96 89
98 ite 1 63 97 16
99 next 1 16 98
100 ite 1 28 7 15
101 next 1 28 100
102 input 1
103 ite 1 61 15 7
104 eq 1 30 7
105 ite 1 104 103 102
106 ite 1 30 7 105
107 next 1 30 106
108 input 1
109 ite 1 65 15 7
110 eq 1 44 7
111 ite 1 110 109 108
112 ite 1 44 7 111
113 next 1 44 112
114 input 1
115 ite 1 65 15 46
116 eq 1 44 7
117 ite 1 116 115 114
118 ite 1 44 7 117
119 next 1 46 118
120 ite 1 44 15 59
121 next 1 59 120
122 ite 1 28 61 61
123 next 1 61 122
124 ite 1 8 7 63
125 input 1
126 ite 1 8 15 69
127 input 1
128 not 1 126
129 ite 1 128 15 126
130 ite 1 46 129 127
131 ite 1 46 130 126
132 not 1 131
133 not 1 5
134 or 1 132 133
135 ite 1 134 124 15
136 ite 1 59 135 125
137 ite 1 59 136 124
138 next 1 63 137
139 ite 1 30 15 65
140 next 1 65 139
141 next 1 69 131
142 input 71
143 uext 10 73 22
144 add 10 143 12
145 slice 71 144 9 0
146 ite 71 82 72 145
147 ite 71 63 146 142
148 ite 71 63 147 73
149 next 71 73 148
; end of yosys output
