INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
ERROR:sim - Unable to find
ERROR:sim -    //Mac/Home/Desktop/Study/?????/????/Exp09-12(Integrated
   Experiment2)?MCPU
ERROR:sim -    Design/Exp12/coe/mem.coe
ERROR:sim -    Coregen is looking for
   Z:\Desktop\Study\?????\????\Exp09-12(Integrated
ERROR:sim -    Experiment2)?MCPU Design\Exp12\coe\mem.coe
WARNING:sim - A core named 'RAM_B' already exists in the project. Output
   products for this core may be overwritten.
Resolving generics for 'RAM_B'...
WARNING:sim - A core named 'RAM_B' already exists in the project. Output
   products for this core may be overwritten.
Applying external generics to 'RAM_B'...
Delivering associated files for 'RAM_B'...
Delivering EJava files for 'RAM_B'...
Generating implementation netlist for 'RAM_B'...
INFO:sim - Pre-processing HDL files for 'RAM_B'...
Running synthesis for 'RAM_B'
Running ngcbuild...
Writing VEO instantiation template for 'RAM_B'...
Writing Verilog behavioral simulation model for 'RAM_B'...
WARNING:sim - Overwriting existing file
   C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B/doc/blk_mem_gen_v7_3_vinfo.ht
   ml with file from view xilinx_documentation
Delivered 1 file into directory C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'RAM_B'...
Generating metadata file...
Regenerating ISE project file for 'RAM_B'...
Generating ISE project...
XCO file found: RAM_B.xco
XMDF file found: RAM_B_xmdf.tcl
Adding C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.asy -view all
-origin_type imported
Adding C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.ngc -view all
-origin_type created
Checking file "C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.ngc" for project
device match ...
File "C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.ngc" device information
matches project device.
Adding C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.sym -view all
-origin_type imported
Adding C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.v -view all -origin_type
created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding C:/zxd_CS/CC/Framework/ipcore_dir/tmp/_cg/RAM_B.veo -view all
-origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/RAM_B"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Launching README viewer...
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'RAM_B'.
