// Seed: 2251279859
module module_0 (
    output tri  id_0,
    input  tri0 id_1
);
  always begin : LABEL_0
    $clog2(38);
    ;
  end
  buf primCall (id_0, id_1);
  wire id_3;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0
  );
endmodule
module module_1 (
    output wor   id_0,
    output tri   id_1,
    input  wire  id_2,
    input  tri1  id_3,
    input  uwire id_4,
    input  tri0  id_5,
    input  wor   id_6,
    output logic id_7
);
  wire id_9;
  module_0 modCall_1 (
      id_0,
      id_3
  );
  initial id_7 <= -1'd0;
endmodule
module module_2 (
    output tri0 id_0,
    output wand id_1,
    output supply0 id_2,
    input tri0 id_3,
    input uwire id_4,
    input tri id_5,
    input uwire id_6,
    output wor id_7
);
  wand id_9 = -1;
endmodule
