This is a repository of my basic VHDL designs.
