DAY 1 Introduction to SoC Design Flow and Running Synthesis

Opening openlane & design preparation:
![image](https://github.com/user-attachments/assets/f8bd1246-daf1-4369-8bbd-3f6fd5d5639d)

Run Synthesis:
![image](https://github.com/user-attachments/assets/421f06a6-7525-43a6-8dfc-1b158c3ac192)
