#! /usr/local/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
S_0x7f9d86714e80 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7f9d86738660_0 .var "Clk", 0 0;
v0x7f9d867386f0_0 .var "Reset", 0 0;
v0x7f9d86738780_0 .var "Start", 0 0;
v0x7f9d86738810_0 .var/i "counter", 31 0;
v0x7f9d867388a0_0 .var/i "i", 31 0;
v0x7f9d86738970_0 .var/i "outfile", 31 0;
S_0x7f9d86714ff0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7f9d86714e80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
v0x7f9d867377e0_0 .net "ALUCtrl_out", 2 0, v0x7f9d867345d0_0;  1 drivers
v0x7f9d867378c0_0 .net "ALU_rst", 31 0, v0x7f9d86734220_0;  1 drivers
v0x7f9d867379a0_0 .net "ALU_src", 31 0, L_0x7f9d86739810;  1 drivers
v0x7f9d86737a70_0 .net "ALU_zero", 0 0, v0x7f9d86734010_0;  1 drivers
v0x7f9d86737b00_0 .net "Ctrl_ALU_op", 1 0, v0x7f9d86734f50_0;  1 drivers
v0x7f9d86737c10_0 .net "Ctrl_ALU_src", 0 0, v0x7f9d86735020_0;  1 drivers
v0x7f9d86737ce0_0 .net "Ctrl_Reg_write", 0 0, v0x7f9d86735170_0;  1 drivers
v0x7f9d86737db0_0 .net "PC_in", 31 0, L_0x7f9d86738ae0;  1 drivers
v0x7f9d86737e80_0 .net "PC_out", 31 0, v0x7f9d86736310_0;  1 drivers
v0x7f9d86737f90_0 .net "Sign_Extend_out", 31 0, v0x7f9d86737740_0;  1 drivers
v0x7f9d86738020_0 .net *"_ivl_13", 6 0, L_0x7f9d867399d0;  1 drivers
v0x7f9d867380b0_0 .net *"_ivl_15", 2 0, L_0x7f9d86739b70;  1 drivers
v0x7f9d86738140_0 .net "clk_i", 0 0, v0x7f9d86738660_0;  1 drivers
v0x7f9d86738210_0 .net "instruction", 31 0, L_0x7f9d86738f60;  1 drivers
v0x7f9d867382a0_0 .net "read_data_1", 31 0, L_0x7f9d867391f0;  1 drivers
v0x7f9d86738370_0 .net "read_data_2", 31 0, L_0x7f9d867394c0;  1 drivers
v0x7f9d86738440_0 .net "rst_i", 0 0, v0x7f9d867386f0_0;  1 drivers
v0x7f9d867385d0_0 .net "start_i", 0 0, v0x7f9d86738780_0;  1 drivers
L_0x7f9d86738a00 .part L_0x7f9d86738f60, 0, 7;
L_0x7f9d86739570 .part L_0x7f9d86738f60, 15, 5;
L_0x7f9d867396d0 .part L_0x7f9d86738f60, 20, 5;
L_0x7f9d86739770 .part L_0x7f9d86738f60, 7, 5;
L_0x7f9d86739930 .part L_0x7f9d86738f60, 20, 12;
L_0x7f9d867399d0 .part L_0x7f9d86738f60, 25, 7;
L_0x7f9d86739b70 .part L_0x7f9d86738f60, 12, 3;
L_0x7f9d86739c10 .concat [ 3 7 0 0], L_0x7f9d86739b70, L_0x7f9d867399d0;
S_0x7f9d86713b20 .scope module, "ALU" "ALU" 3 83, 4 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 3 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
    .port_info 4 /OUTPUT 1 "Zero_o";
v0x7f9d86713c90_0 .net "ALUCtrl_i", 2 0, v0x7f9d867345d0_0;  alias, 1 drivers
v0x7f9d86734010_0 .var "Zero_o", 0 0;
v0x7f9d867340b0_0 .net/s "data1_i", 31 0, L_0x7f9d867391f0;  alias, 1 drivers
v0x7f9d86734170_0 .net/s "data2_i", 31 0, L_0x7f9d86739810;  alias, 1 drivers
v0x7f9d86734220_0 .var "data_o", 31 0;
E_0x7f9d86713210 .event edge, v0x7f9d86713c90_0, v0x7f9d86734170_0, v0x7f9d867340b0_0;
S_0x7f9d86734390 .scope module, "ALU_Control" "ALU_Control" 3 92, 5 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 10 "funct_i";
    .port_info 1 /INPUT 2 "ALUOp_i";
    .port_info 2 /OUTPUT 3 "ALUCtrl_o";
v0x7f9d867345d0_0 .var "ALUCtrl_o", 2 0;
v0x7f9d86734690_0 .net "ALUOp_i", 1 0, v0x7f9d86734f50_0;  alias, 1 drivers
v0x7f9d86734730_0 .net "funct_i", 9 0, L_0x7f9d86739c10;  1 drivers
E_0x7f9d867345a0 .event edge, v0x7f9d86734730_0, v0x7f9d86734690_0;
S_0x7f9d86734840 .scope module, "Add_PC" "Adder" 3 35, 6 2 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in";
    .port_info 1 /INPUT 32 "data2_in";
    .port_info 2 /OUTPUT 32 "data_o";
v0x7f9d86734a70_0 .net "data1_in", 31 0, v0x7f9d86736310_0;  alias, 1 drivers
L_0x10f691008 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7f9d86734b20_0 .net "data2_in", 31 0, L_0x10f691008;  1 drivers
v0x7f9d86734bd0_0 .net "data_o", 31 0, L_0x7f9d86738ae0;  alias, 1 drivers
L_0x7f9d86738ae0 .arith/sum 32, v0x7f9d86736310_0, L_0x10f691008;
S_0x7f9d86734ce0 .scope module, "Control" "Control" 3 27, 7 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "Op_i";
    .port_info 1 /OUTPUT 2 "ALUOp_o";
    .port_info 2 /OUTPUT 1 "ALUSrc_o";
    .port_info 3 /OUTPUT 1 "RegWrite_o";
v0x7f9d86734f50_0 .var "ALUOp_o", 1 0;
v0x7f9d86735020_0 .var "ALUSrc_o", 0 0;
v0x7f9d867350b0_0 .net "Op_i", 6 0, L_0x7f9d86738a00;  1 drivers
v0x7f9d86735170_0 .var "RegWrite_o", 0 0;
E_0x7f9d86734f00 .event edge, v0x7f9d867350b0_0;
S_0x7f9d86735270 .scope module, "Instruction_Memory" "Instruction_Memory" 3 51, 8 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
L_0x7f9d86738f60 .functor BUFZ 32, L_0x7f9d86738c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d867354a0_0 .net *"_ivl_0", 31 0, L_0x7f9d86738c60;  1 drivers
v0x7f9d86735550_0 .net *"_ivl_2", 31 0, L_0x7f9d86738e00;  1 drivers
v0x7f9d867355f0_0 .net *"_ivl_4", 29 0, L_0x7f9d86738d20;  1 drivers
L_0x10f691050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d867356a0_0 .net *"_ivl_6", 1 0, L_0x10f691050;  1 drivers
v0x7f9d86735750_0 .net "addr_i", 31 0, v0x7f9d86736310_0;  alias, 1 drivers
v0x7f9d86735830_0 .net "instr_o", 31 0, L_0x7f9d86738f60;  alias, 1 drivers
v0x7f9d867358d0 .array "memory", 255 0, 31 0;
L_0x7f9d86738c60 .array/port v0x7f9d867358d0, L_0x7f9d86738e00;
L_0x7f9d86738d20 .part v0x7f9d86736310_0, 2, 30;
L_0x7f9d86738e00 .concat [ 30 2 0 0], L_0x7f9d86738d20, L_0x10f691050;
S_0x7f9d867359a0 .scope module, "MUX_ALUSrc" "MUX32" 3 69, 9 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i";
    .port_info 1 /INPUT 32 "data2_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
v0x7f9d86735be0_0 .net "data1_i", 31 0, L_0x7f9d867394c0;  alias, 1 drivers
v0x7f9d86735c90_0 .net "data2_i", 31 0, v0x7f9d86737740_0;  alias, 1 drivers
v0x7f9d86735d40_0 .net "data_o", 31 0, L_0x7f9d86739810;  alias, 1 drivers
v0x7f9d86735e10_0 .net "select_i", 0 0, v0x7f9d86735020_0;  alias, 1 drivers
L_0x7f9d86739810 .functor MUXZ 32, L_0x7f9d867394c0, v0x7f9d86737740_0, v0x7f9d86735020_0, C4<>;
S_0x7f9d86735f00 .scope module, "PC" "PC" 3 42, 10 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 1 "start_i";
    .port_info 3 /INPUT 32 "pc_i";
    .port_info 4 /OUTPUT 32 "pc_o";
v0x7f9d867361c0_0 .net "clk_i", 0 0, v0x7f9d86738660_0;  alias, 1 drivers
v0x7f9d86736270_0 .net "pc_i", 31 0, L_0x7f9d86738ae0;  alias, 1 drivers
v0x7f9d86736310_0 .var "pc_o", 31 0;
v0x7f9d86736400_0 .net "rst_i", 0 0, v0x7f9d867386f0_0;  alias, 1 drivers
v0x7f9d86736490_0 .net "start_i", 0 0, v0x7f9d86738780_0;  alias, 1 drivers
E_0x7f9d86736170 .event posedge, v0x7f9d86736400_0, v0x7f9d867361c0_0;
S_0x7f9d867365d0 .scope module, "Registers" "Registers" 3 57, 11 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 5 "RS1addr_i";
    .port_info 2 /INPUT 5 "RS2addr_i";
    .port_info 3 /INPUT 5 "RDaddr_i";
    .port_info 4 /INPUT 32 "RDdata_i";
    .port_info 5 /INPUT 1 "RegWrite_i";
    .port_info 6 /OUTPUT 32 "RS1data_o";
    .port_info 7 /OUTPUT 32 "RS2data_o";
L_0x7f9d867391f0 .functor BUFZ 32, L_0x7f9d86739010, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f9d867394c0 .functor BUFZ 32, L_0x7f9d867392a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7f9d86736890_0 .net "RDaddr_i", 4 0, L_0x7f9d86739770;  1 drivers
v0x7f9d86736950_0 .net "RDdata_i", 31 0, v0x7f9d86734220_0;  alias, 1 drivers
v0x7f9d86736a10_0 .net "RS1addr_i", 4 0, L_0x7f9d86739570;  1 drivers
v0x7f9d86736ac0_0 .net "RS1data_o", 31 0, L_0x7f9d867391f0;  alias, 1 drivers
v0x7f9d86736b80_0 .net "RS2addr_i", 4 0, L_0x7f9d867396d0;  1 drivers
v0x7f9d86736c60_0 .net "RS2data_o", 31 0, L_0x7f9d867394c0;  alias, 1 drivers
v0x7f9d86736d00_0 .net "RegWrite_i", 0 0, v0x7f9d86735170_0;  alias, 1 drivers
v0x7f9d86736db0_0 .net *"_ivl_0", 31 0, L_0x7f9d86739010;  1 drivers
v0x7f9d86736e40_0 .net *"_ivl_10", 6 0, L_0x7f9d86739360;  1 drivers
L_0x10f6910e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d86736f70_0 .net *"_ivl_13", 1 0, L_0x10f6910e0;  1 drivers
v0x7f9d86737020_0 .net *"_ivl_2", 6 0, L_0x7f9d867390b0;  1 drivers
L_0x10f691098 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7f9d867370d0_0 .net *"_ivl_5", 1 0, L_0x10f691098;  1 drivers
v0x7f9d86737180_0 .net *"_ivl_8", 31 0, L_0x7f9d867392a0;  1 drivers
v0x7f9d86737230_0 .net "clk_i", 0 0, v0x7f9d86738660_0;  alias, 1 drivers
v0x7f9d867372e0 .array/s "register", 31 0, 31 0;
E_0x7f9d867360c0 .event posedge, v0x7f9d867361c0_0;
L_0x7f9d86739010 .array/port v0x7f9d867372e0, L_0x7f9d867390b0;
L_0x7f9d867390b0 .concat [ 5 2 0 0], L_0x7f9d86739570, L_0x10f691098;
L_0x7f9d867392a0 .array/port v0x7f9d867372e0, L_0x7f9d86739360;
L_0x7f9d86739360 .concat [ 5 2 0 0], L_0x7f9d867396d0, L_0x10f6910e0;
S_0x7f9d867373f0 .scope module, "Sign_Extend" "Sign_Extend" 3 77, 12 1 0, S_0x7f9d86714ff0;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v0x7f9d86737680_0 .net "data_i", 11 0, L_0x7f9d86739930;  1 drivers
v0x7f9d86737740_0 .var "data_o", 31 0;
E_0x7f9d86737630 .event edge, v0x7f9d86737680_0;
    .scope S_0x7f9d86734ce0;
T_0 ;
    %wait E_0x7f9d86734f00;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d86735170_0, 0;
    %load/vec4 v0x7f9d867350b0_0;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7f9d86734f50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7f9d86735020_0, 0;
    %jmp T_0.2;
T_0.1 ;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7f9d86734f50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7f9d86735020_0, 0;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7f9d86735f00;
T_1 ;
    %wait E_0x7f9d86736170;
    %load/vec4 v0x7f9d86736400_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d86736310_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x7f9d86736490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x7f9d86736270_0;
    %assign/vec4 v0x7f9d86736310_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v0x7f9d86736310_0;
    %assign/vec4 v0x7f9d86736310_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7f9d867365d0;
T_2 ;
    %wait E_0x7f9d867360c0;
    %load/vec4 v0x7f9d86736d00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7f9d86736950_0;
    %load/vec4 v0x7f9d86736890_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7f9d867372e0, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7f9d867373f0;
T_3 ;
    %wait E_0x7f9d86737630;
    %load/vec4 v0x7f9d86737680_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0x7f9d86737680_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x7f9d86737740_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7f9d86713b20;
T_4 ;
    %wait E_0x7f9d86713210;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d86734010_0, 0, 1;
    %load/vec4 v0x7f9d86713c90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.0 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %and;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.1 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %xor;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.2 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.3 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %add;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.4 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %sub;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.5 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %mul;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.6 ;
    %load/vec4 v0x7f9d867340b0_0;
    %load/vec4 v0x7f9d86734170_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %assign/vec4 v0x7f9d86734220_0, 0;
    %jmp T_4.8;
T_4.8 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7f9d86734390;
T_5 ;
    %wait E_0x7f9d867345a0;
    %load/vec4 v0x7f9d86734690_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %jmp T_5.2;
T_5.0 ;
    %load/vec4 v0x7f9d86734730_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.1 ;
    %load/vec4 v0x7f9d86734730_0;
    %dup/vec4;
    %pushi/vec4 7, 0, 10;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 10;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 10;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 256, 0, 10;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 10;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.8 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.10 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.11 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.12 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7f9d867345d0_0, 0;
    %jmp T_5.14;
T_5.14 ;
    %pop/vec4 1;
    %jmp T_5.2;
T_5.2 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x7f9d86714e80;
T_6 ;
    %delay 25, 0;
    %load/vec4 v0x7f9d86738660_0;
    %inv;
    %store/vec4 v0x7f9d86738660_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7f9d86714e80;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d86738810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d867388a0_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x7f9d867388a0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_7.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9d867388a0_0;
    %store/vec4a v0x7f9d867358d0, 4, 0;
    %load/vec4 v0x7f9d867388a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d867388a0_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f9d867388a0_0, 0, 32;
T_7.2 ;
    %load/vec4 v0x7f9d867388a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7f9d867388a0_0;
    %store/vec4a v0x7f9d867372e0, 4, 0;
    %load/vec4 v0x7f9d867388a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d867388a0_0, 0, 32;
    %jmp T_7.2;
T_7.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x7f9d867358d0 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7f9d86738970_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d86738660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d867386f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d86738780_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7f9d867386f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7f9d86738780_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x7f9d86714e80;
T_8 ;
    %wait E_0x7f9d867360c0;
    %load/vec4 v0x7f9d86738810_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call 2 51 "$finish" {0 0 0};
T_8.0 ;
    %vpi_call 2 54 "$fdisplay", v0x7f9d86738970_0, "PC = %d", v0x7f9d86736310_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x7f9d86738970_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x7f9d86738970_0, "x0     = %d, x8(s0)  = %d, x16(a6) = %d, x24(s8)  = %d", &A<v0x7f9d867372e0, 0>, &A<v0x7f9d867372e0, 8>, &A<v0x7f9d867372e0, 16>, &A<v0x7f9d867372e0, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x7f9d86738970_0, "x1(ra) = %d, x9(s1)  = %d, x17(a7) = %d, x25(s9)  = %d", &A<v0x7f9d867372e0, 1>, &A<v0x7f9d867372e0, 9>, &A<v0x7f9d867372e0, 17>, &A<v0x7f9d867372e0, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x7f9d86738970_0, "x2(sp) = %d, x10(a0) = %d, x18(s2) = %d, x26(s10) = %d", &A<v0x7f9d867372e0, 2>, &A<v0x7f9d867372e0, 10>, &A<v0x7f9d867372e0, 18>, &A<v0x7f9d867372e0, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x7f9d86738970_0, "x3(gp) = %d, x11(a1) = %d, x19(s3) = %d, x27(s11) = %d", &A<v0x7f9d867372e0, 3>, &A<v0x7f9d867372e0, 11>, &A<v0x7f9d867372e0, 19>, &A<v0x7f9d867372e0, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x7f9d86738970_0, "x4(tp) = %d, x12(a2) = %d, x20(s4) = %d, x28(t3)  = %d", &A<v0x7f9d867372e0, 4>, &A<v0x7f9d867372e0, 12>, &A<v0x7f9d867372e0, 20>, &A<v0x7f9d867372e0, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x7f9d86738970_0, "x5(t0) = %d, x13(a3) = %d, x21(s5) = %d, x29(t4)  = %d", &A<v0x7f9d867372e0, 5>, &A<v0x7f9d867372e0, 13>, &A<v0x7f9d867372e0, 21>, &A<v0x7f9d867372e0, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x7f9d86738970_0, "x6(t1) = %d, x14(a4) = %d, x22(s6) = %d, x30(t5)  = %d", &A<v0x7f9d867372e0, 6>, &A<v0x7f9d867372e0, 14>, &A<v0x7f9d867372e0, 22>, &A<v0x7f9d867372e0, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x7f9d86738970_0, "x7(t2) = %d, x15(a5) = %d, x23(s7) = %d, x31(t6)  = %d", &A<v0x7f9d867372e0, 7>, &A<v0x7f9d867372e0, 15>, &A<v0x7f9d867372e0, 23>, &A<v0x7f9d867372e0, 31> {0 0 0};
    %vpi_call 2 67 "$fdisplay", v0x7f9d86738970_0, "\012" {0 0 0};
    %load/vec4 v0x7f9d86738810_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f9d86738810_0, 0, 32;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX_ALUSrc.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
