# aggregate
The uploaded file is the PE implementation in the vitis compilation environment. 
After comprehensively generating the IP core, the RTL simulation circuit is 
generated through the block design in vivado. 
For experimental related datasets, due to copyright issues, we can only provide relevant links as shown belowï¼š
 https://www.biendata.xyz/competition/didi-eta/
 https://ai.baidu.com/broad/introduction?dataset=traffic
