// Seed: 115011586
module module_0 (
    output uwire id_0,
    input tri0 id_1,
    input tri id_2,
    input supply0 id_3,
    input wand id_4
);
  assign module_1.id_9 = 0;
endmodule
module module_1 #(
    parameter id_10 = 32'd61,
    parameter id_8  = 32'd25
) (
    output wand id_0,
    input tri id_1,
    output tri id_2,
    output wor id_3,
    input supply1 id_4,
    output wor id_5,
    output tri id_6,
    input wand id_7,
    input wand _id_8,
    input uwire id_9,
    input tri _id_10,
    input uwire id_11
);
  wire [id_8 : id_10] id_13;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_1,
      id_9,
      id_9
  );
  logic id_14;
endmodule
