hmLoadTopic({
hmKeywords:"",
hmTitle:"13.13 Summary",
hmDescription:"The AlphaPipeline is simple in structure, strict in correctness, and aggressively deterministic.",
hmPrevLink:"13_12-ll_sc-and-determinism.html",
hmNextLink:"chapter-14---execution-domains.html",
hmParentLink:"alphapipeline-implementation.html",
hmBreadCrumbs:"<a href=\"license-_-attributions.html\">ASA-EMulatR Reference Guide<\/a> &gt; <a href=\"index.html\">Introduction<\/a> &gt; <a href=\"architecture-overview.html\">Architecture Overview<\/a> &gt; <a href=\"alphapipeline-implementation.html\">Chapter 13 – AlphaPipeline Implementation<\/a>",
hmTitlePath:"ASA-EMulatR Reference Guide > Introduction > Architecture Overview > Chapter 13 – AlphaPipeline Implementation > 13.13 Summary",
hmHeader:"<h1 class=\"p_Heading1\" style=\"page-break-after: avoid;\"><span class=\"f_Heading1\">13.13 Summary<\/span><\/h1>\n\r",
hmBody:"<p class=\"p_Normal\">The AlphaPipeline is simple in structure, strict in correctness, and aggressively deterministic.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Implementation Inventory<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\">AlphaPipeline.h — 2,088 lines (fully inline header, all stage implementations)<\/p>\n\r<p class=\"p_Normal\">PipeLineSlot.h — 409 lines (slot structure, PendingCommit, control flags)<\/p>\n\r<p class=\"p_Normal\">Total: 2,497 lines.<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<h3 class=\"p_Heading3\" style=\"page-break-after: avoid;\"><span class=\"f_Heading3\">Key Takeaways<\/span><\/h3>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">1.<\/span>EX does everything — grain→execute() in stage_EX() is the only place instruction semantics occur<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">2.<\/span>WB is the only architectural commit — store commits, retirement, fault dispatch, CALL_PAL detection<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">3.<\/span>MEM writes registers — commitPending() in stage_MEM(), not stage_WB(). This is the key design decision.<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">4.<\/span>RAW hazards resolved by execution order — WB→MEM→EX→IS→DE→IF reverse order means MEM writes before EX reads, same cycle, no forwarding needed<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">5.<\/span>Ring buffer with 6 slots — m_head rotates, stage() maps logical to physical via modulo arithmetic<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">6.<\/span>Barriers stall in MEM — needsMemoryBarrier\/needsWriteBufferDrain flags checked in stage_MEM(), released by CBox<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">7.<\/span>Flushes are precise — full flush clears all slots + MBox staging; partial flush preserves EX\/MEM\/WB<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">8.<\/span>Exceptions detect-early\/deliver-late — faultPending set in EX, dispatched in WB, younger instructions squashed<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">9.<\/span>Store commits break reservations — breakReservationsOnCacheLine() on every store in WB<\/p>\n\r<p class=\"p_Normal\" style=\"text-indent: 0; padding-left: 1.2500rem; margin-left: 0;\"><span class=\"f_Normal\" style=\"display:inline-block;width:1.2500rem;margin-left:-1.2500rem\">10.<\/span>Speculation never leaks — stores only in WB, registers only via committed PendingCommit, no privilege leakage<\/p>\n\r<p class=\"p_Normal\">&nbsp;<\/p>\n\r<p class=\"p_SeeAlso\" style=\"page-break-after: avoid;\"><span class=\"f_SeeAlso\">See Also: Chapter 14 – Execution Domains (&quot;Boxes&quot;) (next chapter).<\/span><\/p>\n\r"
})
