$date
	Mon Sep 27 10:06:59 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module decoder3to8_tb $end
$var wire 1 ! w_sel_a7 $end
$var wire 1 " w_sel_a6 $end
$var wire 1 # w_sel_a5 $end
$var wire 1 $ w_sel_a4 $end
$var wire 1 % w_sel_a3 $end
$var wire 1 & w_sel_a2 $end
$var wire 1 ' w_sel_a1 $end
$var wire 1 ( w_sel_a0 $end
$var reg 1 ) i_clk $end
$var reg 3 * i_counter [2:0] $end
$scope module uut $end
$var wire 3 + i_addr [2:0] $end
$var reg 8 , o_selector [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 ,
b0 +
b0 *
0)
0(
0'
0&
0%
0$
0#
0"
1!
$end
#5
0!
1"
b10 ,
b1 *
b1 +
1)
#10
0)
#15
0"
1#
b100 ,
b10 *
b10 +
1)
#20
0)
#25
0#
1$
b1000 ,
b11 *
b11 +
1)
#30
0)
#35
0$
1%
b10000 ,
b100 *
b100 +
1)
#40
0)
#45
0%
1&
b100000 ,
b101 *
b101 +
1)
#50
0)
#55
0&
1'
b1000000 ,
b110 *
b110 +
1)
#60
0)
#65
0'
1(
b10000000 ,
b111 *
b111 +
1)
#70
0)
#75
1!
0(
b1 ,
b0 *
b0 +
1)
#80
0)
#85
0!
1"
b10 ,
b1 *
b1 +
1)
#90
0)
#95
0"
1#
b100 ,
b10 *
b10 +
1)
#100
0)
#105
0#
1$
b1000 ,
b11 *
b11 +
1)
#110
0)
#115
0$
1%
b10000 ,
b100 *
b100 +
1)
#120
0)
#125
0%
1&
b100000 ,
b101 *
b101 +
1)
#130
0)
#135
0&
1'
b1000000 ,
b110 *
b110 +
1)
#140
0)
#145
0'
1(
b10000000 ,
b111 *
b111 +
1)
#150
0)
#155
1!
0(
b1 ,
b0 *
b0 +
1)
#160
0)
#165
0!
1"
b10 ,
b1 *
b1 +
1)
#170
0)
#175
0"
1#
b100 ,
b10 *
b10 +
1)
#180
0)
#185
0#
1$
b1000 ,
b11 *
b11 +
1)
#190
0)
#195
0$
1%
b10000 ,
b100 *
b100 +
1)
#200
0)
