Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Sun Oct 29 06:43:33 2023
| Host         : ubuntu2004 running 64-bit Ubuntu 20.04.4 LTS
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/ubuntu/lab3_vivado/timing_report.txt
| Design       : fir
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (136)
6. checking no_output_delay (156)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (136)
--------------------------------
 There are 136 input ports with no input delay specified. (HIGH)

arvalid
awvalid
axis_rst_n
data_Do[0]
data_Do[10]
data_Do[11]
data_Do[12]
data_Do[13]
data_Do[14]
data_Do[15]
data_Do[16]
data_Do[17]
data_Do[18]
data_Do[19]
data_Do[1]
data_Do[20]
data_Do[21]
data_Do[22]
data_Do[23]
data_Do[24]
data_Do[25]
data_Do[26]
data_Do[27]
data_Do[28]
data_Do[29]
data_Do[2]
data_Do[30]
data_Do[31]
data_Do[3]
data_Do[4]
data_Do[5]
data_Do[6]
data_Do[7]
data_Do[8]
data_Do[9]
rready
sm_tready
ss_tdata[0]
ss_tdata[10]
ss_tdata[11]
ss_tdata[12]
ss_tdata[13]
ss_tdata[14]
ss_tdata[15]
ss_tdata[16]
ss_tdata[17]
ss_tdata[18]
ss_tdata[19]
ss_tdata[1]
ss_tdata[20]
ss_tdata[21]
ss_tdata[22]
ss_tdata[23]
ss_tdata[24]
ss_tdata[25]
ss_tdata[26]
ss_tdata[27]
ss_tdata[28]
ss_tdata[29]
ss_tdata[2]
ss_tdata[30]
ss_tdata[31]
ss_tdata[3]
ss_tdata[4]
ss_tdata[5]
ss_tdata[6]
ss_tdata[7]
ss_tdata[8]
ss_tdata[9]
ss_tlast
ss_tvalid
tap_Do[0]
tap_Do[10]
tap_Do[11]
tap_Do[12]
tap_Do[13]
tap_Do[14]
tap_Do[15]
tap_Do[16]
tap_Do[17]
tap_Do[18]
tap_Do[19]
tap_Do[1]
tap_Do[20]
tap_Do[21]
tap_Do[22]
tap_Do[23]
tap_Do[24]
tap_Do[25]
tap_Do[26]
tap_Do[27]
tap_Do[28]
tap_Do[29]
tap_Do[2]
tap_Do[30]
tap_Do[31]
tap_Do[3]
tap_Do[4]
tap_Do[5]
tap_Do[6]
tap_Do[7]
tap_Do[8]
tap_Do[9]
wdata[0]
wdata[10]
wdata[11]
wdata[12]
wdata[13]
wdata[14]
wdata[15]
wdata[16]
wdata[17]
wdata[18]
wdata[19]
wdata[1]
wdata[20]
wdata[21]
wdata[22]
wdata[23]
wdata[24]
wdata[25]
wdata[26]
wdata[27]
wdata[28]
wdata[29]
wdata[2]
wdata[30]
wdata[31]
wdata[3]
wdata[4]
wdata[5]
wdata[6]
wdata[7]
wdata[8]
wdata[9]
wvalid

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (156)
---------------------------------
 There are 156 ports with no output delay specified. (HIGH)

data_A[10]
data_A[11]
data_A[2]
data_A[3]
data_A[4]
data_A[5]
data_A[6]
data_A[7]
data_A[8]
data_A[9]
data_Di[0]
data_Di[10]
data_Di[11]
data_Di[12]
data_Di[13]
data_Di[14]
data_Di[15]
data_Di[16]
data_Di[17]
data_Di[18]
data_Di[19]
data_Di[1]
data_Di[20]
data_Di[21]
data_Di[22]
data_Di[23]
data_Di[24]
data_Di[25]
data_Di[26]
data_Di[27]
data_Di[28]
data_Di[29]
data_Di[2]
data_Di[30]
data_Di[31]
data_Di[3]
data_Di[4]
data_Di[5]
data_Di[6]
data_Di[7]
data_Di[8]
data_Di[9]
data_EN
data_WE[0]
data_WE[1]
data_WE[2]
data_WE[3]
rdata[0]
rdata[10]
rdata[11]
rdata[12]
rdata[13]
rdata[14]
rdata[15]
rdata[16]
rdata[17]
rdata[18]
rdata[19]
rdata[1]
rdata[20]
rdata[21]
rdata[22]
rdata[23]
rdata[24]
rdata[25]
rdata[26]
rdata[27]
rdata[28]
rdata[29]
rdata[2]
rdata[30]
rdata[31]
rdata[3]
rdata[4]
rdata[5]
rdata[6]
rdata[7]
rdata[8]
rdata[9]
rvalid
sm_tdata[0]
sm_tdata[10]
sm_tdata[11]
sm_tdata[12]
sm_tdata[13]
sm_tdata[14]
sm_tdata[15]
sm_tdata[16]
sm_tdata[17]
sm_tdata[18]
sm_tdata[19]
sm_tdata[1]
sm_tdata[20]
sm_tdata[21]
sm_tdata[22]
sm_tdata[23]
sm_tdata[24]
sm_tdata[25]
sm_tdata[26]
sm_tdata[27]
sm_tdata[28]
sm_tdata[29]
sm_tdata[2]
sm_tdata[30]
sm_tdata[31]
sm_tdata[3]
sm_tdata[4]
sm_tdata[5]
sm_tdata[6]
sm_tdata[7]
sm_tdata[8]
sm_tdata[9]
sm_tlast
sm_tvalid
ss_tready
tap_A[2]
tap_A[3]
tap_A[4]
tap_A[5]
tap_Di[0]
tap_Di[10]
tap_Di[11]
tap_Di[12]
tap_Di[13]
tap_Di[14]
tap_Di[15]
tap_Di[16]
tap_Di[17]
tap_Di[18]
tap_Di[19]
tap_Di[1]
tap_Di[20]
tap_Di[21]
tap_Di[22]
tap_Di[23]
tap_Di[24]
tap_Di[25]
tap_Di[26]
tap_Di[27]
tap_Di[28]
tap_Di[29]
tap_Di[2]
tap_Di[30]
tap_Di[31]
tap_Di[3]
tap_Di[4]
tap_Di[5]
tap_Di[6]
tap_Di[7]
tap_Di[8]
tap_Di[9]
tap_EN
tap_WE[0]
tap_WE[1]
tap_WE[2]
tap_WE[3]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.011        0.000                      0                  266        0.137        0.000                      0                  266        1.550        0.000                       0                   175  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
axis_clk  {0.000 2.050}        4.100           243.902         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
axis_clk            0.011        0.000                      0                  266        0.137        0.000                      0                  266        1.550        0.000                       0                   175  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        axis_clk                    
(none)                      axis_clk      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  axis_clk
  To Clock:  axis_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.550ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.011ns  (required time - arrival time)
  Source:                 d1/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramaddrin_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 1.047ns (26.486%)  route 2.906ns (73.514%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  d1/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=60, unplaced)        0.893     3.827    d1/Q[0]
                                                                      f  d1/ramaddrin[5]_i_5/I0
                         LUT5 (Prop_lut5_I0_O)        0.321     4.148 f  d1/ramaddrin[5]_i_5/O
                         net (fo=1, unplaced)         1.111     5.259    d1/ramaddrin[5]_i_5_n_0
                                                                      f  d1/ramaddrin[5]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.383 f  d1/ramaddrin[5]_i_2/O
                         net (fo=1, unplaced)         0.902     6.285    d1/ramaddrin[5]_i_2_n_0
                                                                      f  d1/ramaddrin[5]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.409 r  d1/ramaddrin[5]_i_1/O
                         net (fo=1, unplaced)         0.000     6.409    d1/ramaddrin[5]_i_1_n_0
                         FDCE                                         r  d1/ramaddrin_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[5]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ramaddrin_reg[5]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.409    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.037ns  (required time - arrival time)
  Source:                 d1/FSM_sequential_curr_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramaddrin_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.927ns  (logic 1.021ns (25.999%)  route 2.906ns (74.001%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_sequential_curr_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  d1/FSM_sequential_curr_state_reg[0]/Q
                         net (fo=60, unplaced)        0.893     3.827    d1/Q[0]
                                                                      f  d1/ramaddrin[2]_i_7/I0
                         LUT5 (Prop_lut5_I0_O)        0.295     4.122 f  d1/ramaddrin[2]_i_7/O
                         net (fo=1, unplaced)         1.111     5.233    d1/ramaddrin[2]_i_7_n_0
                                                                      f  d1/ramaddrin[2]_i_2/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.357 f  d1/ramaddrin[2]_i_2/O
                         net (fo=1, unplaced)         0.902     6.259    d1/ramaddrin[2]_i_2_n_0
                                                                      f  d1/ramaddrin[2]_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.383 r  d1/ramaddrin[2]_i_1/O
                         net (fo=1, unplaced)         0.000     6.383    d1/ramaddrin[2]_i_1_n_0
                         FDCE                                         r  d1/ramaddrin_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[2]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ramaddrin_reg[2]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.383    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.134ns  (required time - arrival time)
  Source:                 d1/ptr_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramaddrin_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.830ns  (logic 1.585ns (41.384%)  route 2.245ns (58.616%))
  Logic Levels:           5  (LUT4=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  d1/ptr_reg[3]/Q
                         net (fo=47, unplaced)        0.822     3.756    d1/ptr_reg_n_0_[3]
                                                                      f  d1/ramaddrin[4]_i_17/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 f  d1/ramaddrin[4]_i_17/O
                         net (fo=1, unplaced)         1.111     5.186    d1/ramaddrin[4]_i_17_n_0
                                                                      f  d1/ramaddrin[4]_i_11/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     5.310 f  d1/ramaddrin[4]_i_11/O
                         net (fo=1, unplaced)         0.000     5.310    d1/ramaddrin[4]_i_11_n_0
                                                                      f  d1/ramaddrin_reg[4]_i_8/I1
                         MUXF7 (Prop_muxf7_I1_O)      0.247     5.557 f  d1/ramaddrin_reg[4]_i_8/O
                         net (fo=1, unplaced)         0.000     5.557    d1/ramaddrin_reg[4]_i_8_n_0
                                                                      f  d1/ramaddrin_reg[4]_i_6/I0
                         MUXF8 (Prop_muxf8_I0_O)      0.098     5.655 f  d1/ramaddrin_reg[4]_i_6/O
                         net (fo=1, unplaced)         0.312     5.967    d1/ramaddrin_reg[4]_i_6_n_0
                                                                      f  d1/ramaddrin[4]_i_1/I4
                         LUT6 (Prop_lut6_I4_O)        0.319     6.286 r  d1/ramaddrin[4]_i_1/O
                         net (fo=1, unplaced)         0.000     6.286    d1/ramaddrin[4]_i_1_n_0
                         FDCE                                         r  d1/ramaddrin_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[4]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ramaddrin_reg[4]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.286    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.152ns  (required time - arrival time)
  Source:                 d1/ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramaddrin_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.812ns  (logic 1.145ns (30.037%)  route 2.667ns (69.963%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 f  d1/ptr_reg[6]/Q
                         net (fo=7, unplaced)         0.776     3.710    d1/ptr_reg_n_0_[6]
                                                                      f  d1/ptr[3]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.005 f  d1/ptr[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.495    d1/ptr[3]_i_3_n_0
                                                                      f  d1/ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.619 f  d1/ptr[3]_i_2/O
                         net (fo=13, unplaced)        0.499     5.118    d1/ptr[3]_i_2_n_0
                                                                      f  d1/ramaddrin[3]_i_4/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.242 f  d1/ramaddrin[3]_i_4/O
                         net (fo=1, unplaced)         0.902     6.144    d1/ramaddrin[3]_i_4_n_0
                                                                      f  d1/ramaddrin[3]_i_1/I3
                         LUT6 (Prop_lut6_I3_O)        0.124     6.268 r  d1/ramaddrin[3]_i_1/O
                         net (fo=1, unplaced)         0.000     6.268    d1/ramaddrin[3]_i_1_n_0
                         FDCE                                         r  d1/ramaddrin_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[3]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ramaddrin_reg[3]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -6.268    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.911ns  (required time - arrival time)
  Source:                 d1/FSM_sequential_curr_state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/FSM_sequential_curr_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        3.053ns  (logic 1.145ns (37.504%)  route 1.908ns (62.496%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_sequential_curr_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/FSM_sequential_curr_state_reg[3]/Q
                         net (fo=70, unplaced)        0.561     3.495    d1/curr_state[3]
                                                                      r  d1/FSM_sequential_curr_state[1]_i_5/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.790 r  d1/FSM_sequential_curr_state[1]_i_5/O
                         net (fo=1, unplaced)         0.449     4.239    d1/FSM_sequential_curr_state[1]_i_5_n_0
                                                                      r  d1/FSM_sequential_curr_state[1]_i_4/I2
                         LUT6 (Prop_lut6_I2_O)        0.124     4.363 r  d1/FSM_sequential_curr_state[1]_i_4/O
                         net (fo=1, unplaced)         0.449     4.812    d1/FSM_sequential_curr_state[1]_i_4_n_0
                                                                      r  d1/FSM_sequential_curr_state[1]_i_3/I0
                         LUT6 (Prop_lut6_I0_O)        0.124     4.936 r  d1/FSM_sequential_curr_state[1]_i_3/O
                         net (fo=1, unplaced)         0.449     5.385    d1/FSM_sequential_curr_state[1]_i_3_n_0
                                                                      r  d1/FSM_sequential_curr_state[1]_i_1/I1
                         LUT6 (Prop_lut6_I1_O)        0.124     5.509 r  d1/FSM_sequential_curr_state[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.509    d1/next_state[1]
                         FDCE                                         r  d1/FSM_sequential_curr_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/FSM_sequential_curr_state_reg[1]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/FSM_sequential_curr_state_reg[1]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.911    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 d1/ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ptr_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.021ns (36.648%)  route 1.765ns (63.352%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/ptr_reg[6]/Q
                         net (fo=7, unplaced)         0.776     3.710    d1/ptr_reg_n_0_[6]
                                                                      r  d1/ptr[3]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.005 r  d1/ptr[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.495    d1/ptr[3]_i_3_n_0
                                                                      r  d1/ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.619 r  d1/ptr[3]_i_2/O
                         net (fo=13, unplaced)        0.499     5.118    d1/ptr[3]_i_2_n_0
                                                                      r  d1/ptr[0]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.242 r  d1/ptr[0]_i_1/O
                         net (fo=1, unplaced)         0.000     5.242    d1/ptr[0]_i_1_n_0
                         FDCE                                         r  d1/ptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[0]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ptr_reg[0]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.178ns  (required time - arrival time)
  Source:                 d1/ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ptr_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.786ns  (logic 1.021ns (36.648%)  route 1.765ns (63.352%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/ptr_reg[6]/Q
                         net (fo=7, unplaced)         0.776     3.710    d1/ptr_reg_n_0_[6]
                                                                      r  d1/ptr[3]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.005 r  d1/ptr[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.495    d1/ptr[3]_i_3_n_0
                                                                      r  d1/ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.619 r  d1/ptr[3]_i_2/O
                         net (fo=13, unplaced)        0.499     5.118    d1/ptr[3]_i_2_n_0
                                                                      r  d1/ptr[3]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.124     5.242 r  d1/ptr[3]_i_1/O
                         net (fo=1, unplaced)         0.000     5.242    d1/ptr[3]_i_1_n_0
                         FDCE                                         r  d1/ptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[3]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ptr_reg[3]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.242    
  -------------------------------------------------------------------
                         slack                                  1.178    

Slack (MET) :             1.186ns  (required time - arrival time)
  Source:                 d1/ptr_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ptr_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.778ns  (logic 1.013ns (36.465%)  route 1.765ns (63.535%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/ptr_reg[6]/Q
                         net (fo=7, unplaced)         0.776     3.710    d1/ptr_reg_n_0_[6]
                                                                      r  d1/ptr[3]_i_3/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.005 r  d1/ptr[3]_i_3/O
                         net (fo=9, unplaced)         0.490     4.495    d1/ptr[3]_i_3_n_0
                                                                      r  d1/ptr[3]_i_2/I3
                         LUT4 (Prop_lut4_I3_O)        0.124     4.619 r  d1/ptr[3]_i_2/O
                         net (fo=13, unplaced)        0.499     5.118    d1/ptr[3]_i_2_n_0
                                                                      r  d1/ptr[1]_i_1/I4
                         LUT5 (Prop_lut5_I4_O)        0.116     5.234 r  d1/ptr[1]_i_1/O
                         net (fo=1, unplaced)         0.000     5.234    d1/ptr[1]_i_1_n_0
                         FDCE                                         r  d1/ptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[1]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDCE (Setup_fdce_C_D)        0.044     6.420    d1/ptr_reg[1]
  -------------------------------------------------------------------
                         required time                          6.420    
                         arrival time                          -5.234    
  -------------------------------------------------------------------
                         slack                                  1.186    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 d1/datarst_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputdata_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.773ns (36.986%)  route 1.317ns (63.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/datarst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/datarst_reg/Q
                         net (fo=1, unplaced)         0.470     3.404    d1/rst
                                                                      r  d1/outputdata[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.699 r  d1/outputdata[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.546    o1/SR[0]
                         FDRE                                         r  o1/outputdata_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[0]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDRE (Setup_fdre_C_R)       -0.557     5.819    o1/outputdata_reg[0]
  -------------------------------------------------------------------
                         required time                          5.819    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  1.273    

Slack (MET) :             1.273ns  (required time - arrival time)
  Source:                 d1/datarst_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputdata_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.100ns  (axis_clk rise@4.100ns - axis_clk rise@0.000ns)
  Data Path Delay:        2.090ns  (logic 0.773ns (36.986%)  route 1.317ns (63.014%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns = ( 6.228 - 4.100 ) 
    Source Clock Delay      (SCD):    2.456ns
    Clock Pessimism Removal (CPR):    0.184ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/datarst_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/datarst_reg/Q
                         net (fo=1, unplaced)         0.470     3.404    d1/rst
                                                                      r  d1/outputdata[31]_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.295     3.699 r  d1/outputdata[31]_i_1/O
                         net (fo=32, unplaced)        0.847     4.546    o1/SR[0]
                         FDRE                                         r  o1/outputdata_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      4.100     4.100 r  
                                                      0.000     4.100 r  axis_clk (IN)
                         net (fo=0)                   0.000     4.100    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     4.938 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     5.698    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     5.789 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     6.228    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[10]/C
                         clock pessimism              0.184     6.411    
                         clock uncertainty           -0.035     6.376    
                         FDRE (Setup_fdre_C_R)       -0.557     5.819    o1/outputdata_reg[10]
  -------------------------------------------------------------------
                         required time                          5.819    
                         arrival time                          -4.546    
  -------------------------------------------------------------------
                         slack                                  1.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 d1/datalast_reg/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputlast_reg/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.245ns (64.350%)  route 0.136ns (35.650%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDRE                                         r  d1/datalast_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  d1/datalast_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    d1/datalast_reg_n_0
                                                                      r  d1/outputlast_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.058 r  d1/outputlast_i_1/O
                         net (fo=1, unplaced)         0.000     1.058    o1/outputlast
                         FDRE                                         r  o1/outputlast_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputlast_reg/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    o1/outputlast_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 d1/ramenin_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramenin_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.245ns (63.855%)  route 0.139ns (36.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramenin_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramenin_reg/Q
                         net (fo=3, unplaced)         0.139     0.963    d1/data_EN_OBUF
                                                                      r  d1/ramenin_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.061 r  d1/ramenin_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    d1/ramenin_i_1_n_0
                         FDCE                                         r  d1/ramenin_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramenin_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    d1/ramenin_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 t1/writefinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            t1/writefinish_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.248ns (64.629%)  route 0.136ns (35.371%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/writefinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  t1/writefinish_reg/Q
                         net (fo=2, unplaced)         0.136     0.960    t1/writefinish_reg_n_0
                                                                      r  t1/writefinish_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.061 r  t1/writefinish_i_1/O
                         net (fo=1, unplaced)         0.000     1.061    t1/writefinish_i_1_n_0
                         FDCE                                         r  t1/writefinish_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/writefinish_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    t1/writefinish_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.061    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 t1/readvalid_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            t1/readvalid_reg/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.248ns (63.719%)  route 0.141ns (36.281%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/readvalid_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  t1/readvalid_reg/Q
                         net (fo=4, unplaced)         0.141     0.966    t1/readvalid_reg_n_0
                                                                      r  t1/readvalid_i_1/I3
                         LUT4 (Prop_lut4_I3_O)        0.101     1.067 r  t1/readvalid_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    t1/readvalid_i_1_n_0
                         FDCE                                         r  t1/readvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/readvalid_reg/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    t1/readvalid_reg
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 d1/ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ptr_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ptr_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    d1/p_0_in0
                                                                      r  d1/ptr[5]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  d1/ptr[5]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    d1/ptr[5]_i_1_n_0
                         FDCE                                         r  d1/ptr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[5]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    d1/ptr_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 d1/ptr_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            d1/ramaddrin_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.245ns (62.888%)  route 0.145ns (37.112%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ptr_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ptr_reg[4]/Q
                         net (fo=6, unplaced)         0.145     0.969    d1/p_0_in0
                                                                      r  d1/ramaddrin[6]_i_1/I5
                         LUT6 (Prop_lut6_I5_O)        0.098     1.067 r  d1/ramaddrin[6]_i_1/O
                         net (fo=1, unplaced)         0.000     1.067    d1/ramaddrin[6]_i_1_n_0
                         FDCE                                         r  d1/ramaddrin_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[6]/C
                         clock pessimism             -0.210     0.823    
                         FDCE (Hold_fdce_C_D)         0.099     0.922    d1/ramaddrin_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 t1/FSM_sequential_curr_state_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            t1/mem_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.245ns (62.148%)  route 0.149ns (37.852%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/FSM_sequential_curr_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 f  t1/FSM_sequential_curr_state_reg[1]/Q
                         net (fo=10, unplaced)        0.149     0.974    t1/curr_state[1]
                                                                      f  t1/mem[1]_i_1/I1
                         LUT2 (Prop_lut2_I1_O)        0.098     1.072 r  t1/mem[1]_i_1/O
                         net (fo=1, unplaced)         0.000     1.072    t1/mem[1]_i_1_n_0
                         FDRE                                         r  t1/mem_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[1]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.099     0.922    t1/mem_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.922    
                         arrival time                           1.072    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[10]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[10]
                                                                      r  o1/i__carry__1_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry__1_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry__1_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__1/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry__1/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[10]
                         FDRE                                         r  o1/outputdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[10]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[14]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[14]
                                                                      r  o1/i__carry__2_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry__2_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry__2_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__2/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry__2/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[14]
                         FDRE                                         r  o1/outputdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[14]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 o1/outputdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            o1/outputdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             axis_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (axis_clk rise@0.000ns - axis_clk rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.257ns (62.617%)  route 0.153ns (37.383%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.678ns
    Clock Pessimism Removal (CPR):    0.210ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.825 r  o1/outputdata_reg[2]/Q
                         net (fo=2, unplaced)         0.153     0.978    o1/Q[2]
                                                                      r  o1/i__carry_i_2/I1
                         LUT2 (Prop_lut2_I1_O)        0.045     1.023 r  o1/i__carry_i_2/O
                         net (fo=1, unplaced)         0.000     1.023    o1/i__carry_i_2_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry/S[2]
                         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.088 r  o1/outputdata0_inferred__1/i__carry/O[2]
                         net (fo=1, unplaced)         0.000     1.088    o1/p_0_in[2]
                         FDRE                                         r  o1/outputdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[2]/C
                         clock pessimism             -0.210     0.823    
                         FDRE (Hold_fdre_C_D)         0.113     0.936    o1/outputdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.088    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         axis_clk
Waveform(ns):       { 0.000 2.050 }
Period(ns):         4.100
Sources:            { axis_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            2.155         4.100       1.945                axis_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/FSM_sequential_curr_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/FSM_sequential_curr_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/FSM_sequential_curr_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/FSM_sequential_curr_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/FSM_sequential_curr_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         4.100       3.100                d1/datalast_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/datarst_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/datatail_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         4.100       3.100                d1/datavalid_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.050       1.550                d1/FSM_sequential_curr_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            76 Endpoints
Min Delay            76 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[11]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[13]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[15]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[17]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[19]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[19]
                                                                      r  tap_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[19]
                                                                      r  tap_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[1]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[1]
                                                                      r  tap_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[1]
                                                                      r  tap_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[21]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[21]
                                                                      r  tap_Di_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[21]
                                                                      r  tap_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[23]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[23]
                                                                      r  tap_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[23]
                                                                      r  tap_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[25]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[25]
                                                                      r  tap_Di_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[25]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[25]
                                                                      r  tap_Di[25] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 awvalid
                            (input port)
  Destination:            tap_Di[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.356ns  (logic 3.756ns (70.135%)  route 1.599ns (29.865%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  awvalid (IN)
                         net (fo=0)                   0.000     0.000    awvalid
                                                                      r  awvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  awvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.800     1.771    t1/awvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[27]_inst_i_1/I2
                         LUT4 (Prop_lut4_I2_O)        0.150     1.921 r  t1/tap_Di_OBUF[27]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     2.721    tap_Di_OBUF[27]
                                                                      r  tap_Di_OBUF[27]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     5.356 r  tap_Di_OBUF[27]_inst/O
                         net (fo=0)                   0.000     5.356    tap_Di[27]
                                                                      r  tap_Di[27] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rready
                            (input port)
  Destination:            rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  rready (IN)
                         net (fo=0)                   0.000     0.000    rready
                                                                      r  rready_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  rready_IBUF_inst/O
                         net (fo=34, unplaced)        0.337     0.538    t1/rready_IBUF
                                                                      r  t1/rvalid_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/rvalid_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    rvalid_OBUF
                                                                      r  rvalid_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     2.069    rvalid
                                                                      r  rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[11]
                                                                      r  tap_Di_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[11]
                                                                      r  tap_Di[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[13]
                                                                      r  tap_Di_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[13]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[13]
                                                                      r  tap_Di[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[15]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[15]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[15]
                                                                      r  tap_Di_OBUF[15]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[15]
                                                                      r  tap_Di[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[17]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[17]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[17]
                                                                      r  tap_Di_OBUF[17]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[17]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[17]
                                                                      r  tap_Di[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[19]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[19]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[19]
                                                                      r  tap_Di_OBUF[19]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[19]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[19]
                                                                      r  tap_Di[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[1]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[1]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[1]
                                                                      r  tap_Di_OBUF[1]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[1]
                                                                      r  tap_Di[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[21]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[21]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[21]
                                                                      r  tap_Di_OBUF[21]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[21]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[21]
                                                                      r  tap_Di[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[23]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[23]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[23]
                                                                      r  tap_Di_OBUF[23]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[23]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[23]
                                                                      r  tap_Di[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wvalid
                            (input port)
  Destination:            tap_Di[25]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.069ns  (logic 1.395ns (67.413%)  route 0.674ns (32.587%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wvalid (IN)
                         net (fo=0)                   0.000     0.000    wvalid
                                                                      r  wvalid_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wvalid_IBUF_inst/O
                         net (fo=39, unplaced)        0.337     0.538    t1/wvalid_IBUF
                                                                      r  t1/tap_Di_OBUF[25]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.043     0.581 r  t1/tap_Di_OBUF[25]_inst_i_1/O
                         net (fo=1, unplaced)         0.337     0.918    tap_Di_OBUF[25]
                                                                      r  tap_Di_OBUF[25]_inst/I
                         OBUF (Prop_obuf_I_O)         1.151     2.069 r  tap_Di_OBUF[25]_inst/O
                         net (fo=0)                   0.000     2.069    tap_Di[25]
                                                                      r  tap_Di[25] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  axis_clk
  To Clock:  

Max Delay           156 Endpoints
Min Delay           156 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/tapramaddrin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            tap_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 3.407ns (65.881%)  route 1.765ns (34.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/tapramaddrin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/tapramaddrin_reg[2]/Q
                         net (fo=1, unplaced)         0.965     3.899    d1/tapramaddrin[2]
                                                                      r  d1/tap_A_OBUF[2]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  d1/tap_A_OBUF[2]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.994    tap_A_OBUF[2]
                                                                      r  tap_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.629 r  tap_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.629    tap_A[2]
                                                                      r  tap_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/tapramaddrin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            tap_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 3.407ns (65.881%)  route 1.765ns (34.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/tapramaddrin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/tapramaddrin_reg[3]/Q
                         net (fo=1, unplaced)         0.965     3.899    d1/tapramaddrin[3]
                                                                      r  d1/tap_A_OBUF[3]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  d1/tap_A_OBUF[3]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.994    tap_A_OBUF[3]
                                                                      r  tap_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.629 r  tap_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.629    tap_A[3]
                                                                      r  tap_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/tapramaddrin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            tap_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 3.407ns (65.881%)  route 1.765ns (34.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/tapramaddrin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/tapramaddrin_reg[4]/Q
                         net (fo=1, unplaced)         0.965     3.899    d1/tapramaddrin[4]
                                                                      r  d1/tap_A_OBUF[4]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  d1/tap_A_OBUF[4]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.994    tap_A_OBUF[4]
                                                                      r  tap_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.629 r  tap_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.629    tap_A[4]
                                                                      r  tap_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/tapramaddrin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            tap_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.172ns  (logic 3.407ns (65.881%)  route 1.765ns (34.119%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/tapramaddrin_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  d1/tapramaddrin_reg[5]/Q
                         net (fo=1, unplaced)         0.965     3.899    d1/tapramaddrin[5]
                                                                      r  d1/tap_A_OBUF[5]_inst_i_1/I0
                         LUT6 (Prop_lut6_I0_O)        0.295     4.194 r  d1/tap_A_OBUF[5]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.994    tap_A_OBUF[5]
                                                                      r  tap_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.629 r  tap_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.629    tap_A[5]
                                                                      r  tap_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            tap_EN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.053ns  (logic 3.431ns (67.907%)  route 1.622ns (32.093%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/tap_EN_OBUF_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.319     4.075 r  t1/tap_EN_OBUF_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.875    tap_EN_OBUF
                                                                      r  tap_EN_OBUF_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.510 r  tap_EN_OBUF_inst/O
                         net (fo=0)                   0.000     7.510    tap_EN
                                                                      r  tap_EN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.407ns (67.754%)  route 1.622ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/rdata_OBUF[0]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.051 r  t1/rdata_OBUF[0]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.851    rdata_OBUF[0]
                                                                      r  rdata_OBUF[0]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.486 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.486    rdata[0]
                                                                      r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            rdata[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.407ns (67.754%)  route 1.622ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/rdata_OBUF[10]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.051 r  t1/rdata_OBUF[10]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.851    rdata_OBUF[10]
                                                                      r  rdata_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.486 r  rdata_OBUF[10]_inst/O
                         net (fo=0)                   0.000     7.486    rdata[10]
                                                                      r  rdata[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            rdata[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.407ns (67.754%)  route 1.622ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/rdata_OBUF[11]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.051 r  t1/rdata_OBUF[11]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.851    rdata_OBUF[11]
                                                                      r  rdata_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.486 r  rdata_OBUF[11]_inst/O
                         net (fo=0)                   0.000     7.486    rdata[11]
                                                                      r  rdata[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            rdata[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.407ns (67.754%)  route 1.622ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/rdata_OBUF[12]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.051 r  t1/rdata_OBUF[12]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.851    rdata_OBUF[12]
                                                                      r  rdata_OBUF[12]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.486 r  rdata_OBUF[12]_inst/O
                         net (fo=0)                   0.000     7.486    rdata[12]
                                                                      r  rdata[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t1/checkfinish_reg/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            rdata[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.029ns  (logic 3.407ns (67.754%)  route 1.622ns (32.246%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.800     1.771    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.101     1.872 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.584     2.456    t1/axis_clk_IBUF_BUFG
                         FDCE                                         r  t1/checkfinish_reg/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.478     2.934 r  t1/checkfinish_reg/Q
                         net (fo=47, unplaced)        0.822     3.756    t1/tap_finish
                                                                      r  t1/rdata_OBUF[13]_inst_i_1/I1
                         LUT4 (Prop_lut4_I1_O)        0.295     4.051 r  t1/rdata_OBUF[13]_inst_i_1/O
                         net (fo=1, unplaced)         0.800     4.851    rdata_OBUF[13]
                                                                      r  rdata_OBUF[13]_inst/I
                         OBUF (Prop_obuf_I_O)         2.634     7.486 r  rdata_OBUF[13]_inst/O
                         net (fo=0)                   0.000     7.486    rdata[13]
                                                                      r  rdata[13] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 d1/ramaddrin_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[10]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[10]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[10]
                                                                      r  data_A_OBUF[10]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[10]
                                                                      r  data_A[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[11]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[11]
                                                                      r  data_A_OBUF[11]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[11]
                                                                      r  data_A[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[2]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[2]
                                                                      r  data_A_OBUF[2]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[2]
                                                                      r  data_A[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[3]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[3]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[3]
                                                                      r  data_A_OBUF[3]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[3]
                                                                      r  data_A[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[4]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[4]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[4]
                                                                      r  data_A_OBUF[4]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[4]
                                                                      r  data_A[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[5]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[5]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[5]
                                                                      r  data_A_OBUF[5]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[5]
                                                                      r  data_A[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[6]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[6]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[6]
                                                                      r  data_A_OBUF[6]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[6]
                                                                      r  data_A[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[7]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[7]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[7]
                                                                      r  data_A_OBUF[7]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[7]
                                                                      r  data_A[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[8]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[8]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[8]
                                                                      r  data_A_OBUF[8]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[8]
                                                                      r  data_A[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 d1/ramaddrin_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Destination:            data_A[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.689ns  (logic 1.352ns (80.046%)  route 0.337ns (19.954%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.337     0.538    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.026     0.564 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.114     0.678    d1/axis_clk_IBUF_BUFG
                         FDCE                                         r  d1/ramaddrin_reg[9]/C
  -------------------------------------------------------------------    -------------------
                         FDCE (Prop_fdce_C_Q)         0.147     0.825 r  d1/ramaddrin_reg[9]/Q
                         net (fo=1, unplaced)         0.337     1.162    data_A_OBUF[9]
                                                                      r  data_A_OBUF[9]_inst/I
                         OBUF (Prop_obuf_I_O)         1.205     2.367 r  data_A_OBUF[9]_inst/O
                         net (fo=0)                   0.000     2.367    data_A[9]
                                                                      r  data_A[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  axis_clk

Max Delay           308 Endpoints
Min Delay           308 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.943ns  (logic 8.651ns (79.051%)  route 2.292ns (20.949%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.943 r  o1/outputdata0_inferred__1/i__carry__6/O[1]
                         net (fo=1, unplaced)         0.000    10.943    o1/p_0_in[29]
                         FDRE                                         r  o1/outputdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[29]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.937ns  (logic 8.645ns (79.040%)  route 2.292ns (20.960%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.937 r  o1/outputdata0_inferred__1/i__carry__6/O[3]
                         net (fo=1, unplaced)         0.000    10.937    o1/p_0_in[31]
                         FDRE                                         r  o1/outputdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[31]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.862ns  (logic 8.570ns (78.895%)  route 2.292ns (21.105%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.862 r  o1/outputdata0_inferred__1/i__carry__6/O[2]
                         net (fo=1, unplaced)         0.000    10.862    o1/p_0_in[30]
                         FDRE                                         r  o1/outputdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[30]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.838ns  (logic 8.546ns (78.848%)  route 2.292ns (21.152%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.963 r  o1/outputdata1_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     8.963    o1/outputdata1_carry__0_n_0
                                                                      r  o1/outputdata1_carry__1/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.294 r  o1/outputdata1_carry__1/O[3]
                         net (fo=2, unplaced)         0.629     9.923    o1/outputdata1_carry__1_n_4
                                                                      r  o1/i__carry__5_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.230 r  o1/i__carry__5_i_1/O
                         net (fo=1, unplaced)         0.000    10.230    o1/i__carry__5_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.606 r  o1/outputdata0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, unplaced)         0.000    10.606    o1/outputdata0_inferred__1/i__carry__5_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__6/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.838 r  o1/outputdata0_inferred__1/i__carry__6/O[0]
                         net (fo=1, unplaced)         0.000    10.838    o1/p_0_in[28]
                         FDRE                                         r  o1/outputdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[28]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.826ns  (logic 8.534ns (78.825%)  route 2.292ns (21.175%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.826 r  o1/outputdata0_inferred__1/i__carry__5/O[1]
                         net (fo=1, unplaced)         0.000    10.826    o1/p_0_in[25]
                         FDRE                                         r  o1/outputdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[25]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.820ns  (logic 8.528ns (78.813%)  route 2.292ns (21.187%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.820 r  o1/outputdata0_inferred__1/i__carry__5/O[3]
                         net (fo=1, unplaced)         0.000    10.820    o1/p_0_in[27]
                         FDRE                                         r  o1/outputdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[27]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.745ns  (logic 8.453ns (78.665%)  route 2.292ns (21.335%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    10.745 r  o1/outputdata0_inferred__1/i__carry__5/O[2]
                         net (fo=1, unplaced)         0.000    10.745    o1/p_0_in[26]
                         FDRE                                         r  o1/outputdata_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[26]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.721ns  (logic 8.429ns (78.618%)  route 2.292ns (21.382%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.837 r  o1/outputdata1_carry/CO[3]
                         net (fo=1, unplaced)         0.009     8.846    o1/outputdata1_carry_n_0
                                                                      r  o1/outputdata1_carry__0/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.177 r  o1/outputdata1_carry__0/O[3]
                         net (fo=2, unplaced)         0.629     9.806    o1/outputdata1_carry__0_n_4
                                                                      r  o1/i__carry__4_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307    10.113 r  o1/i__carry__4_i_1/O
                         net (fo=1, unplaced)         0.000    10.113    o1/i__carry__4_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.489 r  o1/outputdata0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, unplaced)         0.000    10.489    o1/outputdata0_inferred__1/i__carry__4_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__5/CI
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    10.721 r  o1/outputdata0_inferred__1/i__carry__5/O[0]
                         net (fo=1, unplaced)         0.000    10.721    o1/p_0_in[24]
                         FDRE                                         r  o1/outputdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[24]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.596ns  (logic 8.313ns (78.450%)  route 2.283ns (21.550%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    o1/outputdata1_carry_n_4
                                                                      r  o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    o1/i__carry__3_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  o1/outputdata0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    o1/outputdata0_inferred__1/i__carry__3_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    10.596 r  o1/outputdata0_inferred__1/i__carry__4/O[1]
                         net (fo=1, unplaced)         0.000    10.596    o1/p_0_in[21]
                         FDRE                                         r  o1/outputdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[21]/C

Slack:                    inf
  Source:                 tap_Do[16]
                            (input port)
  Destination:            o1/outputdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.590ns  (logic 8.307ns (78.438%)  route 2.283ns (21.562%))
  Logic Levels:           8  (CARRY4=3 DSP48E1=2 IBUF=1 LUT2=2)
  Clock Path Skew:        2.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.128ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  tap_Do[16] (IN)
                         net (fo=0)                   0.000     0.000    tap_Do[16]
                                                                      r  tap_Do_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.972     0.972 r  tap_Do_IBUF[16]_inst/O
                         net (fo=3, unplaced)         0.800     1.771    o1/tap_Do_IBUF[16]
                                                                      r  o1/outputdata1__0/A[16]
                         DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     5.807 r  o1/outputdata1__0/PCOUT[47]
                         net (fo=1, unplaced)         0.055     5.862    o1/outputdata1__0_n_106
                                                                      r  o1/outputdata1__1/PCIN[47]
                         DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     7.380 r  o1/outputdata1__1/P[0]
                         net (fo=2, unplaced)         0.800     8.180    o1/outputdata1__1_n_105
                                                                      r  o1/outputdata1_carry_i_3/I0
                         LUT2 (Prop_lut2_I0_O)        0.124     8.304 r  o1/outputdata1_carry_i_3/O
                         net (fo=1, unplaced)         0.000     8.304    o1/outputdata1_carry_i_3_n_0
                                                                      r  o1/outputdata1_carry/S[1]
                         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     8.947 r  o1/outputdata1_carry/O[3]
                         net (fo=2, unplaced)         0.629     9.576    o1/outputdata1_carry_n_4
                                                                      r  o1/i__carry__3_i_1/I0
                         LUT2 (Prop_lut2_I0_O)        0.307     9.883 r  o1/i__carry__3_i_1/O
                         net (fo=1, unplaced)         0.000     9.883    o1/i__carry__3_i_1_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__3/S[3]
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    10.259 r  o1/outputdata0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, unplaced)         0.000    10.259    o1/outputdata0_inferred__1/i__carry__3_n_0
                                                                      r  o1/outputdata0_inferred__1/i__carry__4/CI
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.590 r  o1/outputdata0_inferred__1/i__carry__4/O[3]
                         net (fo=1, unplaced)         0.000    10.590    o1/p_0_in[23]
                         FDRE                                         r  o1/outputdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.838     0.838 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.760     1.598    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.091     1.689 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.439     2.128    o1/axis_clk_IBUF_BUFG
                         FDRE                                         r  o1/outputdata_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 wdata[0]
                            (input port)
  Destination:            t1/mem_reg[0]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    wdata[0]
                                                                      r  wdata_IBUF[0]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[0]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[0]
                         FDRE                                         r  t1/mem_reg[0]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[0]__0/C

Slack:                    inf
  Source:                 wdata[10]
                            (input port)
  Destination:            t1/mem_reg[10]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[10] (IN)
                         net (fo=0)                   0.000     0.000    wdata[10]
                                                                      r  wdata_IBUF[10]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[10]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[10]
                         FDRE                                         r  t1/mem_reg[10]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[10]__0/C

Slack:                    inf
  Source:                 wdata[11]
                            (input port)
  Destination:            t1/mem_reg[11]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    wdata[11]
                                                                      r  wdata_IBUF[11]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[11]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[11]
                         FDRE                                         r  t1/mem_reg[11]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[11]__0/C

Slack:                    inf
  Source:                 wdata[12]
                            (input port)
  Destination:            t1/mem_reg[12]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[12] (IN)
                         net (fo=0)                   0.000     0.000    wdata[12]
                                                                      r  wdata_IBUF[12]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[12]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[12]
                         FDRE                                         r  t1/mem_reg[12]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[12]__0/C

Slack:                    inf
  Source:                 wdata[13]
                            (input port)
  Destination:            t1/mem_reg[13]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[13] (IN)
                         net (fo=0)                   0.000     0.000    wdata[13]
                                                                      r  wdata_IBUF[13]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[13]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[13]
                         FDRE                                         r  t1/mem_reg[13]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[13]__0/C

Slack:                    inf
  Source:                 wdata[14]
                            (input port)
  Destination:            t1/mem_reg[14]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[14] (IN)
                         net (fo=0)                   0.000     0.000    wdata[14]
                                                                      r  wdata_IBUF[14]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[14]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[14]
                         FDRE                                         r  t1/mem_reg[14]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[14]__0/C

Slack:                    inf
  Source:                 wdata[15]
                            (input port)
  Destination:            t1/mem_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[15] (IN)
                         net (fo=0)                   0.000     0.000    wdata[15]
                                                                      r  wdata_IBUF[15]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[15]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[15]
                         FDRE                                         r  t1/mem_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[15]__0/C

Slack:                    inf
  Source:                 wdata[16]
                            (input port)
  Destination:            t1/mem_reg[16]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[16] (IN)
                         net (fo=0)                   0.000     0.000    wdata[16]
                                                                      r  wdata_IBUF[16]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[16]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[16]
                         FDRE                                         r  t1/mem_reg[16]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[16]__0/C

Slack:                    inf
  Source:                 wdata[17]
                            (input port)
  Destination:            t1/mem_reg[17]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[17] (IN)
                         net (fo=0)                   0.000     0.000    wdata[17]
                                                                      r  wdata_IBUF[17]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[17]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[17]
                         FDRE                                         r  t1/mem_reg[17]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[17]__0/C

Slack:                    inf
  Source:                 wdata[18]
                            (input port)
  Destination:            t1/mem_reg[18]__0/D
                            (rising edge-triggered cell FDRE clocked by axis_clk  {rise@0.000ns fall@2.050ns period=4.100ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.538ns  (logic 0.200ns (37.290%)  route 0.337ns (62.710%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  wdata[18] (IN)
                         net (fo=0)                   0.000     0.000    wdata[18]
                                                                      r  wdata_IBUF[18]_inst/I
                         IBUF (Prop_ibuf_I_O)         0.200     0.200 r  wdata_IBUF[18]_inst/O
                         net (fo=2, unplaced)         0.337     0.538    t1/D[18]
                         FDRE                                         r  t1/mem_reg[18]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock axis_clk rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  axis_clk (IN)
                         net (fo=0)                   0.000     0.000    axis_clk
                                                                      r  axis_clk_IBUF_inst/I
                         IBUF (Prop_ibuf_I_O)         0.389     0.389 r  axis_clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.355     0.744    axis_clk_IBUF
                                                                      r  axis_clk_IBUF_BUFG_inst/I
                         BUFG (Prop_bufg_I_O)         0.029     0.773 r  axis_clk_IBUF_BUFG_inst/O
                         net (fo=174, unplaced)       0.259     1.032    t1/axis_clk_IBUF_BUFG
                         FDRE                                         r  t1/mem_reg[18]__0/C





