
FreeRTOS_EXP_19_1_TaskHook_Function.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006be4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000530  08006d74  08006d74  00016d74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080072a4  080072a4  000172a4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080072a8  080072a8  000172a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         000000ac  20000000  080072ac  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 0X10000000+MEM3_MAX_SIZE 00001000  200000ac  08007358  000200ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00010000  10000000  08008358  00030000  2**5
                  CONTENTS, ALLOC, LOAD, DATA
  8 .bss          00015a00  200010b0  200010b0  000410b0  2**3
                  ALLOC
  9 ._user_heap_stack 00000400  20016ab0  20016ab0  000410b0  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00040000  2**0
                  CONTENTS, READONLY
 11 .debug_line   00007af9  00000000  00000000  00040030  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_info   00016a05  00000000  00000000  00047b29  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003538  00000000  00000000  0005e52e  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001188  00000000  00000000  00061a68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000fd0  00000000  00000000  00062bf0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00005a0a  00000000  00000000  00063bc0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007c  00000000  00000000  000695ca  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00004fb4  00000000  00000000  00069648  2**2
                  CONTENTS, READONLY, DEBUGGING
 19 .stab         0000009c  00000000  00000000  0006e5fc  2**2
                  CONTENTS, READONLY, DEBUGGING
 20 .stabstr      0000014d  00000000  00000000  0006e698  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200010b0 	.word	0x200010b0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08006d5c 	.word	0x08006d5c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200010b4 	.word	0x200010b4
 80001cc:	08006d5c 	.word	0x08006d5c

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <Reset_Handler>:
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000290:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000292:	e003      	b.n	800029c <LoopCopyDataInit>

08000294 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000294:	4b0b      	ldr	r3, [pc, #44]	; (80002c4 <LoopFillZerobss+0x14>)
  ldr  r3, [r3, r1]
 8000296:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000298:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800029a:	3104      	adds	r1, #4

0800029c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800029c:	480a      	ldr	r0, [pc, #40]	; (80002c8 <LoopFillZerobss+0x18>)
  ldr  r3, =_edata
 800029e:	4b0b      	ldr	r3, [pc, #44]	; (80002cc <LoopFillZerobss+0x1c>)
  adds  r2, r0, r1
 80002a0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80002a2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80002a4:	d3f6      	bcc.n	8000294 <CopyDataInit>
  ldr  r2, =_sbss
 80002a6:	4a0a      	ldr	r2, [pc, #40]	; (80002d0 <LoopFillZerobss+0x20>)
  b  LoopFillZerobss
 80002a8:	e002      	b.n	80002b0 <LoopFillZerobss>

080002aa <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80002aa:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80002ac:	f842 3b04 	str.w	r3, [r2], #4

080002b0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80002b0:	4b08      	ldr	r3, [pc, #32]	; (80002d4 <LoopFillZerobss+0x24>)
  cmp  r2, r3
 80002b2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80002b4:	d3f9      	bcc.n	80002aa <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80002b6:	f005 fcc5 	bl	8005c44 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80002ba:	f005 fd75 	bl	8005da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80002be:	f005 fbab 	bl	8005a18 <main>
  bx  lr    
 80002c2:	4770      	bx	lr
  ldr  r3, =_sidata
 80002c4:	080072ac 	.word	0x080072ac
  ldr  r0, =_sdata
 80002c8:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80002cc:	200000ac 	.word	0x200000ac
  ldr  r2, =_sbss
 80002d0:	200010b0 	.word	0x200010b0
  ldr  r3, = _ebss
 80002d4:	20016ab0 	.word	0x20016ab0

080002d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80002d8:	e7fe      	b.n	80002d8 <ADC_IRQHandler>
	...

080002dc <NVIC_PriorityGroupConfig>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void NVIC_PriorityGroupConfig(uint32_t NVIC_PriorityGroup)
{
 80002dc:	b480      	push	{r7}
 80002de:	b083      	sub	sp, #12
 80002e0:	af00      	add	r7, sp, #0
 80002e2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(NVIC_PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to NVIC_PriorityGroup value */
  SCB->AIRCR = AIRCR_VECTKEY_MASK | NVIC_PriorityGroup;
 80002e4:	4a06      	ldr	r2, [pc, #24]	; (8000300 <NVIC_PriorityGroupConfig+0x24>)
 80002e6:	687b      	ldr	r3, [r7, #4]
 80002e8:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ec:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80002f0:	60d3      	str	r3, [r2, #12]
}
 80002f2:	bf00      	nop
 80002f4:	370c      	adds	r7, #12
 80002f6:	46bd      	mov	sp, r7
 80002f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002fc:	4770      	bx	lr
 80002fe:	bf00      	nop
 8000300:	e000ed00 	.word	0xe000ed00

08000304 <NVIC_Init>:
  * @param  NVIC_InitStruct: pointer to a NVIC_InitTypeDef structure that contains
  *         the configuration information for the specified NVIC peripheral.
  * @retval None
  */
void NVIC_Init(NVIC_InitTypeDef* NVIC_InitStruct)
{
 8000304:	b480      	push	{r7}
 8000306:	b085      	sub	sp, #20
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  uint8_t tmppriority = 0x00, tmppre = 0x00, tmpsub = 0x0F;
 800030c:	2300      	movs	r3, #0
 800030e:	73fb      	strb	r3, [r7, #15]
 8000310:	2300      	movs	r3, #0
 8000312:	73bb      	strb	r3, [r7, #14]
 8000314:	230f      	movs	r3, #15
 8000316:	737b      	strb	r3, [r7, #13]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(NVIC_InitStruct->NVIC_IRQChannelCmd));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority));  
  assert_param(IS_NVIC_SUB_PRIORITY(NVIC_InitStruct->NVIC_IRQChannelSubPriority));
    
  if (NVIC_InitStruct->NVIC_IRQChannelCmd != DISABLE)
 8000318:	687b      	ldr	r3, [r7, #4]
 800031a:	78db      	ldrb	r3, [r3, #3]
 800031c:	2b00      	cmp	r3, #0
 800031e:	d039      	beq.n	8000394 <NVIC_Init+0x90>
  {
    /* Compute the Corresponding IRQ Priority --------------------------------*/    
    tmppriority = (0x700 - ((SCB->AIRCR) & (uint32_t)0x700))>> 0x08;
 8000320:	4b27      	ldr	r3, [pc, #156]	; (80003c0 <NVIC_Init+0xbc>)
 8000322:	68db      	ldr	r3, [r3, #12]
 8000324:	43db      	mvns	r3, r3
 8000326:	0a1b      	lsrs	r3, r3, #8
 8000328:	b2db      	uxtb	r3, r3
 800032a:	f003 0307 	and.w	r3, r3, #7
 800032e:	73fb      	strb	r3, [r7, #15]
    tmppre = (0x4 - tmppriority);
 8000330:	7bfb      	ldrb	r3, [r7, #15]
 8000332:	f1c3 0304 	rsb	r3, r3, #4
 8000336:	73bb      	strb	r3, [r7, #14]
    tmpsub = tmpsub >> tmppriority;
 8000338:	7b7a      	ldrb	r2, [r7, #13]
 800033a:	7bfb      	ldrb	r3, [r7, #15]
 800033c:	fa42 f303 	asr.w	r3, r2, r3
 8000340:	737b      	strb	r3, [r7, #13]

    tmppriority = NVIC_InitStruct->NVIC_IRQChannelPreemptionPriority << tmppre;
 8000342:	687b      	ldr	r3, [r7, #4]
 8000344:	785b      	ldrb	r3, [r3, #1]
 8000346:	461a      	mov	r2, r3
 8000348:	7bbb      	ldrb	r3, [r7, #14]
 800034a:	fa02 f303 	lsl.w	r3, r2, r3
 800034e:	73fb      	strb	r3, [r7, #15]
    tmppriority |=  (uint8_t)(NVIC_InitStruct->NVIC_IRQChannelSubPriority & tmpsub);
 8000350:	687b      	ldr	r3, [r7, #4]
 8000352:	789a      	ldrb	r2, [r3, #2]
 8000354:	7b7b      	ldrb	r3, [r7, #13]
 8000356:	4013      	ands	r3, r2
 8000358:	b2da      	uxtb	r2, r3
 800035a:	7bfb      	ldrb	r3, [r7, #15]
 800035c:	4313      	orrs	r3, r2
 800035e:	73fb      	strb	r3, [r7, #15]
        
    tmppriority = tmppriority << 0x04;
 8000360:	7bfb      	ldrb	r3, [r7, #15]
 8000362:	011b      	lsls	r3, r3, #4
 8000364:	73fb      	strb	r3, [r7, #15]
        
    NVIC->IP[NVIC_InitStruct->NVIC_IRQChannel] = tmppriority;
 8000366:	4a17      	ldr	r2, [pc, #92]	; (80003c4 <NVIC_Init+0xc0>)
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	781b      	ldrb	r3, [r3, #0]
 800036c:	4413      	add	r3, r2
 800036e:	7bfa      	ldrb	r2, [r7, #15]
 8000370:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
    
    /* Enable the Selected IRQ Channels --------------------------------------*/
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000374:	4a13      	ldr	r2, [pc, #76]	; (80003c4 <NVIC_Init+0xc0>)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	781b      	ldrb	r3, [r3, #0]
 800037a:	095b      	lsrs	r3, r3, #5
 800037c:	b2db      	uxtb	r3, r3
 800037e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 8000380:	687b      	ldr	r3, [r7, #4]
 8000382:	781b      	ldrb	r3, [r3, #0]
 8000384:	f003 031f 	and.w	r3, r3, #31
 8000388:	2101      	movs	r1, #1
 800038a:	fa01 f303 	lsl.w	r3, r1, r3
    NVIC->ISER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 800038e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
  {
    /* Disable the Selected IRQ Channels -------------------------------------*/
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
  }
}
 8000392:	e00f      	b.n	80003b4 <NVIC_Init+0xb0>
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 8000394:	490b      	ldr	r1, [pc, #44]	; (80003c4 <NVIC_Init+0xc0>)
 8000396:	687b      	ldr	r3, [r7, #4]
 8000398:	781b      	ldrb	r3, [r3, #0]
 800039a:	095b      	lsrs	r3, r3, #5
 800039c:	b2db      	uxtb	r3, r3
 800039e:	4618      	mov	r0, r3
      (uint32_t)0x01 << (NVIC_InitStruct->NVIC_IRQChannel & (uint8_t)0x1F);
 80003a0:	687b      	ldr	r3, [r7, #4]
 80003a2:	781b      	ldrb	r3, [r3, #0]
 80003a4:	f003 031f 	and.w	r3, r3, #31
 80003a8:	2201      	movs	r2, #1
 80003aa:	409a      	lsls	r2, r3
    NVIC->ICER[NVIC_InitStruct->NVIC_IRQChannel >> 0x05] =
 80003ac:	f100 0320 	add.w	r3, r0, #32
 80003b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80003b4:	bf00      	nop
 80003b6:	3714      	adds	r7, #20
 80003b8:	46bd      	mov	sp, r7
 80003ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003be:	4770      	bx	lr
 80003c0:	e000ed00 	.word	0xe000ed00
 80003c4:	e000e100 	.word	0xe000e100

080003c8 <SysTick_CLKSourceConfig>:
  *     @arg SysTick_CLKSource_HCLK_Div8: AHB clock divided by 8 selected as SysTick clock source.
  *     @arg SysTick_CLKSource_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void SysTick_CLKSourceConfig(uint32_t SysTick_CLKSource)
{
 80003c8:	b480      	push	{r7}
 80003ca:	b083      	sub	sp, #12
 80003cc:	af00      	add	r7, sp, #0
 80003ce:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(SysTick_CLKSource));
  if (SysTick_CLKSource == SysTick_CLKSource_HCLK)
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	2b04      	cmp	r3, #4
 80003d4:	d106      	bne.n	80003e4 <SysTick_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SysTick_CLKSource_HCLK;
 80003d6:	4a09      	ldr	r2, [pc, #36]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003d8:	4b08      	ldr	r3, [pc, #32]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003da:	681b      	ldr	r3, [r3, #0]
 80003dc:	f043 0304 	orr.w	r3, r3, #4
 80003e0:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
  }
}
 80003e2:	e005      	b.n	80003f0 <SysTick_CLKSourceConfig+0x28>
    SysTick->CTRL &= SysTick_CLKSource_HCLK_Div8;
 80003e4:	4a05      	ldr	r2, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e6:	4b05      	ldr	r3, [pc, #20]	; (80003fc <SysTick_CLKSourceConfig+0x34>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	f023 0304 	bic.w	r3, r3, #4
 80003ee:	6013      	str	r3, [r2, #0]
}
 80003f0:	bf00      	nop
 80003f2:	370c      	adds	r7, #12
 80003f4:	46bd      	mov	sp, r7
 80003f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003fa:	4770      	bx	lr
 80003fc:	e000e010 	.word	0xe000e010

08000400 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..22)
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8000400:	b480      	push	{r7}
 8000402:	b083      	sub	sp, #12
 8000404:	af00      	add	r7, sp, #0
 8000406:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(EXTI_Line));
  
  EXTI->PR = EXTI_Line;
 8000408:	4a04      	ldr	r2, [pc, #16]	; (800041c <EXTI_ClearITPendingBit+0x1c>)
 800040a:	687b      	ldr	r3, [r7, #4]
 800040c:	6153      	str	r3, [r2, #20]
}
 800040e:	bf00      	nop
 8000410:	370c      	adds	r7, #12
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr
 800041a:	bf00      	nop
 800041c:	40013c00 	.word	0x40013c00

08000420 <GPIO_Init>:
  * @param  GPIO_InitStruct: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void GPIO_Init(GPIO_TypeDef* GPIOx, GPIO_InitTypeDef* GPIO_InitStruct)
{
 8000420:	b480      	push	{r7}
 8000422:	b087      	sub	sp, #28
 8000424:	af00      	add	r7, sp, #0
 8000426:	6078      	str	r0, [r7, #4]
 8000428:	6039      	str	r1, [r7, #0]
  uint32_t pinpos = 0x00, pos = 0x00 , currentpin = 0x00;
 800042a:	2300      	movs	r3, #0
 800042c:	617b      	str	r3, [r7, #20]
 800042e:	2300      	movs	r3, #0
 8000430:	613b      	str	r3, [r7, #16]
 8000432:	2300      	movs	r3, #0
 8000434:	60fb      	str	r3, [r7, #12]
  assert_param(IS_GPIO_MODE(GPIO_InitStruct->GPIO_Mode));
  assert_param(IS_GPIO_PUPD(GPIO_InitStruct->GPIO_PuPd));

  /* ------------------------- Configure the port pins ---------------- */
  /*-- GPIO Mode Configuration --*/
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000436:	2300      	movs	r3, #0
 8000438:	617b      	str	r3, [r7, #20]
 800043a:	e076      	b.n	800052a <GPIO_Init+0x10a>
  {
    pos = ((uint32_t)0x01) << pinpos;
 800043c:	2201      	movs	r2, #1
 800043e:	697b      	ldr	r3, [r7, #20]
 8000440:	fa02 f303 	lsl.w	r3, r2, r3
 8000444:	613b      	str	r3, [r7, #16]
    /* Get the port pins position */
    currentpin = (GPIO_InitStruct->GPIO_Pin) & pos;
 8000446:	683b      	ldr	r3, [r7, #0]
 8000448:	681a      	ldr	r2, [r3, #0]
 800044a:	693b      	ldr	r3, [r7, #16]
 800044c:	4013      	ands	r3, r2
 800044e:	60fb      	str	r3, [r7, #12]

    if (currentpin == pos)
 8000450:	68fa      	ldr	r2, [r7, #12]
 8000452:	693b      	ldr	r3, [r7, #16]
 8000454:	429a      	cmp	r2, r3
 8000456:	d165      	bne.n	8000524 <GPIO_Init+0x104>
    {
      GPIOx->MODER  &= ~(GPIO_MODER_MODER0 << (pinpos * 2));
 8000458:	687b      	ldr	r3, [r7, #4]
 800045a:	681a      	ldr	r2, [r3, #0]
 800045c:	697b      	ldr	r3, [r7, #20]
 800045e:	005b      	lsls	r3, r3, #1
 8000460:	2103      	movs	r1, #3
 8000462:	fa01 f303 	lsl.w	r3, r1, r3
 8000466:	43db      	mvns	r3, r3
 8000468:	401a      	ands	r2, r3
 800046a:	687b      	ldr	r3, [r7, #4]
 800046c:	601a      	str	r2, [r3, #0]
      GPIOx->MODER |= (((uint32_t)GPIO_InitStruct->GPIO_Mode) << (pinpos * 2));
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681a      	ldr	r2, [r3, #0]
 8000472:	683b      	ldr	r3, [r7, #0]
 8000474:	791b      	ldrb	r3, [r3, #4]
 8000476:	4619      	mov	r1, r3
 8000478:	697b      	ldr	r3, [r7, #20]
 800047a:	005b      	lsls	r3, r3, #1
 800047c:	fa01 f303 	lsl.w	r3, r1, r3
 8000480:	431a      	orrs	r2, r3
 8000482:	687b      	ldr	r3, [r7, #4]
 8000484:	601a      	str	r2, [r3, #0]

      if ((GPIO_InitStruct->GPIO_Mode == GPIO_Mode_OUT) || (GPIO_InitStruct->GPIO_Mode == GPIO_Mode_AF))
 8000486:	683b      	ldr	r3, [r7, #0]
 8000488:	791b      	ldrb	r3, [r3, #4]
 800048a:	2b01      	cmp	r3, #1
 800048c:	d003      	beq.n	8000496 <GPIO_Init+0x76>
 800048e:	683b      	ldr	r3, [r7, #0]
 8000490:	791b      	ldrb	r3, [r3, #4]
 8000492:	2b02      	cmp	r3, #2
 8000494:	d12e      	bne.n	80004f4 <GPIO_Init+0xd4>
      {
        /* Check Speed mode parameters */
        assert_param(IS_GPIO_SPEED(GPIO_InitStruct->GPIO_Speed));

        /* Speed mode configuration */
        GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (pinpos * 2));
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	689a      	ldr	r2, [r3, #8]
 800049a:	697b      	ldr	r3, [r7, #20]
 800049c:	005b      	lsls	r3, r3, #1
 800049e:	2103      	movs	r1, #3
 80004a0:	fa01 f303 	lsl.w	r3, r1, r3
 80004a4:	43db      	mvns	r3, r3
 80004a6:	401a      	ands	r2, r3
 80004a8:	687b      	ldr	r3, [r7, #4]
 80004aa:	609a      	str	r2, [r3, #8]
        GPIOx->OSPEEDR |= ((uint32_t)(GPIO_InitStruct->GPIO_Speed) << (pinpos * 2));
 80004ac:	687b      	ldr	r3, [r7, #4]
 80004ae:	689a      	ldr	r2, [r3, #8]
 80004b0:	683b      	ldr	r3, [r7, #0]
 80004b2:	795b      	ldrb	r3, [r3, #5]
 80004b4:	4619      	mov	r1, r3
 80004b6:	697b      	ldr	r3, [r7, #20]
 80004b8:	005b      	lsls	r3, r3, #1
 80004ba:	fa01 f303 	lsl.w	r3, r1, r3
 80004be:	431a      	orrs	r2, r3
 80004c0:	687b      	ldr	r3, [r7, #4]
 80004c2:	609a      	str	r2, [r3, #8]

        /* Check Output mode parameters */
        assert_param(IS_GPIO_OTYPE(GPIO_InitStruct->GPIO_OType));

        /* Output mode configuration*/
        GPIOx->OTYPER  &= ~((GPIO_OTYPER_OT_0) << ((uint16_t)pinpos)) ;
 80004c4:	687b      	ldr	r3, [r7, #4]
 80004c6:	685a      	ldr	r2, [r3, #4]
 80004c8:	697b      	ldr	r3, [r7, #20]
 80004ca:	b29b      	uxth	r3, r3
 80004cc:	4619      	mov	r1, r3
 80004ce:	2301      	movs	r3, #1
 80004d0:	408b      	lsls	r3, r1
 80004d2:	43db      	mvns	r3, r3
 80004d4:	401a      	ands	r2, r3
 80004d6:	687b      	ldr	r3, [r7, #4]
 80004d8:	605a      	str	r2, [r3, #4]
        GPIOx->OTYPER |= (uint16_t)(((uint16_t)GPIO_InitStruct->GPIO_OType) << ((uint16_t)pinpos));
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	685b      	ldr	r3, [r3, #4]
 80004de:	683a      	ldr	r2, [r7, #0]
 80004e0:	7992      	ldrb	r2, [r2, #6]
 80004e2:	4611      	mov	r1, r2
 80004e4:	697a      	ldr	r2, [r7, #20]
 80004e6:	b292      	uxth	r2, r2
 80004e8:	fa01 f202 	lsl.w	r2, r1, r2
 80004ec:	b292      	uxth	r2, r2
 80004ee:	431a      	orrs	r2, r3
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	605a      	str	r2, [r3, #4]
      }

      /* Pull-up Pull down resistor configuration*/
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << ((uint16_t)pinpos * 2));
 80004f4:	687b      	ldr	r3, [r7, #4]
 80004f6:	68da      	ldr	r2, [r3, #12]
 80004f8:	697b      	ldr	r3, [r7, #20]
 80004fa:	b29b      	uxth	r3, r3
 80004fc:	005b      	lsls	r3, r3, #1
 80004fe:	2103      	movs	r1, #3
 8000500:	fa01 f303 	lsl.w	r3, r1, r3
 8000504:	43db      	mvns	r3, r3
 8000506:	401a      	ands	r2, r3
 8000508:	687b      	ldr	r3, [r7, #4]
 800050a:	60da      	str	r2, [r3, #12]
      GPIOx->PUPDR |= (((uint32_t)GPIO_InitStruct->GPIO_PuPd) << (pinpos * 2));
 800050c:	687b      	ldr	r3, [r7, #4]
 800050e:	68da      	ldr	r2, [r3, #12]
 8000510:	683b      	ldr	r3, [r7, #0]
 8000512:	79db      	ldrb	r3, [r3, #7]
 8000514:	4619      	mov	r1, r3
 8000516:	697b      	ldr	r3, [r7, #20]
 8000518:	005b      	lsls	r3, r3, #1
 800051a:	fa01 f303 	lsl.w	r3, r1, r3
 800051e:	431a      	orrs	r2, r3
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	60da      	str	r2, [r3, #12]
  for (pinpos = 0x00; pinpos < 0x10; pinpos++)
 8000524:	697b      	ldr	r3, [r7, #20]
 8000526:	3301      	adds	r3, #1
 8000528:	617b      	str	r3, [r7, #20]
 800052a:	697b      	ldr	r3, [r7, #20]
 800052c:	2b0f      	cmp	r3, #15
 800052e:	d985      	bls.n	800043c <GPIO_Init+0x1c>
    }
  }
}
 8000530:	bf00      	nop
 8000532:	371c      	adds	r7, #28
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr

0800053c <GPIO_ReadInputDataBit>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
uint8_t GPIO_ReadInputDataBit(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800053c:	b480      	push	{r7}
 800053e:	b085      	sub	sp, #20
 8000540:	af00      	add	r7, sp, #0
 8000542:	6078      	str	r0, [r7, #4]
 8000544:	460b      	mov	r3, r1
 8000546:	807b      	strh	r3, [r7, #2]
  uint8_t bitstatus = 0x00;
 8000548:	2300      	movs	r3, #0
 800054a:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GET_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)Bit_RESET)
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	691a      	ldr	r2, [r3, #16]
 8000550:	887b      	ldrh	r3, [r7, #2]
 8000552:	4013      	ands	r3, r2
 8000554:	2b00      	cmp	r3, #0
 8000556:	d002      	beq.n	800055e <GPIO_ReadInputDataBit+0x22>
  {
    bitstatus = (uint8_t)Bit_SET;
 8000558:	2301      	movs	r3, #1
 800055a:	73fb      	strb	r3, [r7, #15]
 800055c:	e001      	b.n	8000562 <GPIO_ReadInputDataBit+0x26>
  }
  else
  {
    bitstatus = (uint8_t)Bit_RESET;
 800055e:	2300      	movs	r3, #0
 8000560:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8000562:	7bfb      	ldrb	r3, [r7, #15]
}
 8000564:	4618      	mov	r0, r3
 8000566:	3714      	adds	r7, #20
 8000568:	46bd      	mov	sp, r7
 800056a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056e:	4770      	bx	lr

08000570 <GPIO_SetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_SetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000570:	b480      	push	{r7}
 8000572:	b083      	sub	sp, #12
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
 8000578:	460b      	mov	r3, r1
 800057a:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRL = GPIO_Pin;
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	887a      	ldrh	r2, [r7, #2]
 8000580:	831a      	strh	r2, [r3, #24]
}
 8000582:	bf00      	nop
 8000584:	370c      	adds	r7, #12
 8000586:	46bd      	mov	sp, r7
 8000588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058c:	4770      	bx	lr

0800058e <GPIO_ResetBits>:
  * @param  GPIO_Pin: specifies the port bits to be written.
  *          This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void GPIO_ResetBits(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800058e:	b480      	push	{r7}
 8000590:	b083      	sub	sp, #12
 8000592:	af00      	add	r7, sp, #0
 8000594:	6078      	str	r0, [r7, #4]
 8000596:	460b      	mov	r3, r1
 8000598:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->BSRRH = GPIO_Pin;
 800059a:	687b      	ldr	r3, [r7, #4]
 800059c:	887a      	ldrh	r2, [r7, #2]
 800059e:	835a      	strh	r2, [r3, #26]
}
 80005a0:	bf00      	nop
 80005a2:	370c      	adds	r7, #12
 80005a4:	46bd      	mov	sp, r7
 80005a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005aa:	4770      	bx	lr

080005ac <GPIO_PinAFConfig>:
  *            @arg GPIO_AF_LTDC: Connect LTDC pins to AF14 for STM32F429xx/439xx devices. 
  *            @arg GPIO_AF_EVENTOUT: Connect EVENTOUT pins to AF15
  * @retval None
  */
void GPIO_PinAFConfig(GPIO_TypeDef* GPIOx, uint16_t GPIO_PinSource, uint8_t GPIO_AF)
{
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	6078      	str	r0, [r7, #4]
 80005b4:	460b      	mov	r3, r1
 80005b6:	807b      	strh	r3, [r7, #2]
 80005b8:	4613      	mov	r3, r2
 80005ba:	707b      	strb	r3, [r7, #1]
  uint32_t temp = 0x00;
 80005bc:	2300      	movs	r3, #0
 80005be:	60fb      	str	r3, [r7, #12]
  uint32_t temp_2 = 0x00;
 80005c0:	2300      	movs	r3, #0
 80005c2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_PERIPH(GPIOx));
  assert_param(IS_GPIO_PIN_SOURCE(GPIO_PinSource));
  assert_param(IS_GPIO_AF(GPIO_AF));
  
  temp = ((uint32_t)(GPIO_AF) << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005c4:	787a      	ldrb	r2, [r7, #1]
 80005c6:	887b      	ldrh	r3, [r7, #2]
 80005c8:	f003 0307 	and.w	r3, r3, #7
 80005cc:	009b      	lsls	r3, r3, #2
 80005ce:	fa02 f303 	lsl.w	r3, r2, r3
 80005d2:	60fb      	str	r3, [r7, #12]
  GPIOx->AFR[GPIO_PinSource >> 0x03] &= ~((uint32_t)0xF << ((uint32_t)((uint32_t)GPIO_PinSource & (uint32_t)0x07) * 4)) ;
 80005d4:	887b      	ldrh	r3, [r7, #2]
 80005d6:	08db      	lsrs	r3, r3, #3
 80005d8:	b29b      	uxth	r3, r3
 80005da:	4618      	mov	r0, r3
 80005dc:	887b      	ldrh	r3, [r7, #2]
 80005de:	08db      	lsrs	r3, r3, #3
 80005e0:	b29b      	uxth	r3, r3
 80005e2:	461a      	mov	r2, r3
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	3208      	adds	r2, #8
 80005e8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80005ec:	887b      	ldrh	r3, [r7, #2]
 80005ee:	f003 0307 	and.w	r3, r3, #7
 80005f2:	009b      	lsls	r3, r3, #2
 80005f4:	210f      	movs	r1, #15
 80005f6:	fa01 f303 	lsl.w	r3, r1, r3
 80005fa:	43db      	mvns	r3, r3
 80005fc:	ea02 0103 	and.w	r1, r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	f100 0208 	add.w	r2, r0, #8
 8000606:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  temp_2 = GPIOx->AFR[GPIO_PinSource >> 0x03] | temp;
 800060a:	887b      	ldrh	r3, [r7, #2]
 800060c:	08db      	lsrs	r3, r3, #3
 800060e:	b29b      	uxth	r3, r3
 8000610:	461a      	mov	r2, r3
 8000612:	687b      	ldr	r3, [r7, #4]
 8000614:	3208      	adds	r2, #8
 8000616:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800061a:	68fb      	ldr	r3, [r7, #12]
 800061c:	4313      	orrs	r3, r2
 800061e:	60bb      	str	r3, [r7, #8]
  GPIOx->AFR[GPIO_PinSource >> 0x03] = temp_2;
 8000620:	887b      	ldrh	r3, [r7, #2]
 8000622:	08db      	lsrs	r3, r3, #3
 8000624:	b29b      	uxth	r3, r3
 8000626:	461a      	mov	r2, r3
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	3208      	adds	r2, #8
 800062c:	68b9      	ldr	r1, [r7, #8]
 800062e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <RCC_GetClocksFreq>:
  *         configuration based on this function will be incorrect.
  *    
  * @retval None
  */
void RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks)
{
 8000640:	b480      	push	{r7}
 8000642:	b089      	sub	sp, #36	; 0x24
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0, presc = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 8000648:	2300      	movs	r3, #0
 800064a:	61bb      	str	r3, [r7, #24]
 800064c:	2300      	movs	r3, #0
 800064e:	617b      	str	r3, [r7, #20]
 8000650:	2300      	movs	r3, #0
 8000652:	61fb      	str	r3, [r7, #28]
 8000654:	2302      	movs	r3, #2
 8000656:	613b      	str	r3, [r7, #16]
 8000658:	2300      	movs	r3, #0
 800065a:	60fb      	str	r3, [r7, #12]
 800065c:	2302      	movs	r3, #2
 800065e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8000660:	4b47      	ldr	r3, [pc, #284]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000662:	689b      	ldr	r3, [r3, #8]
 8000664:	f003 030c 	and.w	r3, r3, #12
 8000668:	61bb      	str	r3, [r7, #24]

  switch (tmp)
 800066a:	69bb      	ldr	r3, [r7, #24]
 800066c:	2b04      	cmp	r3, #4
 800066e:	d007      	beq.n	8000680 <RCC_GetClocksFreq+0x40>
 8000670:	2b08      	cmp	r3, #8
 8000672:	d009      	beq.n	8000688 <RCC_GetClocksFreq+0x48>
 8000674:	2b00      	cmp	r3, #0
 8000676:	d13d      	bne.n	80006f4 <RCC_GetClocksFreq+0xb4>
  {
    case 0x00:  /* HSI used as system clock source */
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	4a42      	ldr	r2, [pc, #264]	; (8000784 <RCC_GetClocksFreq+0x144>)
 800067c:	601a      	str	r2, [r3, #0]
      break;
 800067e:	e03d      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x04:  /* HSE used as system clock  source */
      RCC_Clocks->SYSCLK_Frequency = HSE_VALUE;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	4a41      	ldr	r2, [pc, #260]	; (8000788 <RCC_GetClocksFreq+0x148>)
 8000684:	601a      	str	r2, [r3, #0]
      break;
 8000686:	e039      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    case 0x08:  /* PLL used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
         SYSCLK = PLL_VCO / PLLP
         */    
      pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 8000688:	4b3d      	ldr	r3, [pc, #244]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800068a:	685b      	ldr	r3, [r3, #4]
 800068c:	0d9b      	lsrs	r3, r3, #22
 800068e:	f003 0301 	and.w	r3, r3, #1
 8000692:	60fb      	str	r3, [r7, #12]
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000694:	4b3a      	ldr	r3, [pc, #232]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000696:	685b      	ldr	r3, [r3, #4]
 8000698:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800069c:	60bb      	str	r3, [r7, #8]
      
      if (pllsource != 0)
 800069e:	68fb      	ldr	r3, [r7, #12]
 80006a0:	2b00      	cmp	r3, #0
 80006a2:	d00c      	beq.n	80006be <RCC_GetClocksFreq+0x7e>
      {
        /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 80006a4:	4a38      	ldr	r2, [pc, #224]	; (8000788 <RCC_GetClocksFreq+0x148>)
 80006a6:	68bb      	ldr	r3, [r7, #8]
 80006a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80006ac:	4a34      	ldr	r2, [pc, #208]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006ae:	6852      	ldr	r2, [r2, #4]
 80006b0:	0992      	lsrs	r2, r2, #6
 80006b2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006b6:	fb02 f303 	mul.w	r3, r2, r3
 80006ba:	61fb      	str	r3, [r7, #28]
 80006bc:	e00b      	b.n	80006d6 <RCC_GetClocksFreq+0x96>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 80006be:	4a31      	ldr	r2, [pc, #196]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006c0:	68bb      	ldr	r3, [r7, #8]
 80006c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80006c6:	4a2e      	ldr	r2, [pc, #184]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006c8:	6852      	ldr	r2, [r2, #4]
 80006ca:	0992      	lsrs	r2, r2, #6
 80006cc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80006d0:	fb02 f303 	mul.w	r3, r2, r3
 80006d4:	61fb      	str	r3, [r7, #28]
      }

      pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 80006d6:	4b2a      	ldr	r3, [pc, #168]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006d8:	685b      	ldr	r3, [r3, #4]
 80006da:	0c1b      	lsrs	r3, r3, #16
 80006dc:	f003 0303 	and.w	r3, r3, #3
 80006e0:	3301      	adds	r3, #1
 80006e2:	005b      	lsls	r3, r3, #1
 80006e4:	613b      	str	r3, [r7, #16]
      RCC_Clocks->SYSCLK_Frequency = pllvco/pllp;
 80006e6:	69fa      	ldr	r2, [r7, #28]
 80006e8:	693b      	ldr	r3, [r7, #16]
 80006ea:	fbb2 f2f3 	udiv	r2, r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	601a      	str	r2, [r3, #0]
      break;
 80006f2:	e003      	b.n	80006fc <RCC_GetClocksFreq+0xbc>
    default:
      RCC_Clocks->SYSCLK_Frequency = HSI_VALUE;
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	4a23      	ldr	r2, [pc, #140]	; (8000784 <RCC_GetClocksFreq+0x144>)
 80006f8:	601a      	str	r2, [r3, #0]
      break;
 80006fa:	bf00      	nop
  }
  /* Compute HCLK, PCLK1 and PCLK2 clocks frequencies ------------------------*/

  /* Get HCLK prescaler */
  tmp = RCC->CFGR & RCC_CFGR_HPRE;
 80006fc:	4b20      	ldr	r3, [pc, #128]	; (8000780 <RCC_GetClocksFreq+0x140>)
 80006fe:	689b      	ldr	r3, [r3, #8]
 8000700:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000704:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 4;
 8000706:	69bb      	ldr	r3, [r7, #24]
 8000708:	091b      	lsrs	r3, r3, #4
 800070a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800070c:	4a1f      	ldr	r2, [pc, #124]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800070e:	69bb      	ldr	r3, [r7, #24]
 8000710:	4413      	add	r3, r2
 8000712:	781b      	ldrb	r3, [r3, #0]
 8000714:	b2db      	uxtb	r3, r3
 8000716:	617b      	str	r3, [r7, #20]
  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency = RCC_Clocks->SYSCLK_Frequency >> presc;
 8000718:	687b      	ldr	r3, [r7, #4]
 800071a:	681a      	ldr	r2, [r3, #0]
 800071c:	697b      	ldr	r3, [r7, #20]
 800071e:	40da      	lsrs	r2, r3
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	605a      	str	r2, [r3, #4]

  /* Get PCLK1 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE1;
 8000724:	4b16      	ldr	r3, [pc, #88]	; (8000780 <RCC_GetClocksFreq+0x140>)
 8000726:	689b      	ldr	r3, [r3, #8]
 8000728:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
 800072c:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 10;
 800072e:	69bb      	ldr	r3, [r7, #24]
 8000730:	0a9b      	lsrs	r3, r3, #10
 8000732:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 8000734:	4a15      	ldr	r2, [pc, #84]	; (800078c <RCC_GetClocksFreq+0x14c>)
 8000736:	69bb      	ldr	r3, [r7, #24]
 8000738:	4413      	add	r3, r2
 800073a:	781b      	ldrb	r3, [r3, #0]
 800073c:	b2db      	uxtb	r3, r3
 800073e:	617b      	str	r3, [r7, #20]
  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	685a      	ldr	r2, [r3, #4]
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	40da      	lsrs	r2, r3
 8000748:	687b      	ldr	r3, [r7, #4]
 800074a:	609a      	str	r2, [r3, #8]

  /* Get PCLK2 prescaler */
  tmp = RCC->CFGR & RCC_CFGR_PPRE2;
 800074c:	4b0c      	ldr	r3, [pc, #48]	; (8000780 <RCC_GetClocksFreq+0x140>)
 800074e:	689b      	ldr	r3, [r3, #8]
 8000750:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8000754:	61bb      	str	r3, [r7, #24]
  tmp = tmp >> 13;
 8000756:	69bb      	ldr	r3, [r7, #24]
 8000758:	0b5b      	lsrs	r3, r3, #13
 800075a:	61bb      	str	r3, [r7, #24]
  presc = APBAHBPrescTable[tmp];
 800075c:	4a0b      	ldr	r2, [pc, #44]	; (800078c <RCC_GetClocksFreq+0x14c>)
 800075e:	69bb      	ldr	r3, [r7, #24]
 8000760:	4413      	add	r3, r2
 8000762:	781b      	ldrb	r3, [r3, #0]
 8000764:	b2db      	uxtb	r3, r3
 8000766:	617b      	str	r3, [r7, #20]
  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency = RCC_Clocks->HCLK_Frequency >> presc;
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	685a      	ldr	r2, [r3, #4]
 800076c:	697b      	ldr	r3, [r7, #20]
 800076e:	40da      	lsrs	r2, r3
 8000770:	687b      	ldr	r3, [r7, #4]
 8000772:	60da      	str	r2, [r3, #12]
}
 8000774:	bf00      	nop
 8000776:	3724      	adds	r7, #36	; 0x24
 8000778:	46bd      	mov	sp, r7
 800077a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800077e:	4770      	bx	lr
 8000780:	40023800 	.word	0x40023800
 8000784:	00f42400 	.word	0x00f42400
 8000788:	007a1200 	.word	0x007a1200
 800078c:	20000000 	.word	0x20000000

08000790 <RCC_AHB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_AHB1PeriphClockCmd(uint32_t RCC_AHB1Periph, FunctionalState NewState)
{
 8000790:	b480      	push	{r7}
 8000792:	b083      	sub	sp, #12
 8000794:	af00      	add	r7, sp, #0
 8000796:	6078      	str	r0, [r7, #4]
 8000798:	460b      	mov	r3, r1
 800079a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_AHB1_CLOCK_PERIPH(RCC_AHB1Periph));

  assert_param(IS_FUNCTIONAL_STATE(NewState));
  if (NewState != DISABLE)
 800079c:	78fb      	ldrb	r3, [r7, #3]
 800079e:	2b00      	cmp	r3, #0
 80007a0:	d006      	beq.n	80007b0 <RCC_AHB1PeriphClockCmd+0x20>
  {
    RCC->AHB1ENR |= RCC_AHB1Periph;
 80007a2:	490a      	ldr	r1, [pc, #40]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a4:	4b09      	ldr	r3, [pc, #36]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	4313      	orrs	r3, r2
 80007ac:	630b      	str	r3, [r1, #48]	; 0x30
  }
  else
  {
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
  }
}
 80007ae:	e006      	b.n	80007be <RCC_AHB1PeriphClockCmd+0x2e>
    RCC->AHB1ENR &= ~RCC_AHB1Periph;
 80007b0:	4906      	ldr	r1, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b2:	4b06      	ldr	r3, [pc, #24]	; (80007cc <RCC_AHB1PeriphClockCmd+0x3c>)
 80007b4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80007b6:	687b      	ldr	r3, [r7, #4]
 80007b8:	43db      	mvns	r3, r3
 80007ba:	4013      	ands	r3, r2
 80007bc:	630b      	str	r3, [r1, #48]	; 0x30
}
 80007be:	bf00      	nop
 80007c0:	370c      	adds	r7, #12
 80007c2:	46bd      	mov	sp, r7
 80007c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c8:	4770      	bx	lr
 80007ca:	bf00      	nop
 80007cc:	40023800 	.word	0x40023800

080007d0 <RCC_APB1PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB1PeriphClockCmd(uint32_t RCC_APB1Periph, FunctionalState NewState)
{
 80007d0:	b480      	push	{r7}
 80007d2:	b083      	sub	sp, #12
 80007d4:	af00      	add	r7, sp, #0
 80007d6:	6078      	str	r0, [r7, #4]
 80007d8:	460b      	mov	r3, r1
 80007da:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB1_PERIPH(RCC_APB1Periph));  
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 80007dc:	78fb      	ldrb	r3, [r7, #3]
 80007de:	2b00      	cmp	r3, #0
 80007e0:	d006      	beq.n	80007f0 <RCC_APB1PeriphClockCmd+0x20>
  {
    RCC->APB1ENR |= RCC_APB1Periph;
 80007e2:	490a      	ldr	r1, [pc, #40]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e4:	4b09      	ldr	r3, [pc, #36]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007e6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	4313      	orrs	r3, r2
 80007ec:	640b      	str	r3, [r1, #64]	; 0x40
  }
  else
  {
    RCC->APB1ENR &= ~RCC_APB1Periph;
  }
}
 80007ee:	e006      	b.n	80007fe <RCC_APB1PeriphClockCmd+0x2e>
    RCC->APB1ENR &= ~RCC_APB1Periph;
 80007f0:	4906      	ldr	r1, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f2:	4b06      	ldr	r3, [pc, #24]	; (800080c <RCC_APB1PeriphClockCmd+0x3c>)
 80007f4:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80007f6:	687b      	ldr	r3, [r7, #4]
 80007f8:	43db      	mvns	r3, r3
 80007fa:	4013      	ands	r3, r2
 80007fc:	640b      	str	r3, [r1, #64]	; 0x40
}
 80007fe:	bf00      	nop
 8000800:	370c      	adds	r7, #12
 8000802:	46bd      	mov	sp, r7
 8000804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000808:	4770      	bx	lr
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800

08000810 <RCC_APB2PeriphClockCmd>:
  * @param  NewState: new state of the specified peripheral clock.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void RCC_APB2PeriphClockCmd(uint32_t RCC_APB2Periph, FunctionalState NewState)
{
 8000810:	b480      	push	{r7}
 8000812:	b083      	sub	sp, #12
 8000814:	af00      	add	r7, sp, #0
 8000816:	6078      	str	r0, [r7, #4]
 8000818:	460b      	mov	r3, r1
 800081a:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_RCC_APB2_PERIPH(RCC_APB2Periph));
  assert_param(IS_FUNCTIONAL_STATE(NewState));

  if (NewState != DISABLE)
 800081c:	78fb      	ldrb	r3, [r7, #3]
 800081e:	2b00      	cmp	r3, #0
 8000820:	d006      	beq.n	8000830 <RCC_APB2PeriphClockCmd+0x20>
  {
    RCC->APB2ENR |= RCC_APB2Periph;
 8000822:	490a      	ldr	r1, [pc, #40]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000824:	4b09      	ldr	r3, [pc, #36]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000826:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000828:	687b      	ldr	r3, [r7, #4]
 800082a:	4313      	orrs	r3, r2
 800082c:	644b      	str	r3, [r1, #68]	; 0x44
  }
  else
  {
    RCC->APB2ENR &= ~RCC_APB2Periph;
  }
}
 800082e:	e006      	b.n	800083e <RCC_APB2PeriphClockCmd+0x2e>
    RCC->APB2ENR &= ~RCC_APB2Periph;
 8000830:	4906      	ldr	r1, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000832:	4b06      	ldr	r3, [pc, #24]	; (800084c <RCC_APB2PeriphClockCmd+0x3c>)
 8000834:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	43db      	mvns	r3, r3
 800083a:	4013      	ands	r3, r2
 800083c:	644b      	str	r3, [r1, #68]	; 0x44
}
 800083e:	bf00      	nop
 8000840:	370c      	adds	r7, #12
 8000842:	46bd      	mov	sp, r7
 8000844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000848:	4770      	bx	lr
 800084a:	bf00      	nop
 800084c:	40023800 	.word	0x40023800

08000850 <TIM_TimeBaseInit>:
  * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef structure
  *         that contains the configuration information for the specified TIM peripheral.
  * @retval None
  */
void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
{
 8000850:	b480      	push	{r7}
 8000852:	b085      	sub	sp, #20
 8000854:	af00      	add	r7, sp, #0
 8000856:	6078      	str	r0, [r7, #4]
 8000858:	6039      	str	r1, [r7, #0]
  uint16_t tmpcr1 = 0;
 800085a:	2300      	movs	r3, #0
 800085c:	81fb      	strh	r3, [r7, #14]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
  assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));

  tmpcr1 = TIMx->CR1;  
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	881b      	ldrh	r3, [r3, #0]
 8000862:	81fb      	strh	r3, [r7, #14]

  if((TIMx == TIM1) || (TIMx == TIM8)||
 8000864:	687b      	ldr	r3, [r7, #4]
 8000866:	4a29      	ldr	r2, [pc, #164]	; (800090c <TIM_TimeBaseInit+0xbc>)
 8000868:	4293      	cmp	r3, r2
 800086a:	d013      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 800086c:	687b      	ldr	r3, [r7, #4]
 800086e:	4a28      	ldr	r2, [pc, #160]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 8000870:	4293      	cmp	r3, r2
 8000872:	d00f      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000874:	687b      	ldr	r3, [r7, #4]
 8000876:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800087a:	d00b      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM2) || (TIMx == TIM3)||
 800087c:	687b      	ldr	r3, [r7, #4]
 800087e:	4a25      	ldr	r2, [pc, #148]	; (8000914 <TIM_TimeBaseInit+0xc4>)
 8000880:	4293      	cmp	r3, r2
 8000882:	d007      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
 8000884:	687b      	ldr	r3, [r7, #4]
 8000886:	4a24      	ldr	r2, [pc, #144]	; (8000918 <TIM_TimeBaseInit+0xc8>)
 8000888:	4293      	cmp	r3, r2
 800088a:	d003      	beq.n	8000894 <TIM_TimeBaseInit+0x44>
     (TIMx == TIM4) || (TIMx == TIM5)) 
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a23      	ldr	r2, [pc, #140]	; (800091c <TIM_TimeBaseInit+0xcc>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d108      	bne.n	80008a6 <TIM_TimeBaseInit+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= (uint16_t)(~(TIM_CR1_DIR | TIM_CR1_CMS));
 8000894:	89fb      	ldrh	r3, [r7, #14]
 8000896:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800089a:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 800089c:	683b      	ldr	r3, [r7, #0]
 800089e:	885a      	ldrh	r2, [r3, #2]
 80008a0:	89fb      	ldrh	r3, [r7, #14]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	81fb      	strh	r3, [r7, #14]
  }
 
  if((TIMx != TIM6) && (TIMx != TIM7))
 80008a6:	687b      	ldr	r3, [r7, #4]
 80008a8:	4a1d      	ldr	r2, [pc, #116]	; (8000920 <TIM_TimeBaseInit+0xd0>)
 80008aa:	4293      	cmp	r3, r2
 80008ac:	d00c      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	4a1c      	ldr	r2, [pc, #112]	; (8000924 <TIM_TimeBaseInit+0xd4>)
 80008b2:	4293      	cmp	r3, r2
 80008b4:	d008      	beq.n	80008c8 <TIM_TimeBaseInit+0x78>
  {
    /* Set the clock division */
    tmpcr1 &=  (uint16_t)(~TIM_CR1_CKD);
 80008b6:	89fb      	ldrh	r3, [r7, #14]
 80008b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80008bc:	81fb      	strh	r3, [r7, #14]
    tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 80008be:	683b      	ldr	r3, [r7, #0]
 80008c0:	891a      	ldrh	r2, [r3, #8]
 80008c2:	89fb      	ldrh	r3, [r7, #14]
 80008c4:	4313      	orrs	r3, r2
 80008c6:	81fb      	strh	r3, [r7, #14]
  }

  TIMx->CR1 = tmpcr1;
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	89fa      	ldrh	r2, [r7, #14]
 80008cc:	801a      	strh	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 80008ce:	683b      	ldr	r3, [r7, #0]
 80008d0:	685a      	ldr	r2, [r3, #4]
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	62da      	str	r2, [r3, #44]	; 0x2c
 
  /* Set the Prescaler value */
  TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 80008d6:	683b      	ldr	r3, [r7, #0]
 80008d8:	881a      	ldrh	r2, [r3, #0]
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	851a      	strh	r2, [r3, #40]	; 0x28
    
  if ((TIMx == TIM1) || (TIMx == TIM8))  
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	4a0a      	ldr	r2, [pc, #40]	; (800090c <TIM_TimeBaseInit+0xbc>)
 80008e2:	4293      	cmp	r3, r2
 80008e4:	d003      	beq.n	80008ee <TIM_TimeBaseInit+0x9e>
 80008e6:	687b      	ldr	r3, [r7, #4]
 80008e8:	4a09      	ldr	r2, [pc, #36]	; (8000910 <TIM_TimeBaseInit+0xc0>)
 80008ea:	4293      	cmp	r3, r2
 80008ec:	d104      	bne.n	80008f8 <TIM_TimeBaseInit+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	7a9b      	ldrb	r3, [r3, #10]
 80008f2:	b29a      	uxth	r2, r3
 80008f4:	687b      	ldr	r3, [r7, #4]
 80008f6:	861a      	strh	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_PSCReloadMode_Immediate;          
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	2201      	movs	r2, #1
 80008fc:	829a      	strh	r2, [r3, #20]
}
 80008fe:	bf00      	nop
 8000900:	3714      	adds	r7, #20
 8000902:	46bd      	mov	sp, r7
 8000904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000908:	4770      	bx	lr
 800090a:	bf00      	nop
 800090c:	40010000 	.word	0x40010000
 8000910:	40010400 	.word	0x40010400
 8000914:	40000400 	.word	0x40000400
 8000918:	40000800 	.word	0x40000800
 800091c:	40000c00 	.word	0x40000c00
 8000920:	40001000 	.word	0x40001000
 8000924:	40001400 	.word	0x40001400

08000928 <TIM_Cmd>:
  * @param  NewState: new state of the TIMx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
{
 8000928:	b480      	push	{r7}
 800092a:	b083      	sub	sp, #12
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
 8000930:	460b      	mov	r3, r1
 8000932:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000934:	78fb      	ldrb	r3, [r7, #3]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d008      	beq.n	800094c <TIM_Cmd+0x24>
  {
    /* Enable the TIM Counter */
    TIMx->CR1 |= TIM_CR1_CEN;
 800093a:	687b      	ldr	r3, [r7, #4]
 800093c:	881b      	ldrh	r3, [r3, #0]
 800093e:	b29b      	uxth	r3, r3
 8000940:	f043 0301 	orr.w	r3, r3, #1
 8000944:	b29a      	uxth	r2, r3
 8000946:	687b      	ldr	r3, [r7, #4]
 8000948:	801a      	strh	r2, [r3, #0]
  else
  {
    /* Disable the TIM Counter */
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
  }
}
 800094a:	e007      	b.n	800095c <TIM_Cmd+0x34>
    TIMx->CR1 &= (uint16_t)~TIM_CR1_CEN;
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	881b      	ldrh	r3, [r3, #0]
 8000950:	b29b      	uxth	r3, r3
 8000952:	f023 0301 	bic.w	r3, r3, #1
 8000956:	b29a      	uxth	r2, r3
 8000958:	687b      	ldr	r3, [r7, #4]
 800095a:	801a      	strh	r2, [r3, #0]
}
 800095c:	bf00      	nop
 800095e:	370c      	adds	r7, #12
 8000960:	46bd      	mov	sp, r7
 8000962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000966:	4770      	bx	lr

08000968 <TIM_ITConfig>:
  * @param  NewState: new state of the TIM interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
{  
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
 8000970:	460b      	mov	r3, r1
 8000972:	807b      	strh	r3, [r7, #2]
 8000974:	4613      	mov	r3, r2
 8000976:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_IT(TIM_IT));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000978:	787b      	ldrb	r3, [r7, #1]
 800097a:	2b00      	cmp	r3, #0
 800097c:	d008      	beq.n	8000990 <TIM_ITConfig+0x28>
  {
    /* Enable the Interrupt sources */
    TIMx->DIER |= TIM_IT;
 800097e:	687b      	ldr	r3, [r7, #4]
 8000980:	899b      	ldrh	r3, [r3, #12]
 8000982:	b29a      	uxth	r2, r3
 8000984:	887b      	ldrh	r3, [r7, #2]
 8000986:	4313      	orrs	r3, r2
 8000988:	b29a      	uxth	r2, r3
 800098a:	687b      	ldr	r3, [r7, #4]
 800098c:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the Interrupt sources */
    TIMx->DIER &= (uint16_t)~TIM_IT;
  }
}
 800098e:	e009      	b.n	80009a4 <TIM_ITConfig+0x3c>
    TIMx->DIER &= (uint16_t)~TIM_IT;
 8000990:	687b      	ldr	r3, [r7, #4]
 8000992:	899b      	ldrh	r3, [r3, #12]
 8000994:	b29a      	uxth	r2, r3
 8000996:	887b      	ldrh	r3, [r7, #2]
 8000998:	43db      	mvns	r3, r3
 800099a:	b29b      	uxth	r3, r3
 800099c:	4013      	ands	r3, r2
 800099e:	b29a      	uxth	r2, r3
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	819a      	strh	r2, [r3, #12]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ae:	4770      	bx	lr

080009b0 <TIM_GetITStatus>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *     
  * @retval The new state of the TIM_IT(SET or RESET).
  */
ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 80009b0:	b480      	push	{r7}
 80009b2:	b085      	sub	sp, #20
 80009b4:	af00      	add	r7, sp, #0
 80009b6:	6078      	str	r0, [r7, #4]
 80009b8:	460b      	mov	r3, r1
 80009ba:	807b      	strh	r3, [r7, #2]
  ITStatus bitstatus = RESET;  
 80009bc:	2300      	movs	r3, #0
 80009be:	73fb      	strb	r3, [r7, #15]
  uint16_t itstatus = 0x0, itenable = 0x0;
 80009c0:	2300      	movs	r3, #0
 80009c2:	81bb      	strh	r3, [r7, #12]
 80009c4:	2300      	movs	r3, #0
 80009c6:	817b      	strh	r3, [r7, #10]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));
  assert_param(IS_TIM_GET_IT(TIM_IT));
   
  itstatus = TIMx->SR & TIM_IT;
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	8a1b      	ldrh	r3, [r3, #16]
 80009cc:	b29a      	uxth	r2, r3
 80009ce:	887b      	ldrh	r3, [r7, #2]
 80009d0:	4013      	ands	r3, r2
 80009d2:	81bb      	strh	r3, [r7, #12]
  
  itenable = TIMx->DIER & TIM_IT;
 80009d4:	687b      	ldr	r3, [r7, #4]
 80009d6:	899b      	ldrh	r3, [r3, #12]
 80009d8:	b29a      	uxth	r2, r3
 80009da:	887b      	ldrh	r3, [r7, #2]
 80009dc:	4013      	ands	r3, r2
 80009de:	817b      	strh	r3, [r7, #10]
  if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 80009e0:	89bb      	ldrh	r3, [r7, #12]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	d005      	beq.n	80009f2 <TIM_GetITStatus+0x42>
 80009e6:	897b      	ldrh	r3, [r7, #10]
 80009e8:	2b00      	cmp	r3, #0
 80009ea:	d002      	beq.n	80009f2 <TIM_GetITStatus+0x42>
  {
    bitstatus = SET;
 80009ec:	2301      	movs	r3, #1
 80009ee:	73fb      	strb	r3, [r7, #15]
 80009f0:	e001      	b.n	80009f6 <TIM_GetITStatus+0x46>
  }
  else
  {
    bitstatus = RESET;
 80009f2:	2300      	movs	r3, #0
 80009f4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80009f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80009f8:	4618      	mov	r0, r3
 80009fa:	3714      	adds	r7, #20
 80009fc:	46bd      	mov	sp, r7
 80009fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a02:	4770      	bx	lr

08000a04 <TIM_ClearITPendingBit>:
  * @note   TIM_IT_COM and TIM_IT_Break are used only with TIM1 and TIM8.
  *      
  * @retval None
  */
void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
{
 8000a04:	b480      	push	{r7}
 8000a06:	b083      	sub	sp, #12
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
 8000a0c:	460b      	mov	r3, r1
 8000a0e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_TIM_ALL_PERIPH(TIMx));

  /* Clear the IT pending Bit */
  TIMx->SR = (uint16_t)~TIM_IT;
 8000a10:	887b      	ldrh	r3, [r7, #2]
 8000a12:	43db      	mvns	r3, r3
 8000a14:	b29a      	uxth	r2, r3
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	821a      	strh	r2, [r3, #16]
}
 8000a1a:	bf00      	nop
 8000a1c:	370c      	adds	r7, #12
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a24:	4770      	bx	lr
	...

08000a28 <USART_Init>:
  * @param  USART_InitStruct: pointer to a USART_InitTypeDef structure that contains
  *         the configuration information for the specified USART peripheral.
  * @retval None
  */
void USART_Init(USART_TypeDef* USARTx, USART_InitTypeDef* USART_InitStruct)
{
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b08a      	sub	sp, #40	; 0x28
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
 8000a30:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0x00, apbclock = 0x00;
 8000a32:	2300      	movs	r3, #0
 8000a34:	627b      	str	r3, [r7, #36]	; 0x24
 8000a36:	2300      	movs	r3, #0
 8000a38:	623b      	str	r3, [r7, #32]
  uint32_t integerdivider = 0x00;
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	61fb      	str	r3, [r7, #28]
  uint32_t fractionaldivider = 0x00;
 8000a3e:	2300      	movs	r3, #0
 8000a40:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  }

/*---------------------------- USART CR2 Configuration -----------------------*/
  tmpreg = USARTx->CR2;
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	8a1b      	ldrh	r3, [r3, #16]
 8000a46:	b29b      	uxth	r3, r3
 8000a48:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear STOP[13:12] bits */
  tmpreg &= (uint32_t)~((uint32_t)USART_CR2_STOP);
 8000a4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a4c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000a50:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Stop Bits, Clock, CPOL, CPHA and LastBit :
      Set STOP[13:12] bits according to USART_StopBits value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_StopBits;
 8000a52:	683b      	ldr	r3, [r7, #0]
 8000a54:	88db      	ldrh	r3, [r3, #6]
 8000a56:	461a      	mov	r2, r3
 8000a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a5a:	4313      	orrs	r3, r2
 8000a5c:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Write to USART CR2 */
  USARTx->CR2 = (uint16_t)tmpreg;
 8000a5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a60:	b29a      	uxth	r2, r3
 8000a62:	687b      	ldr	r3, [r7, #4]
 8000a64:	821a      	strh	r2, [r3, #16]

/*---------------------------- USART CR1 Configuration -----------------------*/
  tmpreg = USARTx->CR1;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	899b      	ldrh	r3, [r3, #12]
 8000a6a:	b29b      	uxth	r3, r3
 8000a6c:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear M, PCE, PS, TE and RE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR1_CLEAR_MASK);
 8000a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a70:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 8000a74:	f023 030c 	bic.w	r3, r3, #12
 8000a78:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART Word Length, Parity and mode: 
     Set the M bits according to USART_WordLength value 
     Set PCE and PS bits according to USART_Parity value
     Set TE and RE bits according to USART_Mode value */
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a7a:	683b      	ldr	r3, [r7, #0]
 8000a7c:	889a      	ldrh	r2, [r3, #4]
 8000a7e:	683b      	ldr	r3, [r7, #0]
 8000a80:	891b      	ldrh	r3, [r3, #8]
 8000a82:	4313      	orrs	r3, r2
 8000a84:	b29a      	uxth	r2, r3
            USART_InitStruct->USART_Mode;
 8000a86:	683b      	ldr	r3, [r7, #0]
 8000a88:	895b      	ldrh	r3, [r3, #10]
  tmpreg |= (uint32_t)USART_InitStruct->USART_WordLength | USART_InitStruct->USART_Parity |
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	b29b      	uxth	r3, r3
 8000a8e:	461a      	mov	r2, r3
 8000a90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a92:	4313      	orrs	r3, r2
 8000a94:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR1 */
  USARTx->CR1 = (uint16_t)tmpreg;
 8000a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000a98:	b29a      	uxth	r2, r3
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	819a      	strh	r2, [r3, #12]

/*---------------------------- USART CR3 Configuration -----------------------*/  
  tmpreg = USARTx->CR3;
 8000a9e:	687b      	ldr	r3, [r7, #4]
 8000aa0:	8a9b      	ldrh	r3, [r3, #20]
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	627b      	str	r3, [r7, #36]	; 0x24

  /* Clear CTSE and RTSE bits */
  tmpreg &= (uint32_t)~((uint32_t)CR3_CLEAR_MASK);
 8000aa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000aa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000aac:	627b      	str	r3, [r7, #36]	; 0x24

  /* Configure the USART HFC : 
      Set CTSE and RTSE bits according to USART_HardwareFlowControl value */
  tmpreg |= USART_InitStruct->USART_HardwareFlowControl;
 8000aae:	683b      	ldr	r3, [r7, #0]
 8000ab0:	899b      	ldrh	r3, [r3, #12]
 8000ab2:	461a      	mov	r2, r3
 8000ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000ab6:	4313      	orrs	r3, r2
 8000ab8:	627b      	str	r3, [r7, #36]	; 0x24

  /* Write to USART CR3 */
  USARTx->CR3 = (uint16_t)tmpreg;
 8000aba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000abc:	b29a      	uxth	r2, r3
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	829a      	strh	r2, [r3, #20]

/*---------------------------- USART BRR Configuration -----------------------*/
  /* Configure the USART Baud Rate */
  RCC_GetClocksFreq(&RCC_ClocksStatus);
 8000ac2:	f107 0308 	add.w	r3, r7, #8
 8000ac6:	4618      	mov	r0, r3
 8000ac8:	f7ff fdba 	bl	8000640 <RCC_GetClocksFreq>

  if ((USARTx == USART1) || (USARTx == USART6))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	4a30      	ldr	r2, [pc, #192]	; (8000b90 <USART_Init+0x168>)
 8000ad0:	4293      	cmp	r3, r2
 8000ad2:	d003      	beq.n	8000adc <USART_Init+0xb4>
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	4a2f      	ldr	r2, [pc, #188]	; (8000b94 <USART_Init+0x16c>)
 8000ad8:	4293      	cmp	r3, r2
 8000ada:	d102      	bne.n	8000ae2 <USART_Init+0xba>
  {
    apbclock = RCC_ClocksStatus.PCLK2_Frequency;
 8000adc:	697b      	ldr	r3, [r7, #20]
 8000ade:	623b      	str	r3, [r7, #32]
 8000ae0:	e001      	b.n	8000ae6 <USART_Init+0xbe>
  }
  else
  {
    apbclock = RCC_ClocksStatus.PCLK1_Frequency;
 8000ae2:	693b      	ldr	r3, [r7, #16]
 8000ae4:	623b      	str	r3, [r7, #32]
  }
  
  /* Determine the integer part */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	899b      	ldrh	r3, [r3, #12]
 8000aea:	b29b      	uxth	r3, r3
 8000aec:	b21b      	sxth	r3, r3
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	da0c      	bge.n	8000b0c <USART_Init+0xe4>
  {
    /* Integer part computing in case Oversampling mode is 8 Samples */
    integerdivider = ((25 * apbclock) / (2 * (USART_InitStruct->USART_BaudRate)));    
 8000af2:	6a3a      	ldr	r2, [r7, #32]
 8000af4:	4613      	mov	r3, r2
 8000af6:	009b      	lsls	r3, r3, #2
 8000af8:	4413      	add	r3, r2
 8000afa:	009a      	lsls	r2, r3, #2
 8000afc:	441a      	add	r2, r3
 8000afe:	683b      	ldr	r3, [r7, #0]
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	005b      	lsls	r3, r3, #1
 8000b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b08:	61fb      	str	r3, [r7, #28]
 8000b0a:	e00b      	b.n	8000b24 <USART_Init+0xfc>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    /* Integer part computing in case Oversampling mode is 16 Samples */
    integerdivider = ((25 * apbclock) / (4 * (USART_InitStruct->USART_BaudRate)));    
 8000b0c:	6a3a      	ldr	r2, [r7, #32]
 8000b0e:	4613      	mov	r3, r2
 8000b10:	009b      	lsls	r3, r3, #2
 8000b12:	4413      	add	r3, r2
 8000b14:	009a      	lsls	r2, r3, #2
 8000b16:	441a      	add	r2, r3
 8000b18:	683b      	ldr	r3, [r7, #0]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	009b      	lsls	r3, r3, #2
 8000b1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b22:	61fb      	str	r3, [r7, #28]
  }
  tmpreg = (integerdivider / 100) << 4;
 8000b24:	69fb      	ldr	r3, [r7, #28]
 8000b26:	4a1c      	ldr	r2, [pc, #112]	; (8000b98 <USART_Init+0x170>)
 8000b28:	fba2 2303 	umull	r2, r3, r2, r3
 8000b2c:	095b      	lsrs	r3, r3, #5
 8000b2e:	011b      	lsls	r3, r3, #4
 8000b30:	627b      	str	r3, [r7, #36]	; 0x24

  /* Determine the fractional part */
  fractionaldivider = integerdivider - (100 * (tmpreg >> 4));
 8000b32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b34:	091b      	lsrs	r3, r3, #4
 8000b36:	2264      	movs	r2, #100	; 0x64
 8000b38:	fb02 f303 	mul.w	r3, r2, r3
 8000b3c:	69fa      	ldr	r2, [r7, #28]
 8000b3e:	1ad3      	subs	r3, r2, r3
 8000b40:	61bb      	str	r3, [r7, #24]

  /* Implement the fractional part in the register */
  if ((USARTx->CR1 & USART_CR1_OVER8) != 0)
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	899b      	ldrh	r3, [r3, #12]
 8000b46:	b29b      	uxth	r3, r3
 8000b48:	b21b      	sxth	r3, r3
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	da0c      	bge.n	8000b68 <USART_Init+0x140>
  {
    tmpreg |= ((((fractionaldivider * 8) + 50) / 100)) & ((uint8_t)0x07);
 8000b4e:	69bb      	ldr	r3, [r7, #24]
 8000b50:	00db      	lsls	r3, r3, #3
 8000b52:	3332      	adds	r3, #50	; 0x32
 8000b54:	4a10      	ldr	r2, [pc, #64]	; (8000b98 <USART_Init+0x170>)
 8000b56:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5a:	095b      	lsrs	r3, r3, #5
 8000b5c:	f003 0307 	and.w	r3, r3, #7
 8000b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b62:	4313      	orrs	r3, r2
 8000b64:	627b      	str	r3, [r7, #36]	; 0x24
 8000b66:	e00b      	b.n	8000b80 <USART_Init+0x158>
  }
  else /* if ((USARTx->CR1 & USART_CR1_OVER8) == 0) */
  {
    tmpreg |= ((((fractionaldivider * 16) + 50) / 100)) & ((uint8_t)0x0F);
 8000b68:	69bb      	ldr	r3, [r7, #24]
 8000b6a:	011b      	lsls	r3, r3, #4
 8000b6c:	3332      	adds	r3, #50	; 0x32
 8000b6e:	4a0a      	ldr	r2, [pc, #40]	; (8000b98 <USART_Init+0x170>)
 8000b70:	fba2 2303 	umull	r2, r3, r2, r3
 8000b74:	095b      	lsrs	r3, r3, #5
 8000b76:	f003 030f 	and.w	r3, r3, #15
 8000b7a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000b7c:	4313      	orrs	r3, r2
 8000b7e:	627b      	str	r3, [r7, #36]	; 0x24
  }
  
  /* Write to USART BRR register */
  USARTx->BRR = (uint16_t)tmpreg;
 8000b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8000b82:	b29a      	uxth	r2, r3
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	811a      	strh	r2, [r3, #8]
}
 8000b88:	bf00      	nop
 8000b8a:	3728      	adds	r7, #40	; 0x28
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}
 8000b90:	40011000 	.word	0x40011000
 8000b94:	40011400 	.word	0x40011400
 8000b98:	51eb851f 	.word	0x51eb851f

08000b9c <USART_Cmd>:
  * @param  NewState: new state of the USARTx peripheral.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_Cmd(USART_TypeDef* USARTx, FunctionalState NewState)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	b083      	sub	sp, #12
 8000ba0:	af00      	add	r7, sp, #0
 8000ba2:	6078      	str	r0, [r7, #4]
 8000ba4:	460b      	mov	r3, r1
 8000ba6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  assert_param(IS_FUNCTIONAL_STATE(NewState));
  
  if (NewState != DISABLE)
 8000ba8:	78fb      	ldrb	r3, [r7, #3]
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d008      	beq.n	8000bc0 <USART_Cmd+0x24>
  {
    /* Enable the selected USART by setting the UE bit in the CR1 register */
    USARTx->CR1 |= USART_CR1_UE;
 8000bae:	687b      	ldr	r3, [r7, #4]
 8000bb0:	899b      	ldrh	r3, [r3, #12]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000bb8:	b29a      	uxth	r2, r3
 8000bba:	687b      	ldr	r3, [r7, #4]
 8000bbc:	819a      	strh	r2, [r3, #12]
  else
  {
    /* Disable the selected USART by clearing the UE bit in the CR1 register */
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
  }
}
 8000bbe:	e007      	b.n	8000bd0 <USART_Cmd+0x34>
    USARTx->CR1 &= (uint16_t)~((uint16_t)USART_CR1_UE);
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	899b      	ldrh	r3, [r3, #12]
 8000bc4:	b29b      	uxth	r3, r3
 8000bc6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bca:	b29a      	uxth	r2, r3
 8000bcc:	687b      	ldr	r3, [r7, #4]
 8000bce:	819a      	strh	r2, [r3, #12]
}
 8000bd0:	bf00      	nop
 8000bd2:	370c      	adds	r7, #12
 8000bd4:	46bd      	mov	sp, r7
 8000bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bda:	4770      	bx	lr

08000bdc <USART_ReceiveData>:
  * @param  USARTx: where x can be 1, 2, 3, 4, 5, 6, 7 or 8 to select the USART or 
  *         UART peripheral.
  * @retval The received data.
  */
uint16_t USART_ReceiveData(USART_TypeDef* USARTx)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	b083      	sub	sp, #12
 8000be0:	af00      	add	r7, sp, #0
 8000be2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_USART_ALL_PERIPH(USARTx));
  
  /* Receive Data */
  return (uint16_t)(USARTx->DR & (uint16_t)0x01FF);
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	889b      	ldrh	r3, [r3, #4]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8000bee:	b29b      	uxth	r3, r3
}
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	370c      	adds	r7, #12
 8000bf4:	46bd      	mov	sp, r7
 8000bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bfa:	4770      	bx	lr

08000bfc <USART_ITConfig>:
  * @param  NewState: new state of the specified USARTx interrupts.
  *          This parameter can be: ENABLE or DISABLE.
  * @retval None
  */
void USART_ITConfig(USART_TypeDef* USARTx, uint16_t USART_IT, FunctionalState NewState)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	b087      	sub	sp, #28
 8000c00:	af00      	add	r7, sp, #0
 8000c02:	6078      	str	r0, [r7, #4]
 8000c04:	460b      	mov	r3, r1
 8000c06:	807b      	strh	r3, [r7, #2]
 8000c08:	4613      	mov	r3, r2
 8000c0a:	707b      	strb	r3, [r7, #1]
  uint32_t usartreg = 0x00, itpos = 0x00, itmask = 0x00;
 8000c0c:	2300      	movs	r3, #0
 8000c0e:	613b      	str	r3, [r7, #16]
 8000c10:	2300      	movs	r3, #0
 8000c12:	60fb      	str	r3, [r7, #12]
 8000c14:	2300      	movs	r3, #0
 8000c16:	60bb      	str	r3, [r7, #8]
  uint32_t usartxbase = 0x00;
 8000c18:	2300      	movs	r3, #0
 8000c1a:	617b      	str	r3, [r7, #20]
  if (USART_IT == USART_IT_CTS)
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  usartxbase = (uint32_t)USARTx;
 8000c1c:	687b      	ldr	r3, [r7, #4]
 8000c1e:	617b      	str	r3, [r7, #20]

  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000c20:	887b      	ldrh	r3, [r7, #2]
 8000c22:	b2db      	uxtb	r3, r3
 8000c24:	095b      	lsrs	r3, r3, #5
 8000c26:	b2db      	uxtb	r3, r3
 8000c28:	613b      	str	r3, [r7, #16]

  /* Get the interrupt position */
  itpos = USART_IT & IT_MASK;
 8000c2a:	887b      	ldrh	r3, [r7, #2]
 8000c2c:	f003 031f 	and.w	r3, r3, #31
 8000c30:	60fb      	str	r3, [r7, #12]
  itmask = (((uint32_t)0x01) << itpos);
 8000c32:	2201      	movs	r2, #1
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	fa02 f303 	lsl.w	r3, r2, r3
 8000c3a:	60bb      	str	r3, [r7, #8]
    
  if (usartreg == 0x01) /* The IT is in CR1 register */
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	2b01      	cmp	r3, #1
 8000c40:	d103      	bne.n	8000c4a <USART_ITConfig+0x4e>
  {
    usartxbase += 0x0C;
 8000c42:	697b      	ldr	r3, [r7, #20]
 8000c44:	330c      	adds	r3, #12
 8000c46:	617b      	str	r3, [r7, #20]
 8000c48:	e009      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else if (usartreg == 0x02) /* The IT is in CR2 register */
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	2b02      	cmp	r3, #2
 8000c4e:	d103      	bne.n	8000c58 <USART_ITConfig+0x5c>
  {
    usartxbase += 0x10;
 8000c50:	697b      	ldr	r3, [r7, #20]
 8000c52:	3310      	adds	r3, #16
 8000c54:	617b      	str	r3, [r7, #20]
 8000c56:	e002      	b.n	8000c5e <USART_ITConfig+0x62>
  }
  else /* The IT is in CR3 register */
  {
    usartxbase += 0x14; 
 8000c58:	697b      	ldr	r3, [r7, #20]
 8000c5a:	3314      	adds	r3, #20
 8000c5c:	617b      	str	r3, [r7, #20]
  }
  if (NewState != DISABLE)
 8000c5e:	787b      	ldrb	r3, [r7, #1]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	d006      	beq.n	8000c72 <USART_ITConfig+0x76>
  {
    *(__IO uint32_t*)usartxbase  |= itmask;
 8000c64:	697b      	ldr	r3, [r7, #20]
 8000c66:	697a      	ldr	r2, [r7, #20]
 8000c68:	6811      	ldr	r1, [r2, #0]
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	430a      	orrs	r2, r1
 8000c6e:	601a      	str	r2, [r3, #0]
  }
  else
  {
    *(__IO uint32_t*)usartxbase &= ~itmask;
  }
}
 8000c70:	e006      	b.n	8000c80 <USART_ITConfig+0x84>
    *(__IO uint32_t*)usartxbase &= ~itmask;
 8000c72:	697b      	ldr	r3, [r7, #20]
 8000c74:	697a      	ldr	r2, [r7, #20]
 8000c76:	6811      	ldr	r1, [r2, #0]
 8000c78:	68ba      	ldr	r2, [r7, #8]
 8000c7a:	43d2      	mvns	r2, r2
 8000c7c:	400a      	ands	r2, r1
 8000c7e:	601a      	str	r2, [r3, #0]
}
 8000c80:	bf00      	nop
 8000c82:	371c      	adds	r7, #28
 8000c84:	46bd      	mov	sp, r7
 8000c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c8a:	4770      	bx	lr

08000c8c <USART_GetITStatus>:
  *            @arg USART_IT_FE:   Framing Error interrupt
  *            @arg USART_IT_PE:   Parity Error interrupt
  * @retval The new state of USART_IT (SET or RESET).
  */
ITStatus USART_GetITStatus(USART_TypeDef* USARTx, uint16_t USART_IT)
{
 8000c8c:	b480      	push	{r7}
 8000c8e:	b087      	sub	sp, #28
 8000c90:	af00      	add	r7, sp, #0
 8000c92:	6078      	str	r0, [r7, #4]
 8000c94:	460b      	mov	r3, r1
 8000c96:	807b      	strh	r3, [r7, #2]
  uint32_t bitpos = 0x00, itmask = 0x00, usartreg = 0x00;
 8000c98:	2300      	movs	r3, #0
 8000c9a:	60fb      	str	r3, [r7, #12]
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]
 8000ca0:	2300      	movs	r3, #0
 8000ca2:	60bb      	str	r3, [r7, #8]
  ITStatus bitstatus = RESET;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	74fb      	strb	r3, [r7, #19]
  {
    assert_param(IS_USART_1236_PERIPH(USARTx));
  } 
    
  /* Get the USART register index */
  usartreg = (((uint8_t)USART_IT) >> 0x05);
 8000ca8:	887b      	ldrh	r3, [r7, #2]
 8000caa:	b2db      	uxtb	r3, r3
 8000cac:	095b      	lsrs	r3, r3, #5
 8000cae:	b2db      	uxtb	r3, r3
 8000cb0:	60bb      	str	r3, [r7, #8]
  /* Get the interrupt position */
  itmask = USART_IT & IT_MASK;
 8000cb2:	887b      	ldrh	r3, [r7, #2]
 8000cb4:	f003 031f 	and.w	r3, r3, #31
 8000cb8:	617b      	str	r3, [r7, #20]
  itmask = (uint32_t)0x01 << itmask;
 8000cba:	2201      	movs	r2, #1
 8000cbc:	697b      	ldr	r3, [r7, #20]
 8000cbe:	fa02 f303 	lsl.w	r3, r2, r3
 8000cc2:	617b      	str	r3, [r7, #20]
  
  if (usartreg == 0x01) /* The IT  is in CR1 register */
 8000cc4:	68bb      	ldr	r3, [r7, #8]
 8000cc6:	2b01      	cmp	r3, #1
 8000cc8:	d107      	bne.n	8000cda <USART_GetITStatus+0x4e>
  {
    itmask &= USARTx->CR1;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	899b      	ldrh	r3, [r3, #12]
 8000cce:	b29b      	uxth	r3, r3
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	697b      	ldr	r3, [r7, #20]
 8000cd4:	4013      	ands	r3, r2
 8000cd6:	617b      	str	r3, [r7, #20]
 8000cd8:	e011      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else if (usartreg == 0x02) /* The IT  is in CR2 register */
 8000cda:	68bb      	ldr	r3, [r7, #8]
 8000cdc:	2b02      	cmp	r3, #2
 8000cde:	d107      	bne.n	8000cf0 <USART_GetITStatus+0x64>
  {
    itmask &= USARTx->CR2;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	8a1b      	ldrh	r3, [r3, #16]
 8000ce4:	b29b      	uxth	r3, r3
 8000ce6:	461a      	mov	r2, r3
 8000ce8:	697b      	ldr	r3, [r7, #20]
 8000cea:	4013      	ands	r3, r2
 8000cec:	617b      	str	r3, [r7, #20]
 8000cee:	e006      	b.n	8000cfe <USART_GetITStatus+0x72>
  }
  else /* The IT  is in CR3 register */
  {
    itmask &= USARTx->CR3;
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	8a9b      	ldrh	r3, [r3, #20]
 8000cf4:	b29b      	uxth	r3, r3
 8000cf6:	461a      	mov	r2, r3
 8000cf8:	697b      	ldr	r3, [r7, #20]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	617b      	str	r3, [r7, #20]
  }
  
  bitpos = USART_IT >> 0x08;
 8000cfe:	887b      	ldrh	r3, [r7, #2]
 8000d00:	0a1b      	lsrs	r3, r3, #8
 8000d02:	b29b      	uxth	r3, r3
 8000d04:	60fb      	str	r3, [r7, #12]
  bitpos = (uint32_t)0x01 << bitpos;
 8000d06:	2201      	movs	r2, #1
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d0e:	60fb      	str	r3, [r7, #12]
  bitpos &= USARTx->SR;
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	881b      	ldrh	r3, [r3, #0]
 8000d14:	b29b      	uxth	r3, r3
 8000d16:	461a      	mov	r2, r3
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	4013      	ands	r3, r2
 8000d1c:	60fb      	str	r3, [r7, #12]
  if ((itmask != (uint16_t)RESET)&&(bitpos != (uint16_t)RESET))
 8000d1e:	697b      	ldr	r3, [r7, #20]
 8000d20:	2b00      	cmp	r3, #0
 8000d22:	d005      	beq.n	8000d30 <USART_GetITStatus+0xa4>
 8000d24:	68fb      	ldr	r3, [r7, #12]
 8000d26:	2b00      	cmp	r3, #0
 8000d28:	d002      	beq.n	8000d30 <USART_GetITStatus+0xa4>
  {
    bitstatus = SET;
 8000d2a:	2301      	movs	r3, #1
 8000d2c:	74fb      	strb	r3, [r7, #19]
 8000d2e:	e001      	b.n	8000d34 <USART_GetITStatus+0xa8>
  }
  else
  {
    bitstatus = RESET;
 8000d30:	2300      	movs	r3, #0
 8000d32:	74fb      	strb	r3, [r7, #19]
  }
  
  return bitstatus;  
 8000d34:	7cfb      	ldrb	r3, [r7, #19]
}
 8000d36:	4618      	mov	r0, r3
 8000d38:	371c      	adds	r7, #28
 8000d3a:	46bd      	mov	sp, r7
 8000d3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d40:	4770      	bx	lr

08000d42 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8000d42:	b480      	push	{r7}
 8000d44:	b083      	sub	sp, #12
 8000d46:	af00      	add	r7, sp, #0
 8000d48:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	f103 0208 	add.w	r2, r3, #8
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8000d54:	687b      	ldr	r3, [r7, #4]
 8000d56:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000d5a:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f103 0208 	add.w	r2, r3, #8
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	f103 0208 	add.w	r2, r3, #8
 8000d6c:	687b      	ldr	r3, [r7, #4]
 8000d6e:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	2200      	movs	r2, #0
 8000d74:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d80:	4770      	bx	lr

08000d82 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8000d82:	b480      	push	{r7}
 8000d84:	b083      	sub	sp, #12
 8000d86:	af00      	add	r7, sp, #0
 8000d88:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	2200      	movs	r2, #0
 8000d8e:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8000d90:	bf00      	nop
 8000d92:	370c      	adds	r7, #12
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr

08000d9c <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	b085      	sub	sp, #20
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	685b      	ldr	r3, [r3, #4]
 8000daa:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8000dac:	683b      	ldr	r3, [r7, #0]
 8000dae:	68fa      	ldr	r2, [r7, #12]
 8000db0:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8000db2:	68fb      	ldr	r3, [r7, #12]
 8000db4:	689a      	ldr	r2, [r3, #8]
 8000db6:	683b      	ldr	r3, [r7, #0]
 8000db8:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8000dba:	68fb      	ldr	r3, [r7, #12]
 8000dbc:	689b      	ldr	r3, [r3, #8]
 8000dbe:	683a      	ldr	r2, [r7, #0]
 8000dc0:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8000dc2:	68fb      	ldr	r3, [r7, #12]
 8000dc4:	683a      	ldr	r2, [r7, #0]
 8000dc6:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000dc8:	683b      	ldr	r3, [r7, #0]
 8000dca:	687a      	ldr	r2, [r7, #4]
 8000dcc:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	681b      	ldr	r3, [r3, #0]
 8000dd2:	1c5a      	adds	r2, r3, #1
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	601a      	str	r2, [r3, #0]
}
 8000dd8:	bf00      	nop
 8000dda:	3714      	adds	r7, #20
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr

08000de4 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8000de4:	b480      	push	{r7}
 8000de6:	b085      	sub	sp, #20
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8000dee:	683b      	ldr	r3, [r7, #0]
 8000df0:	681b      	ldr	r3, [r3, #0]
 8000df2:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8000df4:	68bb      	ldr	r3, [r7, #8]
 8000df6:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000dfa:	d103      	bne.n	8000e04 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	691b      	ldr	r3, [r3, #16]
 8000e00:	60fb      	str	r3, [r7, #12]
 8000e02:	e00c      	b.n	8000e1e <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	3308      	adds	r3, #8
 8000e08:	60fb      	str	r3, [r7, #12]
 8000e0a:	e002      	b.n	8000e12 <vListInsert+0x2e>
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	685b      	ldr	r3, [r3, #4]
 8000e10:	60fb      	str	r3, [r7, #12]
 8000e12:	68fb      	ldr	r3, [r7, #12]
 8000e14:	685b      	ldr	r3, [r3, #4]
 8000e16:	681a      	ldr	r2, [r3, #0]
 8000e18:	68bb      	ldr	r3, [r7, #8]
 8000e1a:	429a      	cmp	r2, r3
 8000e1c:	d9f6      	bls.n	8000e0c <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8000e1e:	68fb      	ldr	r3, [r7, #12]
 8000e20:	685a      	ldr	r2, [r3, #4]
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8000e26:	683b      	ldr	r3, [r7, #0]
 8000e28:	685b      	ldr	r3, [r3, #4]
 8000e2a:	683a      	ldr	r2, [r7, #0]
 8000e2c:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8000e2e:	683b      	ldr	r3, [r7, #0]
 8000e30:	68fa      	ldr	r2, [r7, #12]
 8000e32:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8000e34:	68fb      	ldr	r3, [r7, #12]
 8000e36:	683a      	ldr	r2, [r7, #0]
 8000e38:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8000e3a:	683b      	ldr	r3, [r7, #0]
 8000e3c:	687a      	ldr	r2, [r7, #4]
 8000e3e:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8000e40:	687b      	ldr	r3, [r7, #4]
 8000e42:	681b      	ldr	r3, [r3, #0]
 8000e44:	1c5a      	adds	r2, r3, #1
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	601a      	str	r2, [r3, #0]
}
 8000e4a:	bf00      	nop
 8000e4c:	3714      	adds	r7, #20
 8000e4e:	46bd      	mov	sp, r7
 8000e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e54:	4770      	bx	lr

08000e56 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8000e56:	b480      	push	{r7}
 8000e58:	b085      	sub	sp, #20
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8000e5e:	687b      	ldr	r3, [r7, #4]
 8000e60:	691b      	ldr	r3, [r3, #16]
 8000e62:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	687a      	ldr	r2, [r7, #4]
 8000e6a:	6892      	ldr	r2, [r2, #8]
 8000e6c:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	689b      	ldr	r3, [r3, #8]
 8000e72:	687a      	ldr	r2, [r7, #4]
 8000e74:	6852      	ldr	r2, [r2, #4]
 8000e76:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8000e78:	68fb      	ldr	r3, [r7, #12]
 8000e7a:	685a      	ldr	r2, [r3, #4]
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d103      	bne.n	8000e8a <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	689a      	ldr	r2, [r3, #8]
 8000e86:	68fb      	ldr	r3, [r7, #12]
 8000e88:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8000e90:	68fb      	ldr	r3, [r7, #12]
 8000e92:	681b      	ldr	r3, [r3, #0]
 8000e94:	1e5a      	subs	r2, r3, #1
 8000e96:	68fb      	ldr	r3, [r7, #12]
 8000e98:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8000e9a:	68fb      	ldr	r3, [r7, #12]
 8000e9c:	681b      	ldr	r3, [r3, #0]
}
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	3714      	adds	r7, #20
 8000ea2:	46bd      	mov	sp, r7
 8000ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea8:	4770      	bx	lr
	...

08000eac <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8000eac:	b480      	push	{r7}
 8000eae:	b085      	sub	sp, #20
 8000eb0:	af00      	add	r7, sp, #0
 8000eb2:	60f8      	str	r0, [r7, #12]
 8000eb4:	60b9      	str	r1, [r7, #8]
 8000eb6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8000eb8:	68fb      	ldr	r3, [r7, #12]
 8000eba:	3b04      	subs	r3, #4
 8000ebc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8000ebe:	68fb      	ldr	r3, [r7, #12]
 8000ec0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000ec4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ec6:	68fb      	ldr	r3, [r7, #12]
 8000ec8:	3b04      	subs	r3, #4
 8000eca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	f023 0201 	bic.w	r2, r3, #1
 8000ed2:	68fb      	ldr	r3, [r7, #12]
 8000ed4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8000ed6:	68fb      	ldr	r3, [r7, #12]
 8000ed8:	3b04      	subs	r3, #4
 8000eda:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8000edc:	4a0c      	ldr	r2, [pc, #48]	; (8000f10 <pxPortInitialiseStack+0x64>)
 8000ede:	68fb      	ldr	r3, [r7, #12]
 8000ee0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	3b14      	subs	r3, #20
 8000ee6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8000ee8:	687a      	ldr	r2, [r7, #4]
 8000eea:	68fb      	ldr	r3, [r7, #12]
 8000eec:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8000eee:	68fb      	ldr	r3, [r7, #12]
 8000ef0:	3b04      	subs	r3, #4
 8000ef2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXEC_RETURN;
 8000ef4:	68fb      	ldr	r3, [r7, #12]
 8000ef6:	f06f 0202 	mvn.w	r2, #2
 8000efa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8000efc:	68fb      	ldr	r3, [r7, #12]
 8000efe:	3b20      	subs	r3, #32
 8000f00:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8000f02:	68fb      	ldr	r3, [r7, #12]
}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3714      	adds	r7, #20
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f0e:	4770      	bx	lr
 8000f10:	08000f15 	.word	0x08000f15

08000f14 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8000f14:	b580      	push	{r7, lr}
 8000f16:	b082      	sub	sp, #8
 8000f18:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8000f1a:	4b0a      	ldr	r3, [pc, #40]	; (8000f44 <prvTaskExitError+0x30>)
 8000f1c:	681b      	ldr	r3, [r3, #0]
 8000f1e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8000f22:	d005      	beq.n	8000f30 <prvTaskExitError+0x1c>
 8000f24:	f240 120b 	movw	r2, #267	; 0x10b
 8000f28:	4907      	ldr	r1, [pc, #28]	; (8000f48 <prvTaskExitError+0x34>)
 8000f2a:	4808      	ldr	r0, [pc, #32]	; (8000f4c <prvTaskExitError+0x38>)
 8000f2c:	f004 ff74 	bl	8005e18 <iprintf>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8000f30:	f04f 0350 	mov.w	r3, #80	; 0x50
 8000f34:	f383 8811 	msr	BASEPRI, r3
 8000f38:	f3bf 8f6f 	isb	sy
 8000f3c:	f3bf 8f4f 	dsb	sy
 8000f40:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	for( ;; );
 8000f42:	e7fe      	b.n	8000f42 <prvTaskExitError+0x2e>
 8000f44:	20000010 	.word	0x20000010
 8000f48:	08006d74 	.word	0x08006d74
 8000f4c:	08006da0 	.word	0x08006da0

08000f50 <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8000f50:	4b07      	ldr	r3, [pc, #28]	; (8000f70 <pxCurrentTCBConst2>)
 8000f52:	6819      	ldr	r1, [r3, #0]
 8000f54:	6808      	ldr	r0, [r1, #0]
 8000f56:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000f5a:	f380 8809 	msr	PSP, r0
 8000f5e:	f3bf 8f6f 	isb	sy
 8000f62:	f04f 0000 	mov.w	r0, #0
 8000f66:	f380 8811 	msr	BASEPRI, r0
 8000f6a:	4770      	bx	lr
 8000f6c:	f3af 8000 	nop.w

08000f70 <pxCurrentTCBConst2>:
 8000f70:	200060ec 	.word	0x200060ec
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8000f74:	bf00      	nop
 8000f76:	bf00      	nop

08000f78 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8000f78:	4806      	ldr	r0, [pc, #24]	; (8000f94 <prvPortStartFirstTask+0x1c>)
 8000f7a:	6800      	ldr	r0, [r0, #0]
 8000f7c:	6800      	ldr	r0, [r0, #0]
 8000f7e:	f380 8808 	msr	MSP, r0
 8000f82:	b662      	cpsie	i
 8000f84:	b661      	cpsie	f
 8000f86:	f3bf 8f4f 	dsb	sy
 8000f8a:	f3bf 8f6f 	isb	sy
 8000f8e:	df00      	svc	0
 8000f90:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8000f92:	bf00      	nop
 8000f94:	e000ed08 	.word	0xe000ed08

08000f98 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b084      	sub	sp, #16
 8000f9c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8000f9e:	4b37      	ldr	r3, [pc, #220]	; (800107c <xPortStartScheduler+0xe4>)
 8000fa0:	681b      	ldr	r3, [r3, #0]
 8000fa2:	4a37      	ldr	r2, [pc, #220]	; (8001080 <xPortStartScheduler+0xe8>)
 8000fa4:	4293      	cmp	r3, r2
 8000fa6:	d105      	bne.n	8000fb4 <xPortStartScheduler+0x1c>
 8000fa8:	f240 1241 	movw	r2, #321	; 0x141
 8000fac:	4935      	ldr	r1, [pc, #212]	; (8001084 <xPortStartScheduler+0xec>)
 8000fae:	4836      	ldr	r0, [pc, #216]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fb0:	f004 ff32 	bl	8005e18 <iprintf>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8000fb4:	4b31      	ldr	r3, [pc, #196]	; (800107c <xPortStartScheduler+0xe4>)
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a34      	ldr	r2, [pc, #208]	; (800108c <xPortStartScheduler+0xf4>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d105      	bne.n	8000fca <xPortStartScheduler+0x32>
 8000fbe:	f44f 72a1 	mov.w	r2, #322	; 0x142
 8000fc2:	4930      	ldr	r1, [pc, #192]	; (8001084 <xPortStartScheduler+0xec>)
 8000fc4:	4830      	ldr	r0, [pc, #192]	; (8001088 <xPortStartScheduler+0xf0>)
 8000fc6:	f004 ff27 	bl	8005e18 <iprintf>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8000fca:	4b31      	ldr	r3, [pc, #196]	; (8001090 <xPortStartScheduler+0xf8>)
 8000fcc:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8000fce:	68fb      	ldr	r3, [r7, #12]
 8000fd0:	781b      	ldrb	r3, [r3, #0]
 8000fd2:	b2db      	uxtb	r3, r3
 8000fd4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8000fd6:	68fb      	ldr	r3, [r7, #12]
 8000fd8:	22ff      	movs	r2, #255	; 0xff
 8000fda:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	781b      	ldrb	r3, [r3, #0]
 8000fe0:	b2db      	uxtb	r3, r3
 8000fe2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8000fe4:	79fb      	ldrb	r3, [r7, #7]
 8000fe6:	b2db      	uxtb	r3, r3
 8000fe8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	4b29      	ldr	r3, [pc, #164]	; (8001094 <xPortStartScheduler+0xfc>)
 8000ff0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8000ff2:	4b29      	ldr	r3, [pc, #164]	; (8001098 <xPortStartScheduler+0x100>)
 8000ff4:	2207      	movs	r2, #7
 8000ff6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8000ff8:	e009      	b.n	800100e <xPortStartScheduler+0x76>
		{
			ulMaxPRIGROUPValue--;
 8000ffa:	4b27      	ldr	r3, [pc, #156]	; (8001098 <xPortStartScheduler+0x100>)
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	3b01      	subs	r3, #1
 8001000:	4a25      	ldr	r2, [pc, #148]	; (8001098 <xPortStartScheduler+0x100>)
 8001002:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8001004:	79fb      	ldrb	r3, [r7, #7]
 8001006:	b2db      	uxtb	r3, r3
 8001008:	005b      	lsls	r3, r3, #1
 800100a:	b2db      	uxtb	r3, r3
 800100c:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800100e:	79fb      	ldrb	r3, [r7, #7]
 8001010:	b2db      	uxtb	r3, r3
 8001012:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001016:	2b80      	cmp	r3, #128	; 0x80
 8001018:	d0ef      	beq.n	8000ffa <xPortStartScheduler+0x62>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800101a:	4b1f      	ldr	r3, [pc, #124]	; (8001098 <xPortStartScheduler+0x100>)
 800101c:	681b      	ldr	r3, [r3, #0]
 800101e:	021b      	lsls	r3, r3, #8
 8001020:	4a1d      	ldr	r2, [pc, #116]	; (8001098 <xPortStartScheduler+0x100>)
 8001022:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8001024:	4b1c      	ldr	r3, [pc, #112]	; (8001098 <xPortStartScheduler+0x100>)
 8001026:	681b      	ldr	r3, [r3, #0]
 8001028:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800102c:	4a1a      	ldr	r2, [pc, #104]	; (8001098 <xPortStartScheduler+0x100>)
 800102e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8001030:	68bb      	ldr	r3, [r7, #8]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	68fb      	ldr	r3, [r7, #12]
 8001036:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8001038:	4a18      	ldr	r2, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103a:	4b18      	ldr	r3, [pc, #96]	; (800109c <xPortStartScheduler+0x104>)
 800103c:	681b      	ldr	r3, [r3, #0]
 800103e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001042:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8001044:	4a15      	ldr	r2, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001046:	4b15      	ldr	r3, [pc, #84]	; (800109c <xPortStartScheduler+0x104>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800104e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8001050:	f000 f8d2 	bl	80011f8 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8001054:	4b12      	ldr	r3, [pc, #72]	; (80010a0 <xPortStartScheduler+0x108>)
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800105a:	f000 f8e9 	bl	8001230 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800105e:	4a11      	ldr	r2, [pc, #68]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001060:	4b10      	ldr	r3, [pc, #64]	; (80010a4 <xPortStartScheduler+0x10c>)
 8001062:	681b      	ldr	r3, [r3, #0]
 8001064:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8001068:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800106a:	f7ff ff85 	bl	8000f78 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800106e:	f7ff ff51 	bl	8000f14 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8001072:	2300      	movs	r3, #0
}
 8001074:	4618      	mov	r0, r3
 8001076:	3710      	adds	r7, #16
 8001078:	46bd      	mov	sp, r7
 800107a:	bd80      	pop	{r7, pc}
 800107c:	e000ed00 	.word	0xe000ed00
 8001080:	410fc271 	.word	0x410fc271
 8001084:	08006d74 	.word	0x08006d74
 8001088:	08006da0 	.word	0x08006da0
 800108c:	410fc270 	.word	0x410fc270
 8001090:	e000e400 	.word	0xe000e400
 8001094:	200010cc 	.word	0x200010cc
 8001098:	200010d0 	.word	0x200010d0
 800109c:	e000ed20 	.word	0xe000ed20
 80010a0:	20000010 	.word	0x20000010
 80010a4:	e000ef34 	.word	0xe000ef34

080010a8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 80010a8:	b580      	push	{r7, lr}
 80010aa:	b082      	sub	sp, #8
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80010b2:	f383 8811 	msr	BASEPRI, r3
 80010b6:	f3bf 8f6f 	isb	sy
 80010ba:	f3bf 8f4f 	dsb	sy
 80010be:	607b      	str	r3, [r7, #4]
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80010c0:	4b0b      	ldr	r3, [pc, #44]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c2:	681b      	ldr	r3, [r3, #0]
 80010c4:	3301      	adds	r3, #1
 80010c6:	4a0a      	ldr	r2, [pc, #40]	; (80010f0 <vPortEnterCritical+0x48>)
 80010c8:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80010ca:	4b09      	ldr	r3, [pc, #36]	; (80010f0 <vPortEnterCritical+0x48>)
 80010cc:	681b      	ldr	r3, [r3, #0]
 80010ce:	2b01      	cmp	r3, #1
 80010d0:	d10a      	bne.n	80010e8 <vPortEnterCritical+0x40>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80010d2:	4b08      	ldr	r3, [pc, #32]	; (80010f4 <vPortEnterCritical+0x4c>)
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	b2db      	uxtb	r3, r3
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d005      	beq.n	80010e8 <vPortEnterCritical+0x40>
 80010dc:	f240 12a3 	movw	r2, #419	; 0x1a3
 80010e0:	4905      	ldr	r1, [pc, #20]	; (80010f8 <vPortEnterCritical+0x50>)
 80010e2:	4806      	ldr	r0, [pc, #24]	; (80010fc <vPortEnterCritical+0x54>)
 80010e4:	f004 fe98 	bl	8005e18 <iprintf>
	}
}
 80010e8:	bf00      	nop
 80010ea:	3708      	adds	r7, #8
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	20000010 	.word	0x20000010
 80010f4:	e000ed04 	.word	0xe000ed04
 80010f8:	08006d74 	.word	0x08006d74
 80010fc:	08006da0 	.word	0x08006da0

08001100 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b082      	sub	sp, #8
 8001104:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8001106:	4b0e      	ldr	r3, [pc, #56]	; (8001140 <vPortExitCritical+0x40>)
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	2b00      	cmp	r3, #0
 800110c:	d105      	bne.n	800111a <vPortExitCritical+0x1a>
 800110e:	f44f 72d5 	mov.w	r2, #426	; 0x1aa
 8001112:	490c      	ldr	r1, [pc, #48]	; (8001144 <vPortExitCritical+0x44>)
 8001114:	480c      	ldr	r0, [pc, #48]	; (8001148 <vPortExitCritical+0x48>)
 8001116:	f004 fe7f 	bl	8005e18 <iprintf>
	uxCriticalNesting--;
 800111a:	4b09      	ldr	r3, [pc, #36]	; (8001140 <vPortExitCritical+0x40>)
 800111c:	681b      	ldr	r3, [r3, #0]
 800111e:	3b01      	subs	r3, #1
 8001120:	4a07      	ldr	r2, [pc, #28]	; (8001140 <vPortExitCritical+0x40>)
 8001122:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8001124:	4b06      	ldr	r3, [pc, #24]	; (8001140 <vPortExitCritical+0x40>)
 8001126:	681b      	ldr	r3, [r3, #0]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d104      	bne.n	8001136 <vPortExitCritical+0x36>
 800112c:	2300      	movs	r3, #0
 800112e:	607b      	str	r3, [r7, #4]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	f383 8811 	msr	BASEPRI, r3
	{
		portENABLE_INTERRUPTS();
	}
}
 8001136:	bf00      	nop
 8001138:	3708      	adds	r7, #8
 800113a:	46bd      	mov	sp, r7
 800113c:	bd80      	pop	{r7, pc}
 800113e:	bf00      	nop
 8001140:	20000010 	.word	0x20000010
 8001144:	08006d74 	.word	0x08006d74
 8001148:	08006da0 	.word	0x08006da0
 800114c:	00000000 	.word	0x00000000

08001150 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8001150:	f3ef 8009 	mrs	r0, PSP
 8001154:	f3bf 8f6f 	isb	sy
 8001158:	4b15      	ldr	r3, [pc, #84]	; (80011b0 <pxCurrentTCBConst>)
 800115a:	681a      	ldr	r2, [r3, #0]
 800115c:	f01e 0f10 	tst.w	lr, #16
 8001160:	bf08      	it	eq
 8001162:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8001166:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800116a:	6010      	str	r0, [r2, #0]
 800116c:	f84d 3d04 	str.w	r3, [sp, #-4]!
 8001170:	f04f 0050 	mov.w	r0, #80	; 0x50
 8001174:	f380 8811 	msr	BASEPRI, r0
 8001178:	f3bf 8f4f 	dsb	sy
 800117c:	f3bf 8f6f 	isb	sy
 8001180:	f001 ffaa 	bl	80030d8 <vTaskSwitchContext>
 8001184:	f04f 0000 	mov.w	r0, #0
 8001188:	f380 8811 	msr	BASEPRI, r0
 800118c:	bc08      	pop	{r3}
 800118e:	6819      	ldr	r1, [r3, #0]
 8001190:	6808      	ldr	r0, [r1, #0]
 8001192:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001196:	f01e 0f10 	tst.w	lr, #16
 800119a:	bf08      	it	eq
 800119c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 80011a0:	f380 8809 	msr	PSP, r0
 80011a4:	f3bf 8f6f 	isb	sy
 80011a8:	4770      	bx	lr
 80011aa:	bf00      	nop
 80011ac:	f3af 8000 	nop.w

080011b0 <pxCurrentTCBConst>:
 80011b0:	200060ec 	.word	0x200060ec
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80011b4:	bf00      	nop
 80011b6:	bf00      	nop

080011b8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b082      	sub	sp, #8
 80011bc:	af00      	add	r7, sp, #0
	__asm volatile
 80011be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80011c2:	f383 8811 	msr	BASEPRI, r3
 80011c6:	f3bf 8f6f 	isb	sy
 80011ca:	f3bf 8f4f 	dsb	sy
 80011ce:	607b      	str	r3, [r7, #4]
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80011d0:	f001 fea6 	bl	8002f20 <xTaskIncrementTick>
 80011d4:	4603      	mov	r3, r0
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d003      	beq.n	80011e2 <xPortSysTickHandler+0x2a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80011da:	4b06      	ldr	r3, [pc, #24]	; (80011f4 <xPortSysTickHandler+0x3c>)
 80011dc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80011e0:	601a      	str	r2, [r3, #0]
 80011e2:	2300      	movs	r3, #0
 80011e4:	603b      	str	r3, [r7, #0]
	__asm volatile
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portENABLE_INTERRUPTS();
}
 80011ec:	bf00      	nop
 80011ee:	3708      	adds	r7, #8
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}
 80011f4:	e000ed04 	.word	0xe000ed04

080011f8 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80011f8:	b480      	push	{r7}
 80011fa:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80011fc:	4a08      	ldr	r2, [pc, #32]	; (8001220 <vPortSetupTimerInterrupt+0x28>)
 80011fe:	4b09      	ldr	r3, [pc, #36]	; (8001224 <vPortSetupTimerInterrupt+0x2c>)
 8001200:	681b      	ldr	r3, [r3, #0]
 8001202:	4909      	ldr	r1, [pc, #36]	; (8001228 <vPortSetupTimerInterrupt+0x30>)
 8001204:	fba1 1303 	umull	r1, r3, r1, r3
 8001208:	099b      	lsrs	r3, r3, #6
 800120a:	3b01      	subs	r3, #1
 800120c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800120e:	4b07      	ldr	r3, [pc, #28]	; (800122c <vPortSetupTimerInterrupt+0x34>)
 8001210:	2207      	movs	r2, #7
 8001212:	601a      	str	r2, [r3, #0]
}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr
 800121e:	bf00      	nop
 8001220:	e000e014 	.word	0xe000e014
 8001224:	20000044 	.word	0x20000044
 8001228:	10624dd3 	.word	0x10624dd3
 800122c:	e000e010 	.word	0xe000e010

08001230 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8001230:	f8df 000c 	ldr.w	r0, [pc, #12]	; 8001240 <vPortEnableVFP+0x10>
 8001234:	6801      	ldr	r1, [r0, #0]
 8001236:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800123a:	6001      	str	r1, [r0, #0]
 800123c:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800123e:	bf00      	nop
 8001240:	e000ed88 	.word	0xe000ed88

08001244 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8001244:	b580      	push	{r7, lr}
 8001246:	b082      	sub	sp, #8
 8001248:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800124a:	f3ef 8305 	mrs	r3, IPSR
 800124e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	2b0f      	cmp	r3, #15
 8001254:	d90f      	bls.n	8001276 <vPortValidateInterruptPriority+0x32>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8001256:	4a11      	ldr	r2, [pc, #68]	; (800129c <vPortValidateInterruptPriority+0x58>)
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	4413      	add	r3, r2
 800125c:	781b      	ldrb	r3, [r3, #0]
 800125e:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <vPortValidateInterruptPriority+0x5c>)
 8001262:	781b      	ldrb	r3, [r3, #0]
 8001264:	78fa      	ldrb	r2, [r7, #3]
 8001266:	429a      	cmp	r2, r3
 8001268:	d205      	bcs.n	8001276 <vPortValidateInterruptPriority+0x32>
 800126a:	f240 22e6 	movw	r2, #742	; 0x2e6
 800126e:	490d      	ldr	r1, [pc, #52]	; (80012a4 <vPortValidateInterruptPriority+0x60>)
 8001270:	480d      	ldr	r0, [pc, #52]	; (80012a8 <vPortValidateInterruptPriority+0x64>)
 8001272:	f004 fdd1 	bl	8005e18 <iprintf>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8001276:	4b0d      	ldr	r3, [pc, #52]	; (80012ac <vPortValidateInterruptPriority+0x68>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800127e:	4b0c      	ldr	r3, [pc, #48]	; (80012b0 <vPortValidateInterruptPriority+0x6c>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	429a      	cmp	r2, r3
 8001284:	d905      	bls.n	8001292 <vPortValidateInterruptPriority+0x4e>
 8001286:	f240 22f6 	movw	r2, #758	; 0x2f6
 800128a:	4906      	ldr	r1, [pc, #24]	; (80012a4 <vPortValidateInterruptPriority+0x60>)
 800128c:	4806      	ldr	r0, [pc, #24]	; (80012a8 <vPortValidateInterruptPriority+0x64>)
 800128e:	f004 fdc3 	bl	8005e18 <iprintf>
	}
 8001292:	bf00      	nop
 8001294:	3708      	adds	r7, #8
 8001296:	46bd      	mov	sp, r7
 8001298:	bd80      	pop	{r7, pc}
 800129a:	bf00      	nop
 800129c:	e000e3f0 	.word	0xe000e3f0
 80012a0:	200010cc 	.word	0x200010cc
 80012a4:	08006d74 	.word	0x08006d74
 80012a8:	08006da0 	.word	0x08006da0
 80012ac:	e000ed0c 	.word	0xe000ed0c
 80012b0:	200010d0 	.word	0x200010d0

080012b4 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b086      	sub	sp, #24
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80012bc:	2300      	movs	r3, #0
 80012be:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80012c0:	f001 fd70 	bl	8002da4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80012c4:	4b53      	ldr	r3, [pc, #332]	; (8001414 <pvPortMalloc+0x160>)
 80012c6:	681b      	ldr	r3, [r3, #0]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d101      	bne.n	80012d0 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80012cc:	f000 f90c 	bl	80014e8 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80012d0:	4b51      	ldr	r3, [pc, #324]	; (8001418 <pvPortMalloc+0x164>)
 80012d2:	681a      	ldr	r2, [r3, #0]
 80012d4:	687b      	ldr	r3, [r7, #4]
 80012d6:	4013      	ands	r3, r2
 80012d8:	2b00      	cmp	r3, #0
 80012da:	f040 8082 	bne.w	80013e2 <pvPortMalloc+0x12e>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d017      	beq.n	8001314 <pvPortMalloc+0x60>
			{
				xWantedSize += xHeapStructSize;
 80012e4:	2208      	movs	r2, #8
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4413      	add	r3, r2
 80012ea:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	f003 0307 	and.w	r3, r3, #7
 80012f2:	2b00      	cmp	r3, #0
 80012f4:	d00e      	beq.n	8001314 <pvPortMalloc+0x60>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f023 0307 	bic.w	r3, r3, #7
 80012fc:	3308      	adds	r3, #8
 80012fe:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	f003 0307 	and.w	r3, r3, #7
 8001306:	2b00      	cmp	r3, #0
 8001308:	d004      	beq.n	8001314 <pvPortMalloc+0x60>
 800130a:	22bf      	movs	r2, #191	; 0xbf
 800130c:	4943      	ldr	r1, [pc, #268]	; (800141c <pvPortMalloc+0x168>)
 800130e:	4844      	ldr	r0, [pc, #272]	; (8001420 <pvPortMalloc+0x16c>)
 8001310:	f004 fd82 	bl	8005e18 <iprintf>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8001314:	687b      	ldr	r3, [r7, #4]
 8001316:	2b00      	cmp	r3, #0
 8001318:	d063      	beq.n	80013e2 <pvPortMalloc+0x12e>
 800131a:	4b42      	ldr	r3, [pc, #264]	; (8001424 <pvPortMalloc+0x170>)
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	687a      	ldr	r2, [r7, #4]
 8001320:	429a      	cmp	r2, r3
 8001322:	d85e      	bhi.n	80013e2 <pvPortMalloc+0x12e>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8001324:	4b40      	ldr	r3, [pc, #256]	; (8001428 <pvPortMalloc+0x174>)
 8001326:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 8001328:	4b3f      	ldr	r3, [pc, #252]	; (8001428 <pvPortMalloc+0x174>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800132e:	e004      	b.n	800133a <pvPortMalloc+0x86>
				{
					pxPreviousBlock = pxBlock;
 8001330:	697b      	ldr	r3, [r7, #20]
 8001332:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800133a:	697b      	ldr	r3, [r7, #20]
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	429a      	cmp	r2, r3
 8001342:	d203      	bcs.n	800134c <pvPortMalloc+0x98>
 8001344:	697b      	ldr	r3, [r7, #20]
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d1f1      	bne.n	8001330 <pvPortMalloc+0x7c>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800134c:	4b31      	ldr	r3, [pc, #196]	; (8001414 <pvPortMalloc+0x160>)
 800134e:	681b      	ldr	r3, [r3, #0]
 8001350:	697a      	ldr	r2, [r7, #20]
 8001352:	429a      	cmp	r2, r3
 8001354:	d045      	beq.n	80013e2 <pvPortMalloc+0x12e>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8001356:	693b      	ldr	r3, [r7, #16]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	2208      	movs	r2, #8
 800135c:	4413      	add	r3, r2
 800135e:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8001360:	697b      	ldr	r3, [r7, #20]
 8001362:	681a      	ldr	r2, [r3, #0]
 8001364:	693b      	ldr	r3, [r7, #16]
 8001366:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	685a      	ldr	r2, [r3, #4]
 800136c:	687b      	ldr	r3, [r7, #4]
 800136e:	1ad2      	subs	r2, r2, r3
 8001370:	2308      	movs	r3, #8
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	429a      	cmp	r2, r3
 8001376:	d919      	bls.n	80013ac <pvPortMalloc+0xf8>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8001378:	697a      	ldr	r2, [r7, #20]
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	4413      	add	r3, r2
 800137e:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8001380:	68bb      	ldr	r3, [r7, #8]
 8001382:	f003 0307 	and.w	r3, r3, #7
 8001386:	2b00      	cmp	r3, #0
 8001388:	d004      	beq.n	8001394 <pvPortMalloc+0xe0>
 800138a:	22ec      	movs	r2, #236	; 0xec
 800138c:	4923      	ldr	r1, [pc, #140]	; (800141c <pvPortMalloc+0x168>)
 800138e:	4824      	ldr	r0, [pc, #144]	; (8001420 <pvPortMalloc+0x16c>)
 8001390:	f004 fd42 	bl	8005e18 <iprintf>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	685a      	ldr	r2, [r3, #4]
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	1ad2      	subs	r2, r2, r3
 800139c:	68bb      	ldr	r3, [r7, #8]
 800139e:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80013a0:	697b      	ldr	r3, [r7, #20]
 80013a2:	687a      	ldr	r2, [r7, #4]
 80013a4:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80013a6:	68b8      	ldr	r0, [r7, #8]
 80013a8:	f000 f900 	bl	80015ac <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80013ac:	4b1d      	ldr	r3, [pc, #116]	; (8001424 <pvPortMalloc+0x170>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	697b      	ldr	r3, [r7, #20]
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	1ad3      	subs	r3, r2, r3
 80013b6:	4a1b      	ldr	r2, [pc, #108]	; (8001424 <pvPortMalloc+0x170>)
 80013b8:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80013ba:	4b1a      	ldr	r3, [pc, #104]	; (8001424 <pvPortMalloc+0x170>)
 80013bc:	681a      	ldr	r2, [r3, #0]
 80013be:	4b1b      	ldr	r3, [pc, #108]	; (800142c <pvPortMalloc+0x178>)
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	429a      	cmp	r2, r3
 80013c4:	d203      	bcs.n	80013ce <pvPortMalloc+0x11a>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80013c6:	4b17      	ldr	r3, [pc, #92]	; (8001424 <pvPortMalloc+0x170>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4a18      	ldr	r2, [pc, #96]	; (800142c <pvPortMalloc+0x178>)
 80013cc:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80013ce:	697b      	ldr	r3, [r7, #20]
 80013d0:	685a      	ldr	r2, [r3, #4]
 80013d2:	4b11      	ldr	r3, [pc, #68]	; (8001418 <pvPortMalloc+0x164>)
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	431a      	orrs	r2, r3
 80013d8:	697b      	ldr	r3, [r7, #20]
 80013da:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80013dc:	697b      	ldr	r3, [r7, #20]
 80013de:	2200      	movs	r2, #0
 80013e0:	601a      	str	r2, [r3, #0]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
 80013e2:	68fb      	ldr	r3, [r7, #12]
 80013e4:	687a      	ldr	r2, [r7, #4]
 80013e6:	4619      	mov	r1, r3
 80013e8:	2038      	movs	r0, #56	; 0x38
 80013ea:	f003 fe37 	bl	800505c <prvTraceStoreEvent2>
	}
	( void ) xTaskResumeAll();
 80013ee:	f001 fce7 	bl	8002dc0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	f003 0307 	and.w	r3, r3, #7
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d005      	beq.n	8001408 <pvPortMalloc+0x154>
 80013fc:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001400:	4906      	ldr	r1, [pc, #24]	; (800141c <pvPortMalloc+0x168>)
 8001402:	4807      	ldr	r0, [pc, #28]	; (8001420 <pvPortMalloc+0x16c>)
 8001404:	f004 fd08 	bl	8005e18 <iprintf>
	return pvReturn;
 8001408:	68fb      	ldr	r3, [r7, #12]
}
 800140a:	4618      	mov	r0, r3
 800140c:	3718      	adds	r7, #24
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	200060dc 	.word	0x200060dc
 8001418:	200060e8 	.word	0x200060e8
 800141c:	08006db0 	.word	0x08006db0
 8001420:	08006dd8 	.word	0x08006dd8
 8001424:	200060e0 	.word	0x200060e0
 8001428:	200060d4 	.word	0x200060d4
 800142c:	200060e4 	.word	0x200060e4

08001430 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8001430:	b580      	push	{r7, lr}
 8001432:	b084      	sub	sp, #16
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8001438:	687b      	ldr	r3, [r7, #4]
 800143a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	2b00      	cmp	r3, #0
 8001440:	d046      	beq.n	80014d0 <vPortFree+0xa0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8001442:	2308      	movs	r3, #8
 8001444:	425b      	negs	r3, r3
 8001446:	68fa      	ldr	r2, [r7, #12]
 8001448:	4413      	add	r3, r2
 800144a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800144c:	68fb      	ldr	r3, [r7, #12]
 800144e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8001450:	68bb      	ldr	r3, [r7, #8]
 8001452:	685a      	ldr	r2, [r3, #4]
 8001454:	4b20      	ldr	r3, [pc, #128]	; (80014d8 <vPortFree+0xa8>)
 8001456:	681b      	ldr	r3, [r3, #0]
 8001458:	4013      	ands	r3, r2
 800145a:	2b00      	cmp	r3, #0
 800145c:	d105      	bne.n	800146a <vPortFree+0x3a>
 800145e:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001462:	491e      	ldr	r1, [pc, #120]	; (80014dc <vPortFree+0xac>)
 8001464:	481e      	ldr	r0, [pc, #120]	; (80014e0 <vPortFree+0xb0>)
 8001466:	f004 fcd7 	bl	8005e18 <iprintf>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800146a:	68bb      	ldr	r3, [r7, #8]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	2b00      	cmp	r3, #0
 8001470:	d005      	beq.n	800147e <vPortFree+0x4e>
 8001472:	f240 1241 	movw	r2, #321	; 0x141
 8001476:	4919      	ldr	r1, [pc, #100]	; (80014dc <vPortFree+0xac>)
 8001478:	4819      	ldr	r0, [pc, #100]	; (80014e0 <vPortFree+0xb0>)
 800147a:	f004 fccd 	bl	8005e18 <iprintf>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800147e:	68bb      	ldr	r3, [r7, #8]
 8001480:	685a      	ldr	r2, [r3, #4]
 8001482:	4b15      	ldr	r3, [pc, #84]	; (80014d8 <vPortFree+0xa8>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4013      	ands	r3, r2
 8001488:	2b00      	cmp	r3, #0
 800148a:	d021      	beq.n	80014d0 <vPortFree+0xa0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d11d      	bne.n	80014d0 <vPortFree+0xa0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8001494:	68bb      	ldr	r3, [r7, #8]
 8001496:	685a      	ldr	r2, [r3, #4]
 8001498:	4b0f      	ldr	r3, [pc, #60]	; (80014d8 <vPortFree+0xa8>)
 800149a:	681b      	ldr	r3, [r3, #0]
 800149c:	43db      	mvns	r3, r3
 800149e:	401a      	ands	r2, r3
 80014a0:	68bb      	ldr	r3, [r7, #8]
 80014a2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80014a4:	f001 fc7e 	bl	8002da4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	685a      	ldr	r2, [r3, #4]
 80014ac:	4b0d      	ldr	r3, [pc, #52]	; (80014e4 <vPortFree+0xb4>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	4413      	add	r3, r2
 80014b2:	4a0c      	ldr	r2, [pc, #48]	; (80014e4 <vPortFree+0xb4>)
 80014b4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
 80014b6:	6879      	ldr	r1, [r7, #4]
 80014b8:	68bb      	ldr	r3, [r7, #8]
 80014ba:	685b      	ldr	r3, [r3, #4]
 80014bc:	425b      	negs	r3, r3
 80014be:	461a      	mov	r2, r3
 80014c0:	2039      	movs	r0, #57	; 0x39
 80014c2:	f003 fdcb 	bl	800505c <prvTraceStoreEvent2>
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80014c6:	68b8      	ldr	r0, [r7, #8]
 80014c8:	f000 f870 	bl	80015ac <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80014cc:	f001 fc78 	bl	8002dc0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80014d0:	bf00      	nop
 80014d2:	3710      	adds	r7, #16
 80014d4:	46bd      	mov	sp, r7
 80014d6:	bd80      	pop	{r7, pc}
 80014d8:	200060e8 	.word	0x200060e8
 80014dc:	08006db0 	.word	0x08006db0
 80014e0:	08006dd8 	.word	0x08006dd8
 80014e4:	200060e0 	.word	0x200060e0

080014e8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80014e8:	b480      	push	{r7}
 80014ea:	b085      	sub	sp, #20
 80014ec:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80014ee:	f44f 43a0 	mov.w	r3, #20480	; 0x5000
 80014f2:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80014f4:	4b27      	ldr	r3, [pc, #156]	; (8001594 <prvHeapInit+0xac>)
 80014f6:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80014f8:	68fb      	ldr	r3, [r7, #12]
 80014fa:	f003 0307 	and.w	r3, r3, #7
 80014fe:	2b00      	cmp	r3, #0
 8001500:	d00c      	beq.n	800151c <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	3307      	adds	r3, #7
 8001506:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f023 0307 	bic.w	r3, r3, #7
 800150e:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8001510:	68ba      	ldr	r2, [r7, #8]
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	1ad3      	subs	r3, r2, r3
 8001516:	4a1f      	ldr	r2, [pc, #124]	; (8001594 <prvHeapInit+0xac>)
 8001518:	4413      	add	r3, r2
 800151a:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800151c:	68fb      	ldr	r3, [r7, #12]
 800151e:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8001520:	4a1d      	ldr	r2, [pc, #116]	; (8001598 <prvHeapInit+0xb0>)
 8001522:	687b      	ldr	r3, [r7, #4]
 8001524:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8001526:	4b1c      	ldr	r3, [pc, #112]	; (8001598 <prvHeapInit+0xb0>)
 8001528:	2200      	movs	r2, #0
 800152a:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800152c:	687a      	ldr	r2, [r7, #4]
 800152e:	68bb      	ldr	r3, [r7, #8]
 8001530:	4413      	add	r3, r2
 8001532:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8001534:	2208      	movs	r2, #8
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	1a9b      	subs	r3, r3, r2
 800153a:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	f023 0307 	bic.w	r3, r3, #7
 8001542:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	4a15      	ldr	r2, [pc, #84]	; (800159c <prvHeapInit+0xb4>)
 8001548:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800154a:	4b14      	ldr	r3, [pc, #80]	; (800159c <prvHeapInit+0xb4>)
 800154c:	681b      	ldr	r3, [r3, #0]
 800154e:	2200      	movs	r2, #0
 8001550:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8001552:	4b12      	ldr	r3, [pc, #72]	; (800159c <prvHeapInit+0xb4>)
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	2200      	movs	r2, #0
 8001558:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800155e:	683b      	ldr	r3, [r7, #0]
 8001560:	68fa      	ldr	r2, [r7, #12]
 8001562:	1ad2      	subs	r2, r2, r3
 8001564:	683b      	ldr	r3, [r7, #0]
 8001566:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8001568:	4b0c      	ldr	r3, [pc, #48]	; (800159c <prvHeapInit+0xb4>)
 800156a:	681a      	ldr	r2, [r3, #0]
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001570:	683b      	ldr	r3, [r7, #0]
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	4a0a      	ldr	r2, [pc, #40]	; (80015a0 <prvHeapInit+0xb8>)
 8001576:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8001578:	683b      	ldr	r3, [r7, #0]
 800157a:	685b      	ldr	r3, [r3, #4]
 800157c:	4a09      	ldr	r2, [pc, #36]	; (80015a4 <prvHeapInit+0xbc>)
 800157e:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <prvHeapInit+0xc0>)
 8001582:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001586:	601a      	str	r2, [r3, #0]
}
 8001588:	bf00      	nop
 800158a:	3714      	adds	r7, #20
 800158c:	46bd      	mov	sp, r7
 800158e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001592:	4770      	bx	lr
 8001594:	200010d4 	.word	0x200010d4
 8001598:	200060d4 	.word	0x200060d4
 800159c:	200060dc 	.word	0x200060dc
 80015a0:	200060e4 	.word	0x200060e4
 80015a4:	200060e0 	.word	0x200060e0
 80015a8:	200060e8 	.word	0x200060e8

080015ac <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80015ac:	b480      	push	{r7}
 80015ae:	b085      	sub	sp, #20
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80015b4:	4b28      	ldr	r3, [pc, #160]	; (8001658 <prvInsertBlockIntoFreeList+0xac>)
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	e002      	b.n	80015c0 <prvInsertBlockIntoFreeList+0x14>
 80015ba:	68fb      	ldr	r3, [r7, #12]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
 80015c2:	681a      	ldr	r2, [r3, #0]
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	429a      	cmp	r2, r3
 80015c8:	d3f7      	bcc.n	80015ba <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80015ca:	68fb      	ldr	r3, [r7, #12]
 80015cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80015ce:	68fb      	ldr	r3, [r7, #12]
 80015d0:	685b      	ldr	r3, [r3, #4]
 80015d2:	68ba      	ldr	r2, [r7, #8]
 80015d4:	441a      	add	r2, r3
 80015d6:	687b      	ldr	r3, [r7, #4]
 80015d8:	429a      	cmp	r2, r3
 80015da:	d108      	bne.n	80015ee <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	685a      	ldr	r2, [r3, #4]
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	685b      	ldr	r3, [r3, #4]
 80015e4:	441a      	add	r2, r3
 80015e6:	68fb      	ldr	r3, [r7, #12]
 80015e8:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80015ea:	68fb      	ldr	r3, [r7, #12]
 80015ec:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	68ba      	ldr	r2, [r7, #8]
 80015f8:	441a      	add	r2, r3
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	681b      	ldr	r3, [r3, #0]
 80015fe:	429a      	cmp	r2, r3
 8001600:	d118      	bne.n	8001634 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8001602:	68fb      	ldr	r3, [r7, #12]
 8001604:	681a      	ldr	r2, [r3, #0]
 8001606:	4b15      	ldr	r3, [pc, #84]	; (800165c <prvInsertBlockIntoFreeList+0xb0>)
 8001608:	681b      	ldr	r3, [r3, #0]
 800160a:	429a      	cmp	r2, r3
 800160c:	d00d      	beq.n	800162a <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	685a      	ldr	r2, [r3, #4]
 8001612:	68fb      	ldr	r3, [r7, #12]
 8001614:	681b      	ldr	r3, [r3, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	441a      	add	r2, r3
 800161a:	687b      	ldr	r3, [r7, #4]
 800161c:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	681b      	ldr	r3, [r3, #0]
 8001622:	681a      	ldr	r2, [r3, #0]
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	e008      	b.n	800163c <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800162a:	4b0c      	ldr	r3, [pc, #48]	; (800165c <prvInsertBlockIntoFreeList+0xb0>)
 800162c:	681a      	ldr	r2, [r3, #0]
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	601a      	str	r2, [r3, #0]
 8001632:	e003      	b.n	800163c <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	681a      	ldr	r2, [r3, #0]
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800163c:	68fa      	ldr	r2, [r7, #12]
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	429a      	cmp	r2, r3
 8001642:	d002      	beq.n	800164a <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8001644:	68fb      	ldr	r3, [r7, #12]
 8001646:	687a      	ldr	r2, [r7, #4]
 8001648:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800164a:	bf00      	nop
 800164c:	3714      	adds	r7, #20
 800164e:	46bd      	mov	sp, r7
 8001650:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001654:	4770      	bx	lr
 8001656:	bf00      	nop
 8001658:	200060d4 	.word	0x200060d4
 800165c:	200060dc 	.word	0x200060dc

08001660 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8001660:	b580      	push	{r7, lr}
 8001662:	b084      	sub	sp, #16
 8001664:	af00      	add	r7, sp, #0
 8001666:	6078      	str	r0, [r7, #4]
 8001668:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800166e:	68fb      	ldr	r3, [r7, #12]
 8001670:	2b00      	cmp	r3, #0
 8001672:	d105      	bne.n	8001680 <xQueueGenericReset+0x20>
 8001674:	f240 121b 	movw	r2, #283	; 0x11b
 8001678:	492a      	ldr	r1, [pc, #168]	; (8001724 <xQueueGenericReset+0xc4>)
 800167a:	482b      	ldr	r0, [pc, #172]	; (8001728 <xQueueGenericReset+0xc8>)
 800167c:	f004 fbcc 	bl	8005e18 <iprintf>

	taskENTER_CRITICAL();
 8001680:	f7ff fd12 	bl	80010a8 <vPortEnterCritical>
	{
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8001684:	68fb      	ldr	r3, [r7, #12]
 8001686:	681a      	ldr	r2, [r3, #0]
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800168c:	68f9      	ldr	r1, [r7, #12]
 800168e:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8001690:	fb01 f303 	mul.w	r3, r1, r3
 8001694:	441a      	add	r2, r3
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	605a      	str	r2, [r3, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800169a:	68fb      	ldr	r3, [r7, #12]
 800169c:	2200      	movs	r2, #0
 800169e:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681a      	ldr	r2, [r3, #0]
 80016a4:	68fb      	ldr	r3, [r7, #12]
 80016a6:	609a      	str	r2, [r3, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80016b0:	3b01      	subs	r3, #1
 80016b2:	68f9      	ldr	r1, [r7, #12]
 80016b4:	6c09      	ldr	r1, [r1, #64]	; 0x40
 80016b6:	fb01 f303 	mul.w	r3, r1, r3
 80016ba:	441a      	add	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80016c0:	68fb      	ldr	r3, [r7, #12]
 80016c2:	22ff      	movs	r2, #255	; 0xff
 80016c4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80016c8:	68fb      	ldr	r3, [r7, #12]
 80016ca:	22ff      	movs	r2, #255	; 0xff
 80016cc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d114      	bne.n	8001700 <xQueueGenericReset+0xa0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80016d6:	68fb      	ldr	r3, [r7, #12]
 80016d8:	691b      	ldr	r3, [r3, #16]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d01a      	beq.n	8001714 <xQueueGenericReset+0xb4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80016de:	68fb      	ldr	r3, [r7, #12]
 80016e0:	3310      	adds	r3, #16
 80016e2:	4618      	mov	r0, r3
 80016e4:	f001 fdda 	bl	800329c <xTaskRemoveFromEventList>
 80016e8:	4603      	mov	r3, r0
 80016ea:	2b00      	cmp	r3, #0
 80016ec:	d012      	beq.n	8001714 <xQueueGenericReset+0xb4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80016ee:	4b0f      	ldr	r3, [pc, #60]	; (800172c <xQueueGenericReset+0xcc>)
 80016f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80016f4:	601a      	str	r2, [r3, #0]
 80016f6:	f3bf 8f4f 	dsb	sy
 80016fa:	f3bf 8f6f 	isb	sy
 80016fe:	e009      	b.n	8001714 <xQueueGenericReset+0xb4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8001700:	68fb      	ldr	r3, [r7, #12]
 8001702:	3310      	adds	r3, #16
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff fb1c 	bl	8000d42 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	3324      	adds	r3, #36	; 0x24
 800170e:	4618      	mov	r0, r3
 8001710:	f7ff fb17 	bl	8000d42 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8001714:	f7ff fcf4 	bl	8001100 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8001718:	2301      	movs	r3, #1
}
 800171a:	4618      	mov	r0, r3
 800171c:	3710      	adds	r7, #16
 800171e:	46bd      	mov	sp, r7
 8001720:	bd80      	pop	{r7, pc}
 8001722:	bf00      	nop
 8001724:	08006de8 	.word	0x08006de8
 8001728:	08006dfc 	.word	0x08006dfc
 800172c:	e000ed04 	.word	0xe000ed04

08001730 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8001730:	b580      	push	{r7, lr}
 8001732:	b08a      	sub	sp, #40	; 0x28
 8001734:	af02      	add	r7, sp, #8
 8001736:	60f8      	str	r0, [r7, #12]
 8001738:	60b9      	str	r1, [r7, #8]
 800173a:	4613      	mov	r3, r2
 800173c:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	2b00      	cmp	r3, #0
 8001742:	d105      	bne.n	8001750 <xQueueGenericCreate+0x20>
 8001744:	f44f 72c4 	mov.w	r2, #392	; 0x188
 8001748:	4914      	ldr	r1, [pc, #80]	; (800179c <xQueueGenericCreate+0x6c>)
 800174a:	4815      	ldr	r0, [pc, #84]	; (80017a0 <xQueueGenericCreate+0x70>)
 800174c:	f004 fb64 	bl	8005e18 <iprintf>

		if( uxItemSize == ( UBaseType_t ) 0 )
 8001750:	68bb      	ldr	r3, [r7, #8]
 8001752:	2b00      	cmp	r3, #0
 8001754:	d102      	bne.n	800175c <xQueueGenericCreate+0x2c>
		{
			/* There is not going to be a queue storage area. */
			xQueueSizeInBytes = ( size_t ) 0;
 8001756:	2300      	movs	r3, #0
 8001758:	61fb      	str	r3, [r7, #28]
 800175a:	e004      	b.n	8001766 <xQueueGenericCreate+0x36>
		}
		else
		{
			/* Allocate enough space to hold the maximum number of items that
			can be in the queue at any time. */
			xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	68ba      	ldr	r2, [r7, #8]
 8001760:	fb02 f303 	mul.w	r3, r2, r3
 8001764:	61fb      	str	r3, [r7, #28]
		}

		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 8001766:	69fb      	ldr	r3, [r7, #28]
 8001768:	3354      	adds	r3, #84	; 0x54
 800176a:	4618      	mov	r0, r3
 800176c:	f7ff fda2 	bl	80012b4 <pvPortMalloc>
 8001770:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8001772:	69bb      	ldr	r3, [r7, #24]
 8001774:	2b00      	cmp	r3, #0
 8001776:	d00b      	beq.n	8001790 <xQueueGenericCreate+0x60>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( ( uint8_t * ) pxNewQueue ) + sizeof( Queue_t );
 8001778:	69bb      	ldr	r3, [r7, #24]
 800177a:	3354      	adds	r3, #84	; 0x54
 800177c:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800177e:	79fa      	ldrb	r2, [r7, #7]
 8001780:	69bb      	ldr	r3, [r7, #24]
 8001782:	9300      	str	r3, [sp, #0]
 8001784:	4613      	mov	r3, r2
 8001786:	697a      	ldr	r2, [r7, #20]
 8001788:	68b9      	ldr	r1, [r7, #8]
 800178a:	68f8      	ldr	r0, [r7, #12]
 800178c:	f000 f80a 	bl	80017a4 <prvInitialiseNewQueue>
		}

		return pxNewQueue;
 8001790:	69bb      	ldr	r3, [r7, #24]
	}
 8001792:	4618      	mov	r0, r3
 8001794:	3720      	adds	r7, #32
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	08006de8 	.word	0x08006de8
 80017a0:	08006dfc 	.word	0x08006dfc

080017a4 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	b084      	sub	sp, #16
 80017a8:	af00      	add	r7, sp, #0
 80017aa:	60f8      	str	r0, [r7, #12]
 80017ac:	60b9      	str	r1, [r7, #8]
 80017ae:	607a      	str	r2, [r7, #4]
 80017b0:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80017b2:	68bb      	ldr	r3, [r7, #8]
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d103      	bne.n	80017c0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80017b8:	69bb      	ldr	r3, [r7, #24]
 80017ba:	69ba      	ldr	r2, [r7, #24]
 80017bc:	601a      	str	r2, [r3, #0]
 80017be:	e002      	b.n	80017c6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80017c0:	69bb      	ldr	r3, [r7, #24]
 80017c2:	687a      	ldr	r2, [r7, #4]
 80017c4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80017c6:	69bb      	ldr	r3, [r7, #24]
 80017c8:	68fa      	ldr	r2, [r7, #12]
 80017ca:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80017cc:	69bb      	ldr	r3, [r7, #24]
 80017ce:	68ba      	ldr	r2, [r7, #8]
 80017d0:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80017d2:	2101      	movs	r1, #1
 80017d4:	69b8      	ldr	r0, [r7, #24]
 80017d6:	f7ff ff43 	bl	8001660 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 80017da:	69bb      	ldr	r3, [r7, #24]
 80017dc:	78fa      	ldrb	r2, [r7, #3]
 80017de:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_TRACE_FACILITY */

	#if( configUSE_QUEUE_SETS == 1 )
	{
		pxNewQueue->pxQueueSetContainer = NULL;
 80017e2:	69bb      	ldr	r3, [r7, #24]
 80017e4:	2200      	movs	r2, #0
 80017e6:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
 80017e8:	69bb      	ldr	r3, [r7, #24]
 80017ea:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d002      	beq.n	80017f8 <prvInitialiseNewQueue+0x54>
 80017f2:	2b03      	cmp	r3, #3
 80017f4:	d008      	beq.n	8001808 <prvInitialiseNewQueue+0x64>
}
 80017f6:	e00d      	b.n	8001814 <prvInitialiseNewQueue+0x70>
	traceQUEUE_CREATE( pxNewQueue );
 80017f8:	69b9      	ldr	r1, [r7, #24]
 80017fa:	69bb      	ldr	r3, [r7, #24]
 80017fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80017fe:	461a      	mov	r2, r3
 8001800:	2011      	movs	r0, #17
 8001802:	f003 fc2b 	bl	800505c <prvTraceStoreEvent2>
 8001806:	e004      	b.n	8001812 <prvInitialiseNewQueue+0x6e>
 8001808:	69bb      	ldr	r3, [r7, #24]
 800180a:	4619      	mov	r1, r3
 800180c:	2012      	movs	r0, #18
 800180e:	f003 fbd9 	bl	8004fc4 <prvTraceStoreEvent1>
 8001812:	bf00      	nop
}
 8001814:	bf00      	nop
 8001816:	3710      	adds	r7, #16
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}

0800181c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b08a      	sub	sp, #40	; 0x28
 8001820:	af00      	add	r7, sp, #0
 8001822:	60f8      	str	r0, [r7, #12]
 8001824:	60b9      	str	r1, [r7, #8]
 8001826:	607a      	str	r2, [r7, #4]
 8001828:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800182a:	2300      	movs	r3, #0
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 800182e:	68fb      	ldr	r3, [r7, #12]
 8001830:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8001832:	6a3b      	ldr	r3, [r7, #32]
 8001834:	2b00      	cmp	r3, #0
 8001836:	d105      	bne.n	8001844 <xQueueGenericSend+0x28>
 8001838:	f240 22d9 	movw	r2, #729	; 0x2d9
 800183c:	49b5      	ldr	r1, [pc, #724]	; (8001b14 <xQueueGenericSend+0x2f8>)
 800183e:	48b6      	ldr	r0, [pc, #728]	; (8001b18 <xQueueGenericSend+0x2fc>)
 8001840:	f004 faea 	bl	8005e18 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001844:	68bb      	ldr	r3, [r7, #8]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d103      	bne.n	8001852 <xQueueGenericSend+0x36>
 800184a:	6a3b      	ldr	r3, [r7, #32]
 800184c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800184e:	2b00      	cmp	r3, #0
 8001850:	d101      	bne.n	8001856 <xQueueGenericSend+0x3a>
 8001852:	2301      	movs	r3, #1
 8001854:	e000      	b.n	8001858 <xQueueGenericSend+0x3c>
 8001856:	2300      	movs	r3, #0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d105      	bne.n	8001868 <xQueueGenericSend+0x4c>
 800185c:	f240 22da 	movw	r2, #730	; 0x2da
 8001860:	49ac      	ldr	r1, [pc, #688]	; (8001b14 <xQueueGenericSend+0x2f8>)
 8001862:	48ad      	ldr	r0, [pc, #692]	; (8001b18 <xQueueGenericSend+0x2fc>)
 8001864:	f004 fad8 	bl	8005e18 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001868:	683b      	ldr	r3, [r7, #0]
 800186a:	2b02      	cmp	r3, #2
 800186c:	d103      	bne.n	8001876 <xQueueGenericSend+0x5a>
 800186e:	6a3b      	ldr	r3, [r7, #32]
 8001870:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001872:	2b01      	cmp	r3, #1
 8001874:	d101      	bne.n	800187a <xQueueGenericSend+0x5e>
 8001876:	2301      	movs	r3, #1
 8001878:	e000      	b.n	800187c <xQueueGenericSend+0x60>
 800187a:	2300      	movs	r3, #0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d105      	bne.n	800188c <xQueueGenericSend+0x70>
 8001880:	f240 22db 	movw	r2, #731	; 0x2db
 8001884:	49a3      	ldr	r1, [pc, #652]	; (8001b14 <xQueueGenericSend+0x2f8>)
 8001886:	48a4      	ldr	r0, [pc, #656]	; (8001b18 <xQueueGenericSend+0x2fc>)
 8001888:	f004 fac6 	bl	8005e18 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800188c:	f001 fed0 	bl	8003630 <xTaskGetSchedulerState>
 8001890:	4603      	mov	r3, r0
 8001892:	2b00      	cmp	r3, #0
 8001894:	d102      	bne.n	800189c <xQueueGenericSend+0x80>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	2b00      	cmp	r3, #0
 800189a:	d101      	bne.n	80018a0 <xQueueGenericSend+0x84>
 800189c:	2301      	movs	r3, #1
 800189e:	e000      	b.n	80018a2 <xQueueGenericSend+0x86>
 80018a0:	2300      	movs	r3, #0
 80018a2:	2b00      	cmp	r3, #0
 80018a4:	d105      	bne.n	80018b2 <xQueueGenericSend+0x96>
 80018a6:	f240 22de 	movw	r2, #734	; 0x2de
 80018aa:	499a      	ldr	r1, [pc, #616]	; (8001b14 <xQueueGenericSend+0x2f8>)
 80018ac:	489a      	ldr	r0, [pc, #616]	; (8001b18 <xQueueGenericSend+0x2fc>)
 80018ae:	f004 fab3 	bl	8005e18 <iprintf>
	/* This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80018b2:	f7ff fbf9 	bl	80010a8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80018b6:	6a3b      	ldr	r3, [r7, #32]
 80018b8:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80018ba:	6a3b      	ldr	r3, [r7, #32]
 80018bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80018be:	429a      	cmp	r2, r3
 80018c0:	d302      	bcc.n	80018c8 <xQueueGenericSend+0xac>
 80018c2:	683b      	ldr	r3, [r7, #0]
 80018c4:	2b02      	cmp	r3, #2
 80018c6:	d16c      	bne.n	80019a2 <xQueueGenericSend+0x186>
			{
				traceQUEUE_SEND( pxQueue );
 80018c8:	6a3b      	ldr	r3, [r7, #32]
 80018ca:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80018ce:	2b04      	cmp	r3, #4
 80018d0:	d829      	bhi.n	8001926 <xQueueGenericSend+0x10a>
 80018d2:	a201      	add	r2, pc, #4	; (adr r2, 80018d8 <xQueueGenericSend+0xbc>)
 80018d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018d8:	080018ed 	.word	0x080018ed
 80018dc:	0800191b 	.word	0x0800191b
 80018e0:	08001909 	.word	0x08001909
 80018e4:	08001909 	.word	0x08001909
 80018e8:	0800191b 	.word	0x0800191b
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d101      	bne.n	80018f6 <xQueueGenericSend+0xda>
 80018f2:	2050      	movs	r0, #80	; 0x50
 80018f4:	e000      	b.n	80018f8 <xQueueGenericSend+0xdc>
 80018f6:	20c0      	movs	r0, #192	; 0xc0
 80018f8:	6a39      	ldr	r1, [r7, #32]
 80018fa:	6a3b      	ldr	r3, [r7, #32]
 80018fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80018fe:	3301      	adds	r3, #1
 8001900:	461a      	mov	r2, r3
 8001902:	f003 fbab 	bl	800505c <prvTraceStoreEvent2>
 8001906:	e00d      	b.n	8001924 <xQueueGenericSend+0x108>
 8001908:	6a39      	ldr	r1, [r7, #32]
 800190a:	6a3b      	ldr	r3, [r7, #32]
 800190c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800190e:	3301      	adds	r3, #1
 8001910:	461a      	mov	r2, r3
 8001912:	2051      	movs	r0, #81	; 0x51
 8001914:	f003 fba2 	bl	800505c <prvTraceStoreEvent2>
 8001918:	e004      	b.n	8001924 <xQueueGenericSend+0x108>
 800191a:	6a3b      	ldr	r3, [r7, #32]
 800191c:	4619      	mov	r1, r3
 800191e:	2052      	movs	r0, #82	; 0x52
 8001920:	f003 fb50 	bl	8004fc4 <prvTraceStoreEvent1>
 8001924:	bf00      	nop
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001926:	683a      	ldr	r2, [r7, #0]
 8001928:	68b9      	ldr	r1, [r7, #8]
 800192a:	6a38      	ldr	r0, [r7, #32]
 800192c:	f000 fcfe 	bl	800232c <prvCopyDataToQueue>
 8001930:	61f8      	str	r0, [r7, #28]

				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001932:	6a3b      	ldr	r3, [r7, #32]
 8001934:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001936:	2b00      	cmp	r3, #0
 8001938:	d00f      	beq.n	800195a <xQueueGenericSend+0x13e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 800193a:	6839      	ldr	r1, [r7, #0]
 800193c:	6a38      	ldr	r0, [r7, #32]
 800193e:	f000 fe77 	bl	8002630 <prvNotifyQueueSetContainer>
 8001942:	4603      	mov	r3, r0
 8001944:	2b00      	cmp	r3, #0
 8001946:	d028      	beq.n	800199a <xQueueGenericSend+0x17e>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock. A context switch is required. */
							queueYIELD_IF_USING_PREEMPTION();
 8001948:	4b74      	ldr	r3, [pc, #464]	; (8001b1c <xQueueGenericSend+0x300>)
 800194a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800194e:	601a      	str	r2, [r3, #0]
 8001950:	f3bf 8f4f 	dsb	sy
 8001954:	f3bf 8f6f 	isb	sy
 8001958:	e01f      	b.n	800199a <xQueueGenericSend+0x17e>
					}
					else
					{
						/* If there was a task waiting for data to arrive on the
						queue then unblock it now. */
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800195a:	6a3b      	ldr	r3, [r7, #32]
 800195c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800195e:	2b00      	cmp	r3, #0
 8001960:	d010      	beq.n	8001984 <xQueueGenericSend+0x168>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001962:	6a3b      	ldr	r3, [r7, #32]
 8001964:	3324      	adds	r3, #36	; 0x24
 8001966:	4618      	mov	r0, r3
 8001968:	f001 fc98 	bl	800329c <xTaskRemoveFromEventList>
 800196c:	4603      	mov	r3, r0
 800196e:	2b00      	cmp	r3, #0
 8001970:	d013      	beq.n	800199a <xQueueGenericSend+0x17e>
							{
								/* The unblocked task has a priority higher than
								our own so yield immediately.  Yes it is ok to
								do this from within the critical section - the
								kernel takes care of that. */
								queueYIELD_IF_USING_PREEMPTION();
 8001972:	4b6a      	ldr	r3, [pc, #424]	; (8001b1c <xQueueGenericSend+0x300>)
 8001974:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001978:	601a      	str	r2, [r3, #0]
 800197a:	f3bf 8f4f 	dsb	sy
 800197e:	f3bf 8f6f 	isb	sy
 8001982:	e00a      	b.n	800199a <xQueueGenericSend+0x17e>
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
						}
						else if( xYieldRequired != pdFALSE )
 8001984:	69fb      	ldr	r3, [r7, #28]
 8001986:	2b00      	cmp	r3, #0
 8001988:	d007      	beq.n	800199a <xQueueGenericSend+0x17e>
						{
							/* This path is a special case that will only get
							executed if the task was holding multiple mutexes
							and the mutexes were given back in an order that is
							different to that in which they were taken. */
							queueYIELD_IF_USING_PREEMPTION();
 800198a:	4b64      	ldr	r3, [pc, #400]	; (8001b1c <xQueueGenericSend+0x300>)
 800198c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001990:	601a      	str	r2, [r3, #0]
 8001992:	f3bf 8f4f 	dsb	sy
 8001996:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800199a:	f7ff fbb1 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 800199e:	2301      	movs	r3, #1
 80019a0:	e0f2      	b.n	8001b88 <xQueueGenericSend+0x36c>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80019a2:	687b      	ldr	r3, [r7, #4]
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d130      	bne.n	8001a0a <xQueueGenericSend+0x1ee>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80019a8:	f7ff fbaa 	bl	8001100 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
 80019ac:	6a3b      	ldr	r3, [r7, #32]
 80019ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80019b2:	2b04      	cmp	r3, #4
 80019b4:	d827      	bhi.n	8001a06 <xQueueGenericSend+0x1ea>
 80019b6:	a201      	add	r2, pc, #4	; (adr r2, 80019bc <xQueueGenericSend+0x1a0>)
 80019b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019bc:	080019d1 	.word	0x080019d1
 80019c0:	080019fb 	.word	0x080019fb
 80019c4:	080019eb 	.word	0x080019eb
 80019c8:	080019eb 	.word	0x080019eb
 80019cc:	080019fb 	.word	0x080019fb
 80019d0:	683b      	ldr	r3, [r7, #0]
 80019d2:	2b00      	cmp	r3, #0
 80019d4:	d101      	bne.n	80019da <xQueueGenericSend+0x1be>
 80019d6:	2053      	movs	r0, #83	; 0x53
 80019d8:	e000      	b.n	80019dc <xQueueGenericSend+0x1c0>
 80019da:	20c1      	movs	r0, #193	; 0xc1
 80019dc:	6a39      	ldr	r1, [r7, #32]
 80019de:	6a3b      	ldr	r3, [r7, #32]
 80019e0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019e2:	461a      	mov	r2, r3
 80019e4:	f003 fb3a 	bl	800505c <prvTraceStoreEvent2>
 80019e8:	e00c      	b.n	8001a04 <xQueueGenericSend+0x1e8>
 80019ea:	6a39      	ldr	r1, [r7, #32]
 80019ec:	6a3b      	ldr	r3, [r7, #32]
 80019ee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80019f0:	461a      	mov	r2, r3
 80019f2:	2054      	movs	r0, #84	; 0x54
 80019f4:	f003 fb32 	bl	800505c <prvTraceStoreEvent2>
 80019f8:	e004      	b.n	8001a04 <xQueueGenericSend+0x1e8>
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	4619      	mov	r1, r3
 80019fe:	2055      	movs	r0, #85	; 0x55
 8001a00:	f003 fae0 	bl	8004fc4 <prvTraceStoreEvent1>
 8001a04:	bf00      	nop
					return errQUEUE_FULL;
 8001a06:	2300      	movs	r3, #0
 8001a08:	e0be      	b.n	8001b88 <xQueueGenericSend+0x36c>
				}
				else if( xEntryTimeSet == pdFALSE )
 8001a0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d106      	bne.n	8001a1e <xQueueGenericSend+0x202>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8001a10:	f107 0314 	add.w	r3, r7, #20
 8001a14:	4618      	mov	r0, r3
 8001a16:	f001 fca7 	bl	8003368 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8001a1e:	f7ff fb6f 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8001a22:	f001 f9bf 	bl	8002da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8001a26:	f7ff fb3f 	bl	80010a8 <vPortEnterCritical>
 8001a2a:	6a3b      	ldr	r3, [r7, #32]
 8001a2c:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8001a30:	b25b      	sxtb	r3, r3
 8001a32:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a36:	d103      	bne.n	8001a40 <xQueueGenericSend+0x224>
 8001a38:	6a3b      	ldr	r3, [r7, #32]
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001a40:	6a3b      	ldr	r3, [r7, #32]
 8001a42:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001a46:	b25b      	sxtb	r3, r3
 8001a48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001a4c:	d103      	bne.n	8001a56 <xQueueGenericSend+0x23a>
 8001a4e:	6a3b      	ldr	r3, [r7, #32]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001a56:	f7ff fb53 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8001a5a:	1d3a      	adds	r2, r7, #4
 8001a5c:	f107 0314 	add.w	r3, r7, #20
 8001a60:	4611      	mov	r1, r2
 8001a62:	4618      	mov	r0, r3
 8001a64:	f001 fca2 	bl	80033ac <xTaskCheckForTimeOut>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	2b00      	cmp	r3, #0
 8001a6c:	d158      	bne.n	8001b20 <xQueueGenericSend+0x304>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8001a6e:	6a38      	ldr	r0, [r7, #32]
 8001a70:	f000 fd62 	bl	8002538 <prvIsQueueFull>
 8001a74:	4603      	mov	r3, r0
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d046      	beq.n	8001b08 <xQueueGenericSend+0x2ec>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
 8001a7a:	6a3b      	ldr	r3, [r7, #32]
 8001a7c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001a80:	2b04      	cmp	r3, #4
 8001a82:	d828      	bhi.n	8001ad6 <xQueueGenericSend+0x2ba>
 8001a84:	a201      	add	r2, pc, #4	; (adr r2, 8001a8c <xQueueGenericSend+0x270>)
 8001a86:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a8a:	bf00      	nop
 8001a8c:	08001aa1 	.word	0x08001aa1
 8001a90:	08001acb 	.word	0x08001acb
 8001a94:	08001abb 	.word	0x08001abb
 8001a98:	08001abb 	.word	0x08001abb
 8001a9c:	08001acb 	.word	0x08001acb
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d101      	bne.n	8001aaa <xQueueGenericSend+0x28e>
 8001aa6:	2056      	movs	r0, #86	; 0x56
 8001aa8:	e000      	b.n	8001aac <xQueueGenericSend+0x290>
 8001aaa:	20c2      	movs	r0, #194	; 0xc2
 8001aac:	6a39      	ldr	r1, [r7, #32]
 8001aae:	6a3b      	ldr	r3, [r7, #32]
 8001ab0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ab2:	461a      	mov	r2, r3
 8001ab4:	f003 fad2 	bl	800505c <prvTraceStoreEvent2>
 8001ab8:	e00c      	b.n	8001ad4 <xQueueGenericSend+0x2b8>
 8001aba:	6a39      	ldr	r1, [r7, #32]
 8001abc:	6a3b      	ldr	r3, [r7, #32]
 8001abe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ac0:	461a      	mov	r2, r3
 8001ac2:	2057      	movs	r0, #87	; 0x57
 8001ac4:	f003 faca 	bl	800505c <prvTraceStoreEvent2>
 8001ac8:	e004      	b.n	8001ad4 <xQueueGenericSend+0x2b8>
 8001aca:	6a3b      	ldr	r3, [r7, #32]
 8001acc:	4619      	mov	r1, r3
 8001ace:	2058      	movs	r0, #88	; 0x58
 8001ad0:	f003 fa78 	bl	8004fc4 <prvTraceStoreEvent1>
 8001ad4:	bf00      	nop
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8001ad6:	6a3b      	ldr	r3, [r7, #32]
 8001ad8:	3310      	adds	r3, #16
 8001ada:	687a      	ldr	r2, [r7, #4]
 8001adc:	4611      	mov	r1, r2
 8001ade:	4618      	mov	r0, r3
 8001ae0:	f001 fb84 	bl	80031ec <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible	that interrupts occurring now
				remove this task from the event	list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8001ae4:	6a38      	ldr	r0, [r7, #32]
 8001ae6:	f000 fcb1 	bl	800244c <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8001aea:	f001 f969 	bl	8002dc0 <xTaskResumeAll>
 8001aee:	4603      	mov	r3, r0
 8001af0:	2b00      	cmp	r3, #0
 8001af2:	f47f aede 	bne.w	80018b2 <xQueueGenericSend+0x96>
				{
					portYIELD_WITHIN_API();
 8001af6:	4b09      	ldr	r3, [pc, #36]	; (8001b1c <xQueueGenericSend+0x300>)
 8001af8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8001afc:	601a      	str	r2, [r3, #0]
 8001afe:	f3bf 8f4f 	dsb	sy
 8001b02:	f3bf 8f6f 	isb	sy
 8001b06:	e6d4      	b.n	80018b2 <xQueueGenericSend+0x96>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8001b08:	6a38      	ldr	r0, [r7, #32]
 8001b0a:	f000 fc9f 	bl	800244c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8001b0e:	f001 f957 	bl	8002dc0 <xTaskResumeAll>
 8001b12:	e6ce      	b.n	80018b2 <xQueueGenericSend+0x96>
 8001b14:	08006de8 	.word	0x08006de8
 8001b18:	08006dfc 	.word	0x08006dfc
 8001b1c:	e000ed04 	.word	0xe000ed04
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8001b20:	6a38      	ldr	r0, [r7, #32]
 8001b22:	f000 fc93 	bl	800244c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8001b26:	f001 f94b 	bl	8002dc0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
 8001b2a:	6a3b      	ldr	r3, [r7, #32]
 8001b2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001b30:	2b04      	cmp	r3, #4
 8001b32:	d828      	bhi.n	8001b86 <xQueueGenericSend+0x36a>
 8001b34:	a201      	add	r2, pc, #4	; (adr r2, 8001b3c <xQueueGenericSend+0x320>)
 8001b36:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b3a:	bf00      	nop
 8001b3c:	08001b51 	.word	0x08001b51
 8001b40:	08001b7b 	.word	0x08001b7b
 8001b44:	08001b6b 	.word	0x08001b6b
 8001b48:	08001b6b 	.word	0x08001b6b
 8001b4c:	08001b7b 	.word	0x08001b7b
 8001b50:	683b      	ldr	r3, [r7, #0]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d101      	bne.n	8001b5a <xQueueGenericSend+0x33e>
 8001b56:	2053      	movs	r0, #83	; 0x53
 8001b58:	e000      	b.n	8001b5c <xQueueGenericSend+0x340>
 8001b5a:	20c1      	movs	r0, #193	; 0xc1
 8001b5c:	6a39      	ldr	r1, [r7, #32]
 8001b5e:	6a3b      	ldr	r3, [r7, #32]
 8001b60:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b62:	461a      	mov	r2, r3
 8001b64:	f003 fa7a 	bl	800505c <prvTraceStoreEvent2>
 8001b68:	e00c      	b.n	8001b84 <xQueueGenericSend+0x368>
 8001b6a:	6a39      	ldr	r1, [r7, #32]
 8001b6c:	6a3b      	ldr	r3, [r7, #32]
 8001b6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001b70:	461a      	mov	r2, r3
 8001b72:	2054      	movs	r0, #84	; 0x54
 8001b74:	f003 fa72 	bl	800505c <prvTraceStoreEvent2>
 8001b78:	e004      	b.n	8001b84 <xQueueGenericSend+0x368>
 8001b7a:	6a3b      	ldr	r3, [r7, #32]
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	2055      	movs	r0, #85	; 0x55
 8001b80:	f003 fa20 	bl	8004fc4 <prvTraceStoreEvent1>
 8001b84:	bf00      	nop
			return errQUEUE_FULL;
 8001b86:	2300      	movs	r3, #0
		}
	}
}
 8001b88:	4618      	mov	r0, r3
 8001b8a:	3728      	adds	r7, #40	; 0x28
 8001b8c:	46bd      	mov	sp, r7
 8001b8e:	bd80      	pop	{r7, pc}

08001b90 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8001b90:	b580      	push	{r7, lr}
 8001b92:	b08c      	sub	sp, #48	; 0x30
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	60f8      	str	r0, [r7, #12]
 8001b98:	60b9      	str	r1, [r7, #8]
 8001b9a:	607a      	str	r2, [r7, #4]
 8001b9c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
 8001ba0:	62bb      	str	r3, [r7, #40]	; 0x28

	configASSERT( pxQueue );
 8001ba2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d105      	bne.n	8001bb4 <xQueueGenericSendFromISR+0x24>
 8001ba8:	f240 329f 	movw	r2, #927	; 0x39f
 8001bac:	4966      	ldr	r1, [pc, #408]	; (8001d48 <xQueueGenericSendFromISR+0x1b8>)
 8001bae:	4867      	ldr	r0, [pc, #412]	; (8001d4c <xQueueGenericSendFromISR+0x1bc>)
 8001bb0:	f004 f932 	bl	8005e18 <iprintf>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001bb4:	68bb      	ldr	r3, [r7, #8]
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d103      	bne.n	8001bc2 <xQueueGenericSendFromISR+0x32>
 8001bba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bbe:	2b00      	cmp	r3, #0
 8001bc0:	d101      	bne.n	8001bc6 <xQueueGenericSendFromISR+0x36>
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	e000      	b.n	8001bc8 <xQueueGenericSendFromISR+0x38>
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	2b00      	cmp	r3, #0
 8001bca:	d105      	bne.n	8001bd8 <xQueueGenericSendFromISR+0x48>
 8001bcc:	f44f 7268 	mov.w	r2, #928	; 0x3a0
 8001bd0:	495d      	ldr	r1, [pc, #372]	; (8001d48 <xQueueGenericSendFromISR+0x1b8>)
 8001bd2:	485e      	ldr	r0, [pc, #376]	; (8001d4c <xQueueGenericSendFromISR+0x1bc>)
 8001bd4:	f004 f920 	bl	8005e18 <iprintf>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	2b02      	cmp	r3, #2
 8001bdc:	d103      	bne.n	8001be6 <xQueueGenericSendFromISR+0x56>
 8001bde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001be0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001be2:	2b01      	cmp	r3, #1
 8001be4:	d101      	bne.n	8001bea <xQueueGenericSendFromISR+0x5a>
 8001be6:	2301      	movs	r3, #1
 8001be8:	e000      	b.n	8001bec <xQueueGenericSendFromISR+0x5c>
 8001bea:	2300      	movs	r3, #0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d105      	bne.n	8001bfc <xQueueGenericSendFromISR+0x6c>
 8001bf0:	f240 32a1 	movw	r2, #929	; 0x3a1
 8001bf4:	4954      	ldr	r1, [pc, #336]	; (8001d48 <xQueueGenericSendFromISR+0x1b8>)
 8001bf6:	4855      	ldr	r0, [pc, #340]	; (8001d4c <xQueueGenericSendFromISR+0x1bc>)
 8001bf8:	f004 f90e 	bl	8005e18 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001bfc:	f7ff fb22 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8001c00:	f3ef 8211 	mrs	r2, BASEPRI
 8001c04:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001c08:	f383 8811 	msr	BASEPRI, r3
 8001c0c:	f3bf 8f6f 	isb	sy
 8001c10:	f3bf 8f4f 	dsb	sy
 8001c14:	61fa      	str	r2, [r7, #28]
 8001c16:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8001c18:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001c1a:	627b      	str	r3, [r7, #36]	; 0x24
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8001c1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c1e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001c20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001c24:	429a      	cmp	r2, r3
 8001c26:	d302      	bcc.n	8001c2e <xQueueGenericSendFromISR+0x9e>
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	2b02      	cmp	r3, #2
 8001c2c:	d160      	bne.n	8001cf0 <xQueueGenericSendFromISR+0x160>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001c2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c30:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001c34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001c38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c3a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d005      	beq.n	8001c4e <xQueueGenericSendFromISR+0xbe>
 8001c42:	2b00      	cmp	r3, #0
 8001c44:	db1a      	blt.n	8001c7c <xQueueGenericSendFromISR+0xec>
 8001c46:	3b02      	subs	r3, #2
 8001c48:	2b01      	cmp	r3, #1
 8001c4a:	d817      	bhi.n	8001c7c <xQueueGenericSendFromISR+0xec>
 8001c4c:	e00d      	b.n	8001c6a <xQueueGenericSendFromISR+0xda>
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	2b00      	cmp	r3, #0
 8001c52:	d101      	bne.n	8001c58 <xQueueGenericSendFromISR+0xc8>
 8001c54:	2059      	movs	r0, #89	; 0x59
 8001c56:	e000      	b.n	8001c5a <xQueueGenericSendFromISR+0xca>
 8001c58:	20c3      	movs	r0, #195	; 0xc3
 8001c5a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c60:	3301      	adds	r3, #1
 8001c62:	461a      	mov	r2, r3
 8001c64:	f003 f9fa 	bl	800505c <prvTraceStoreEvent2>
 8001c68:	e007      	b.n	8001c7a <xQueueGenericSendFromISR+0xea>
 8001c6a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001c70:	3301      	adds	r3, #1
 8001c72:	461a      	mov	r2, r3
 8001c74:	205a      	movs	r0, #90	; 0x5a
 8001c76:	f003 f9f1 	bl	800505c <prvTraceStoreEvent2>
 8001c7a:	bf00      	nop
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8001c7c:	683a      	ldr	r2, [r7, #0]
 8001c7e:	68b9      	ldr	r1, [r7, #8]
 8001c80:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c82:	f000 fb53 	bl	800232c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001c86:	f997 3023 	ldrsb.w	r3, [r7, #35]	; 0x23
 8001c8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c8e:	d124      	bne.n	8001cda <xQueueGenericSendFromISR+0x14a>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001c90:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c92:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d00d      	beq.n	8001cb4 <xQueueGenericSendFromISR+0x124>
					{
						if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
 8001c98:	6839      	ldr	r1, [r7, #0]
 8001c9a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001c9c:	f000 fcc8 	bl	8002630 <prvNotifyQueueSetContainer>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d021      	beq.n	8001cea <xQueueGenericSendFromISR+0x15a>
						{
							/* The queue is a member of a queue set, and posting
							to the queue set caused a higher priority task to
							unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001ca6:	687b      	ldr	r3, [r7, #4]
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	d01e      	beq.n	8001cea <xQueueGenericSendFromISR+0x15a>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	2201      	movs	r2, #1
 8001cb0:	601a      	str	r2, [r3, #0]
 8001cb2:	e01a      	b.n	8001cea <xQueueGenericSendFromISR+0x15a>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001cb4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d016      	beq.n	8001cea <xQueueGenericSendFromISR+0x15a>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001cbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cbe:	3324      	adds	r3, #36	; 0x24
 8001cc0:	4618      	mov	r0, r3
 8001cc2:	f001 faeb 	bl	800329c <xTaskRemoveFromEventList>
 8001cc6:	4603      	mov	r3, r0
 8001cc8:	2b00      	cmp	r3, #0
 8001cca:	d00e      	beq.n	8001cea <xQueueGenericSendFromISR+0x15a>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	2b00      	cmp	r3, #0
 8001cd0:	d00b      	beq.n	8001cea <xQueueGenericSendFromISR+0x15a>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	2201      	movs	r2, #1
 8001cd6:	601a      	str	r2, [r3, #0]
 8001cd8:	e007      	b.n	8001cea <xQueueGenericSendFromISR+0x15a>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001cda:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001cde:	3301      	adds	r3, #1
 8001ce0:	b2db      	uxtb	r3, r3
 8001ce2:	b25a      	sxtb	r2, r3
 8001ce4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ce6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001cea:	2301      	movs	r3, #1
 8001cec:	62fb      	str	r3, [r7, #44]	; 0x2c
		{
 8001cee:	e021      	b.n	8001d34 <xQueueGenericSendFromISR+0x1a4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001cf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001cf2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d005      	beq.n	8001d06 <xQueueGenericSendFromISR+0x176>
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	db18      	blt.n	8001d30 <xQueueGenericSendFromISR+0x1a0>
 8001cfe:	3b02      	subs	r3, #2
 8001d00:	2b01      	cmp	r3, #1
 8001d02:	d815      	bhi.n	8001d30 <xQueueGenericSendFromISR+0x1a0>
 8001d04:	e00c      	b.n	8001d20 <xQueueGenericSendFromISR+0x190>
 8001d06:	683b      	ldr	r3, [r7, #0]
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d101      	bne.n	8001d10 <xQueueGenericSendFromISR+0x180>
 8001d0c:	205c      	movs	r0, #92	; 0x5c
 8001d0e:	e000      	b.n	8001d12 <xQueueGenericSendFromISR+0x182>
 8001d10:	20c4      	movs	r0, #196	; 0xc4
 8001d12:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d16:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d18:	461a      	mov	r2, r3
 8001d1a:	f003 f99f 	bl	800505c <prvTraceStoreEvent2>
 8001d1e:	e006      	b.n	8001d2e <xQueueGenericSendFromISR+0x19e>
 8001d20:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d26:	461a      	mov	r2, r3
 8001d28:	205d      	movs	r0, #93	; 0x5d
 8001d2a:	f003 f997 	bl	800505c <prvTraceStoreEvent2>
 8001d2e:	bf00      	nop
			xReturn = errQUEUE_FULL;
 8001d30:	2300      	movs	r3, #0
 8001d32:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001d34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d36:	617b      	str	r3, [r7, #20]
	__asm volatile
 8001d38:	697b      	ldr	r3, [r7, #20]
 8001d3a:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001d3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001d40:	4618      	mov	r0, r3
 8001d42:	3730      	adds	r7, #48	; 0x30
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	08006de8 	.word	0x08006de8
 8001d4c:	08006dfc 	.word	0x08006dfc

08001d50 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b082      	sub	sp, #8
 8001d54:	af00      	add	r7, sp, #0
 8001d56:	6078      	str	r0, [r7, #4]
 8001d58:	6039      	str	r1, [r7, #0]
 8001d5a:	2200      	movs	r2, #0
 8001d5c:	6839      	ldr	r1, [r7, #0]
 8001d5e:	6878      	ldr	r0, [r7, #4]
 8001d60:	f000 f806 	bl	8001d70 <MyWrapper>
 8001d64:	4603      	mov	r3, r0
 8001d66:	4618      	mov	r0, r3
 8001d68:	3708      	adds	r7, #8
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bd80      	pop	{r7, pc}
	...

08001d70 <MyWrapper>:
{
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b08c      	sub	sp, #48	; 0x30
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	60f8      	str	r0, [r7, #12]
 8001d78:	60b9      	str	r1, [r7, #8]
 8001d7a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001d7c:	68fb      	ldr	r3, [r7, #12]
 8001d7e:	62bb      	str	r3, [r7, #40]	; 0x28
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8001d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d82:	2b00      	cmp	r3, #0
 8001d84:	d105      	bne.n	8001d92 <MyWrapper+0x22>
 8001d86:	f240 423c 	movw	r2, #1084	; 0x43c
 8001d8a:	4961      	ldr	r1, [pc, #388]	; (8001f10 <MyWrapper+0x1a0>)
 8001d8c:	4861      	ldr	r0, [pc, #388]	; (8001f14 <MyWrapper+0x1a4>)
 8001d8e:	f004 f843 	bl	8005e18 <iprintf>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8001d92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d94:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d005      	beq.n	8001da6 <MyWrapper+0x36>
 8001d9a:	f44f 6288 	mov.w	r2, #1088	; 0x440
 8001d9e:	495c      	ldr	r1, [pc, #368]	; (8001f10 <MyWrapper+0x1a0>)
 8001da0:	485c      	ldr	r0, [pc, #368]	; (8001f14 <MyWrapper+0x1a4>)
 8001da2:	f004 f839 	bl	8005e18 <iprintf>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->pxMutexHolder != NULL ) ) );
 8001da6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d103      	bne.n	8001db6 <MyWrapper+0x46>
 8001dae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001db0:	685b      	ldr	r3, [r3, #4]
 8001db2:	2b00      	cmp	r3, #0
 8001db4:	d101      	bne.n	8001dba <MyWrapper+0x4a>
 8001db6:	2301      	movs	r3, #1
 8001db8:	e000      	b.n	8001dbc <MyWrapper+0x4c>
 8001dba:	2300      	movs	r3, #0
 8001dbc:	2b00      	cmp	r3, #0
 8001dbe:	d105      	bne.n	8001dcc <MyWrapper+0x5c>
 8001dc0:	f240 4245 	movw	r2, #1093	; 0x445
 8001dc4:	4952      	ldr	r1, [pc, #328]	; (8001f10 <MyWrapper+0x1a0>)
 8001dc6:	4853      	ldr	r0, [pc, #332]	; (8001f14 <MyWrapper+0x1a4>)
 8001dc8:	f004 f826 	bl	8005e18 <iprintf>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8001dcc:	f7ff fa3a 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8001dd0:	f3ef 8211 	mrs	r2, BASEPRI
 8001dd4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8001dd8:	f383 8811 	msr	BASEPRI, r3
 8001ddc:	f3bf 8f6f 	isb	sy
 8001de0:	f3bf 8f4f 	dsb	sy
 8001de4:	61ba      	str	r2, [r7, #24]
 8001de6:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8001de8:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001dec:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dee:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001df0:	623b      	str	r3, [r7, #32]

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8001df2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001df4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001df6:	6a3b      	ldr	r3, [r7, #32]
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d95d      	bls.n	8001eb8 <MyWrapper+0x148>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8001dfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001dfe:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8001e02:	77fb      	strb	r3, [r7, #31]

			traceQUEUE_SEND_FROM_ISR( pxQueue );
 8001e04:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e06:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d005      	beq.n	8001e1a <MyWrapper+0xaa>
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	db1a      	blt.n	8001e48 <MyWrapper+0xd8>
 8001e12:	3b02      	subs	r3, #2
 8001e14:	2b01      	cmp	r3, #1
 8001e16:	d817      	bhi.n	8001e48 <MyWrapper+0xd8>
 8001e18:	e00d      	b.n	8001e36 <MyWrapper+0xc6>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d101      	bne.n	8001e24 <MyWrapper+0xb4>
 8001e20:	2059      	movs	r0, #89	; 0x59
 8001e22:	e000      	b.n	8001e26 <MyWrapper+0xb6>
 8001e24:	20c3      	movs	r0, #195	; 0xc3
 8001e26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e2a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e2c:	3301      	adds	r3, #1
 8001e2e:	461a      	mov	r2, r3
 8001e30:	f003 f914 	bl	800505c <prvTraceStoreEvent2>
 8001e34:	e007      	b.n	8001e46 <MyWrapper+0xd6>
 8001e36:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001e38:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e3c:	3301      	adds	r3, #1
 8001e3e:	461a      	mov	r2, r3
 8001e40:	205a      	movs	r0, #90	; 0x5a
 8001e42:	f003 f90b 	bl	800505c <prvTraceStoreEvent2>
 8001e46:	bf00      	nop
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 8001e48:	6a3b      	ldr	r3, [r7, #32]
 8001e4a:	1c5a      	adds	r2, r3, #1
 8001e4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e4e:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8001e50:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8001e54:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001e58:	d124      	bne.n	8001ea4 <MyWrapper+0x134>
			{
				#if ( configUSE_QUEUE_SETS == 1 )
				{
					if( pxQueue->pxQueueSetContainer != NULL )
 8001e5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e5c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d00d      	beq.n	8001e7e <MyWrapper+0x10e>
					{
						if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 8001e62:	2100      	movs	r1, #0
 8001e64:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001e66:	f000 fbe3 	bl	8002630 <prvNotifyQueueSetContainer>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <MyWrapper+0x142>
						{
							/* The semaphore is a member of a queue set, and
							posting	to the queue set caused a higher priority
							task to	unblock.  A context switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8001e70:	68bb      	ldr	r3, [r7, #8]
 8001e72:	2b00      	cmp	r3, #0
 8001e74:	d01d      	beq.n	8001eb2 <MyWrapper+0x142>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8001e76:	68bb      	ldr	r3, [r7, #8]
 8001e78:	2201      	movs	r2, #1
 8001e7a:	601a      	str	r2, [r3, #0]
 8001e7c:	e019      	b.n	8001eb2 <MyWrapper+0x142>
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else
					{
						if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8001e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e80:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001e82:	2b00      	cmp	r3, #0
 8001e84:	d015      	beq.n	8001eb2 <MyWrapper+0x142>
						{
							if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8001e86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001e88:	3324      	adds	r3, #36	; 0x24
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f001 fa06 	bl	800329c <xTaskRemoveFromEventList>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d00d      	beq.n	8001eb2 <MyWrapper+0x142>
							{
								/* The task waiting has a higher priority so
								record that a context switch is required. */
								if( pxHigherPriorityTaskWoken != NULL )
 8001e96:	68bb      	ldr	r3, [r7, #8]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d00a      	beq.n	8001eb2 <MyWrapper+0x142>
								{
									*pxHigherPriorityTaskWoken = pdTRUE;
 8001e9c:	68bb      	ldr	r3, [r7, #8]
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	601a      	str	r2, [r3, #0]
 8001ea2:	e006      	b.n	8001eb2 <MyWrapper+0x142>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8001ea4:	7ffb      	ldrb	r3, [r7, #31]
 8001ea6:	3301      	adds	r3, #1
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	b25a      	sxtb	r2, r3
 8001eac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eae:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8001eb2:	2301      	movs	r3, #1
 8001eb4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001eb6:	e021      	b.n	8001efc <MyWrapper+0x18c>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
 8001eb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001ebe:	2b00      	cmp	r3, #0
 8001ec0:	d005      	beq.n	8001ece <MyWrapper+0x15e>
 8001ec2:	2b00      	cmp	r3, #0
 8001ec4:	db18      	blt.n	8001ef8 <MyWrapper+0x188>
 8001ec6:	3b02      	subs	r3, #2
 8001ec8:	2b01      	cmp	r3, #1
 8001eca:	d815      	bhi.n	8001ef8 <MyWrapper+0x188>
 8001ecc:	e00c      	b.n	8001ee8 <MyWrapper+0x178>
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d101      	bne.n	8001ed8 <MyWrapper+0x168>
 8001ed4:	205c      	movs	r0, #92	; 0x5c
 8001ed6:	e000      	b.n	8001eda <MyWrapper+0x16a>
 8001ed8:	20c4      	movs	r0, #196	; 0xc4
 8001eda:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001edc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001ede:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ee0:	461a      	mov	r2, r3
 8001ee2:	f003 f8bb 	bl	800505c <prvTraceStoreEvent2>
 8001ee6:	e006      	b.n	8001ef6 <MyWrapper+0x186>
 8001ee8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001eea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001eec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eee:	461a      	mov	r2, r3
 8001ef0:	205d      	movs	r0, #93	; 0x5d
 8001ef2:	f003 f8b3 	bl	800505c <prvTraceStoreEvent2>
 8001ef6:	bf00      	nop
			xReturn = errQUEUE_FULL;
 8001ef8:	2300      	movs	r3, #0
 8001efa:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001efc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001efe:	613b      	str	r3, [r7, #16]
	__asm volatile
 8001f00:	693b      	ldr	r3, [r7, #16]
 8001f02:	f383 8811 	msr	BASEPRI, r3
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8001f06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8001f08:	4618      	mov	r0, r3
 8001f0a:	3730      	adds	r7, #48	; 0x30
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	bd80      	pop	{r7, pc}
 8001f10:	08006de8 	.word	0x08006de8
 8001f14:	08006dfc 	.word	0x08006dfc

08001f18 <xQueueGenericReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait, const BaseType_t xJustPeeking )
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b08a      	sub	sp, #40	; 0x28
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	60f8      	str	r0, [r7, #12]
 8001f20:	60b9      	str	r1, [r7, #8]
 8001f22:	607a      	str	r2, [r7, #4]
 8001f24:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8001f26:	2300      	movs	r3, #0
 8001f28:	627b      	str	r3, [r7, #36]	; 0x24
TimeOut_t xTimeOut;
int8_t *pcOriginalReadPosition;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	623b      	str	r3, [r7, #32]

	configASSERT( pxQueue );
 8001f2e:	6a3b      	ldr	r3, [r7, #32]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d105      	bne.n	8001f40 <xQueueGenericReceive+0x28>
 8001f34:	f240 42dc 	movw	r2, #1244	; 0x4dc
 8001f38:	49b3      	ldr	r1, [pc, #716]	; (8002208 <xQueueGenericReceive+0x2f0>)
 8001f3a:	48b4      	ldr	r0, [pc, #720]	; (800220c <xQueueGenericReceive+0x2f4>)
 8001f3c:	f003 ff6c 	bl	8005e18 <iprintf>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8001f40:	68bb      	ldr	r3, [r7, #8]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d103      	bne.n	8001f4e <xQueueGenericReceive+0x36>
 8001f46:	6a3b      	ldr	r3, [r7, #32]
 8001f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f4a:	2b00      	cmp	r3, #0
 8001f4c:	d101      	bne.n	8001f52 <xQueueGenericReceive+0x3a>
 8001f4e:	2301      	movs	r3, #1
 8001f50:	e000      	b.n	8001f54 <xQueueGenericReceive+0x3c>
 8001f52:	2300      	movs	r3, #0
 8001f54:	2b00      	cmp	r3, #0
 8001f56:	d105      	bne.n	8001f64 <xQueueGenericReceive+0x4c>
 8001f58:	f240 42dd 	movw	r2, #1245	; 0x4dd
 8001f5c:	49aa      	ldr	r1, [pc, #680]	; (8002208 <xQueueGenericReceive+0x2f0>)
 8001f5e:	48ab      	ldr	r0, [pc, #684]	; (800220c <xQueueGenericReceive+0x2f4>)
 8001f60:	f003 ff5a 	bl	8005e18 <iprintf>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8001f64:	f001 fb64 	bl	8003630 <xTaskGetSchedulerState>
 8001f68:	4603      	mov	r3, r0
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d102      	bne.n	8001f74 <xQueueGenericReceive+0x5c>
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2b00      	cmp	r3, #0
 8001f72:	d101      	bne.n	8001f78 <xQueueGenericReceive+0x60>
 8001f74:	2301      	movs	r3, #1
 8001f76:	e000      	b.n	8001f7a <xQueueGenericReceive+0x62>
 8001f78:	2300      	movs	r3, #0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d105      	bne.n	8001f8a <xQueueGenericReceive+0x72>
 8001f7e:	f44f 629c 	mov.w	r2, #1248	; 0x4e0
 8001f82:	49a1      	ldr	r1, [pc, #644]	; (8002208 <xQueueGenericReceive+0x2f0>)
 8001f84:	48a1      	ldr	r0, [pc, #644]	; (800220c <xQueueGenericReceive+0x2f4>)
 8001f86:	f003 ff47 	bl	8005e18 <iprintf>
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */

	for( ;; )
	{
		taskENTER_CRITICAL();
 8001f8a:	f7ff f88d 	bl	80010a8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8001f8e:	6a3b      	ldr	r3, [r7, #32]
 8001f90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f92:	61fb      	str	r3, [r7, #28]

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8001f94:	69fb      	ldr	r3, [r7, #28]
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	f000 809b 	beq.w	80020d2 <xQueueGenericReceive+0x1ba>
			{
				/* Remember the read position in case the queue is only being
				peeked. */
				pcOriginalReadPosition = pxQueue->u.pcReadFrom;
 8001f9c:	6a3b      	ldr	r3, [r7, #32]
 8001f9e:	68db      	ldr	r3, [r3, #12]
 8001fa0:	61bb      	str	r3, [r7, #24]

				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8001fa2:	68b9      	ldr	r1, [r7, #8]
 8001fa4:	6a38      	ldr	r0, [r7, #32]
 8001fa6:	f000 fa2b 	bl	8002400 <prvCopyDataFromQueue>

				if( xJustPeeking == pdFALSE )
 8001faa:	683b      	ldr	r3, [r7, #0]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d14c      	bne.n	800204a <xQueueGenericReceive+0x132>
				{
					traceQUEUE_RECEIVE( pxQueue );
 8001fb0:	6a3b      	ldr	r3, [r7, #32]
 8001fb2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001fb6:	2b04      	cmp	r3, #4
 8001fb8:	d825      	bhi.n	8002006 <xQueueGenericReceive+0xee>
 8001fba:	a201      	add	r2, pc, #4	; (adr r2, 8001fc0 <xQueueGenericReceive+0xa8>)
 8001fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fc0:	08001fd5 	.word	0x08001fd5
 8001fc4:	08001ff9 	.word	0x08001ff9
 8001fc8:	08001fe7 	.word	0x08001fe7
 8001fcc:	08001fe7 	.word	0x08001fe7
 8001fd0:	08001ff9 	.word	0x08001ff9
 8001fd4:	6a39      	ldr	r1, [r7, #32]
 8001fd6:	687a      	ldr	r2, [r7, #4]
 8001fd8:	6a3b      	ldr	r3, [r7, #32]
 8001fda:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	2060      	movs	r0, #96	; 0x60
 8001fe0:	f003 f88c 	bl	80050fc <prvTraceStoreEvent3>
 8001fe4:	e00e      	b.n	8002004 <xQueueGenericReceive+0xec>
 8001fe6:	6a39      	ldr	r1, [r7, #32]
 8001fe8:	687a      	ldr	r2, [r7, #4]
 8001fea:	6a3b      	ldr	r3, [r7, #32]
 8001fec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fee:	3b01      	subs	r3, #1
 8001ff0:	2061      	movs	r0, #97	; 0x61
 8001ff2:	f003 f883 	bl	80050fc <prvTraceStoreEvent3>
 8001ff6:	e005      	b.n	8002004 <xQueueGenericReceive+0xec>
 8001ff8:	6a3b      	ldr	r3, [r7, #32]
 8001ffa:	687a      	ldr	r2, [r7, #4]
 8001ffc:	4619      	mov	r1, r3
 8001ffe:	2062      	movs	r0, #98	; 0x62
 8002000:	f003 f82c 	bl	800505c <prvTraceStoreEvent2>
 8002004:	bf00      	nop

					/* Actually removing data, not just peeking. */
					pxQueue->uxMessagesWaiting = uxMessagesWaiting - 1;
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	1e5a      	subs	r2, r3, #1
 800200a:	6a3b      	ldr	r3, [r7, #32]
 800200c:	639a      	str	r2, [r3, #56]	; 0x38

					#if ( configUSE_MUTEXES == 1 )
					{
						if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800200e:	6a3b      	ldr	r3, [r7, #32]
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	2b00      	cmp	r3, #0
 8002014:	d104      	bne.n	8002020 <xQueueGenericReceive+0x108>
						{
							/* Record the information required to implement
							priority inheritance should it become necessary. */
							pxQueue->pxMutexHolder = ( int8_t * ) pvTaskIncrementMutexHeldCount(); /*lint !e961 Cast is not redundant as TaskHandle_t is a typedef. */
 8002016:	f001 fc39 	bl	800388c <pvTaskIncrementMutexHeldCount>
 800201a:	4602      	mov	r2, r0
 800201c:	6a3b      	ldr	r3, [r7, #32]
 800201e:	605a      	str	r2, [r3, #4]
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configUSE_MUTEXES */

					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8002020:	6a3b      	ldr	r3, [r7, #32]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d050      	beq.n	80020ca <xQueueGenericReceive+0x1b2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8002028:	6a3b      	ldr	r3, [r7, #32]
 800202a:	3310      	adds	r3, #16
 800202c:	4618      	mov	r0, r3
 800202e:	f001 f935 	bl	800329c <xTaskRemoveFromEventList>
 8002032:	4603      	mov	r3, r0
 8002034:	2b00      	cmp	r3, #0
 8002036:	d048      	beq.n	80020ca <xQueueGenericReceive+0x1b2>
						{
							queueYIELD_IF_USING_PREEMPTION();
 8002038:	4b75      	ldr	r3, [pc, #468]	; (8002210 <xQueueGenericReceive+0x2f8>)
 800203a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800203e:	601a      	str	r2, [r3, #0]
 8002040:	f3bf 8f4f 	dsb	sy
 8002044:	f3bf 8f6f 	isb	sy
 8002048:	e03f      	b.n	80020ca <xQueueGenericReceive+0x1b2>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				else
				{
					traceQUEUE_PEEK( pxQueue );
 800204a:	6a3b      	ldr	r3, [r7, #32]
 800204c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002050:	2b04      	cmp	r3, #4
 8002052:	d823      	bhi.n	800209c <xQueueGenericReceive+0x184>
 8002054:	a201      	add	r2, pc, #4	; (adr r2, 800205c <xQueueGenericReceive+0x144>)
 8002056:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800205a:	bf00      	nop
 800205c:	08002071 	.word	0x08002071
 8002060:	08002091 	.word	0x08002091
 8002064:	08002081 	.word	0x08002081
 8002068:	08002081 	.word	0x08002081
 800206c:	08002091 	.word	0x08002091
 8002070:	6a39      	ldr	r1, [r7, #32]
 8002072:	687a      	ldr	r2, [r7, #4]
 8002074:	6a3b      	ldr	r3, [r7, #32]
 8002076:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002078:	2070      	movs	r0, #112	; 0x70
 800207a:	f003 f83f 	bl	80050fc <prvTraceStoreEvent3>
 800207e:	e00c      	b.n	800209a <xQueueGenericReceive+0x182>
 8002080:	6a39      	ldr	r1, [r7, #32]
 8002082:	687a      	ldr	r2, [r7, #4]
 8002084:	6a3b      	ldr	r3, [r7, #32]
 8002086:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002088:	2071      	movs	r0, #113	; 0x71
 800208a:	f003 f837 	bl	80050fc <prvTraceStoreEvent3>
 800208e:	e004      	b.n	800209a <xQueueGenericReceive+0x182>
 8002090:	6a3b      	ldr	r3, [r7, #32]
 8002092:	4619      	mov	r1, r3
 8002094:	2072      	movs	r0, #114	; 0x72
 8002096:	f002 ff95 	bl	8004fc4 <prvTraceStoreEvent1>
 800209a:	bf00      	nop

					/* The data is not being removed, so reset the read
					pointer. */
					pxQueue->u.pcReadFrom = pcOriginalReadPosition;
 800209c:	6a3b      	ldr	r3, [r7, #32]
 800209e:	69ba      	ldr	r2, [r7, #24]
 80020a0:	60da      	str	r2, [r3, #12]

					/* The data is being left in the queue, so see if there are
					any other tasks waiting for the data. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80020a2:	6a3b      	ldr	r3, [r7, #32]
 80020a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d00f      	beq.n	80020ca <xQueueGenericReceive+0x1b2>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80020aa:	6a3b      	ldr	r3, [r7, #32]
 80020ac:	3324      	adds	r3, #36	; 0x24
 80020ae:	4618      	mov	r0, r3
 80020b0:	f001 f8f4 	bl	800329c <xTaskRemoveFromEventList>
 80020b4:	4603      	mov	r3, r0
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d007      	beq.n	80020ca <xQueueGenericReceive+0x1b2>
						{
							/* The task waiting has a higher priority than this task. */
							queueYIELD_IF_USING_PREEMPTION();
 80020ba:	4b55      	ldr	r3, [pc, #340]	; (8002210 <xQueueGenericReceive+0x2f8>)
 80020bc:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80020c0:	601a      	str	r2, [r3, #0]
 80020c2:	f3bf 8f4f 	dsb	sy
 80020c6:	f3bf 8f6f 	isb	sy
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				taskEXIT_CRITICAL();
 80020ca:	f7ff f819 	bl	8001100 <vPortExitCritical>
				return pdPASS;
 80020ce:	2301      	movs	r3, #1
 80020d0:	e125      	b.n	800231e <xQueueGenericReceive+0x406>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	2b00      	cmp	r3, #0
 80020d6:	d13b      	bne.n	8002150 <xQueueGenericReceive+0x238>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80020d8:	f7ff f812 	bl	8001100 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
 80020dc:	6a3b      	ldr	r3, [r7, #32]
 80020de:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80020e2:	2b04      	cmp	r3, #4
 80020e4:	d832      	bhi.n	800214c <xQueueGenericReceive+0x234>
 80020e6:	a201      	add	r2, pc, #4	; (adr r2, 80020ec <xQueueGenericReceive+0x1d4>)
 80020e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80020ec:	08002101 	.word	0x08002101
 80020f0:	08002135 	.word	0x08002135
 80020f4:	0800211b 	.word	0x0800211b
 80020f8:	0800211b 	.word	0x0800211b
 80020fc:	08002135 	.word	0x08002135
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d101      	bne.n	800210a <xQueueGenericReceive+0x1f2>
 8002106:	2063      	movs	r0, #99	; 0x63
 8002108:	e000      	b.n	800210c <xQueueGenericReceive+0x1f4>
 800210a:	2073      	movs	r0, #115	; 0x73
 800210c:	6a39      	ldr	r1, [r7, #32]
 800210e:	687a      	ldr	r2, [r7, #4]
 8002110:	6a3b      	ldr	r3, [r7, #32]
 8002112:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002114:	f002 fff2 	bl	80050fc <prvTraceStoreEvent3>
 8002118:	e017      	b.n	800214a <xQueueGenericReceive+0x232>
 800211a:	683b      	ldr	r3, [r7, #0]
 800211c:	2b00      	cmp	r3, #0
 800211e:	d101      	bne.n	8002124 <xQueueGenericReceive+0x20c>
 8002120:	2064      	movs	r0, #100	; 0x64
 8002122:	e000      	b.n	8002126 <xQueueGenericReceive+0x20e>
 8002124:	2074      	movs	r0, #116	; 0x74
 8002126:	6a39      	ldr	r1, [r7, #32]
 8002128:	687a      	ldr	r2, [r7, #4]
 800212a:	6a3b      	ldr	r3, [r7, #32]
 800212c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800212e:	f002 ffe5 	bl	80050fc <prvTraceStoreEvent3>
 8002132:	e00a      	b.n	800214a <xQueueGenericReceive+0x232>
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	2b00      	cmp	r3, #0
 8002138:	d101      	bne.n	800213e <xQueueGenericReceive+0x226>
 800213a:	2365      	movs	r3, #101	; 0x65
 800213c:	e000      	b.n	8002140 <xQueueGenericReceive+0x228>
 800213e:	2375      	movs	r3, #117	; 0x75
 8002140:	6a39      	ldr	r1, [r7, #32]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	4618      	mov	r0, r3
 8002146:	f002 ff89 	bl	800505c <prvTraceStoreEvent2>
 800214a:	bf00      	nop
					return errQUEUE_EMPTY;
 800214c:	2300      	movs	r3, #0
 800214e:	e0e6      	b.n	800231e <xQueueGenericReceive+0x406>
				}
				else if( xEntryTimeSet == pdFALSE )
 8002150:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002152:	2b00      	cmp	r3, #0
 8002154:	d106      	bne.n	8002164 <xQueueGenericReceive+0x24c>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskSetTimeOutState( &xTimeOut );
 8002156:	f107 0310 	add.w	r3, r7, #16
 800215a:	4618      	mov	r0, r3
 800215c:	f001 f904 	bl	8003368 <vTaskSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8002160:	2301      	movs	r3, #1
 8002162:	627b      	str	r3, [r7, #36]	; 0x24
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8002164:	f7fe ffcc 	bl	8001100 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8002168:	f000 fe1c 	bl	8002da4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800216c:	f7fe ff9c 	bl	80010a8 <vPortEnterCritical>
 8002170:	6a3b      	ldr	r3, [r7, #32]
 8002172:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8002176:	b25b      	sxtb	r3, r3
 8002178:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800217c:	d103      	bne.n	8002186 <xQueueGenericReceive+0x26e>
 800217e:	6a3b      	ldr	r3, [r7, #32]
 8002180:	2200      	movs	r2, #0
 8002182:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002186:	6a3b      	ldr	r3, [r7, #32]
 8002188:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800218c:	b25b      	sxtb	r3, r3
 800218e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002192:	d103      	bne.n	800219c <xQueueGenericReceive+0x284>
 8002194:	6a3b      	ldr	r3, [r7, #32]
 8002196:	2200      	movs	r2, #0
 8002198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800219c:	f7fe ffb0 	bl	8001100 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80021a0:	1d3a      	adds	r2, r7, #4
 80021a2:	f107 0310 	add.w	r3, r7, #16
 80021a6:	4611      	mov	r1, r2
 80021a8:	4618      	mov	r0, r3
 80021aa:	f001 f8ff 	bl	80033ac <xTaskCheckForTimeOut>
 80021ae:	4603      	mov	r3, r0
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d16f      	bne.n	8002294 <xQueueGenericReceive+0x37c>
		{
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80021b4:	6a38      	ldr	r0, [r7, #32]
 80021b6:	f000 f9a9 	bl	800250c <prvIsQueueEmpty>
 80021ba:	4603      	mov	r3, r0
 80021bc:	2b00      	cmp	r3, #0
 80021be:	d063      	beq.n	8002288 <xQueueGenericReceive+0x370>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
 80021c0:	6a3b      	ldr	r3, [r7, #32]
 80021c2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80021c6:	2b04      	cmp	r3, #4
 80021c8:	d838      	bhi.n	800223c <xQueueGenericReceive+0x324>
 80021ca:	a201      	add	r2, pc, #4	; (adr r2, 80021d0 <xQueueGenericReceive+0x2b8>)
 80021cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80021d0:	080021e5 	.word	0x080021e5
 80021d4:	08002225 	.word	0x08002225
 80021d8:	080021ff 	.word	0x080021ff
 80021dc:	080021ff 	.word	0x080021ff
 80021e0:	08002225 	.word	0x08002225
 80021e4:	683b      	ldr	r3, [r7, #0]
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d101      	bne.n	80021ee <xQueueGenericReceive+0x2d6>
 80021ea:	2066      	movs	r0, #102	; 0x66
 80021ec:	e000      	b.n	80021f0 <xQueueGenericReceive+0x2d8>
 80021ee:	2076      	movs	r0, #118	; 0x76
 80021f0:	6a39      	ldr	r1, [r7, #32]
 80021f2:	687a      	ldr	r2, [r7, #4]
 80021f4:	6a3b      	ldr	r3, [r7, #32]
 80021f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021f8:	f002 ff80 	bl	80050fc <prvTraceStoreEvent3>
 80021fc:	e01d      	b.n	800223a <xQueueGenericReceive+0x322>
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	2b00      	cmp	r3, #0
 8002202:	d107      	bne.n	8002214 <xQueueGenericReceive+0x2fc>
 8002204:	2067      	movs	r0, #103	; 0x67
 8002206:	e006      	b.n	8002216 <xQueueGenericReceive+0x2fe>
 8002208:	08006de8 	.word	0x08006de8
 800220c:	08006dfc 	.word	0x08006dfc
 8002210:	e000ed04 	.word	0xe000ed04
 8002214:	2077      	movs	r0, #119	; 0x77
 8002216:	6a39      	ldr	r1, [r7, #32]
 8002218:	687a      	ldr	r2, [r7, #4]
 800221a:	6a3b      	ldr	r3, [r7, #32]
 800221c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221e:	f002 ff6d 	bl	80050fc <prvTraceStoreEvent3>
 8002222:	e00a      	b.n	800223a <xQueueGenericReceive+0x322>
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	2b00      	cmp	r3, #0
 8002228:	d101      	bne.n	800222e <xQueueGenericReceive+0x316>
 800222a:	2368      	movs	r3, #104	; 0x68
 800222c:	e000      	b.n	8002230 <xQueueGenericReceive+0x318>
 800222e:	2378      	movs	r3, #120	; 0x78
 8002230:	6a39      	ldr	r1, [r7, #32]
 8002232:	687a      	ldr	r2, [r7, #4]
 8002234:	4618      	mov	r0, r3
 8002236:	f002 ff11 	bl	800505c <prvTraceStoreEvent2>
 800223a:	bf00      	nop

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800223c:	6a3b      	ldr	r3, [r7, #32]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	2b00      	cmp	r3, #0
 8002242:	d108      	bne.n	8002256 <xQueueGenericReceive+0x33e>
					{
						taskENTER_CRITICAL();
 8002244:	f7fe ff30 	bl	80010a8 <vPortEnterCritical>
						{
							vTaskPriorityInherit( ( void * ) pxQueue->pxMutexHolder );
 8002248:	6a3b      	ldr	r3, [r7, #32]
 800224a:	685b      	ldr	r3, [r3, #4]
 800224c:	4618      	mov	r0, r3
 800224e:	f001 fa0d 	bl	800366c <vTaskPriorityInherit>
						}
						taskEXIT_CRITICAL();
 8002252:	f7fe ff55 	bl	8001100 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8002256:	6a3b      	ldr	r3, [r7, #32]
 8002258:	3324      	adds	r3, #36	; 0x24
 800225a:	687a      	ldr	r2, [r7, #4]
 800225c:	4611      	mov	r1, r2
 800225e:	4618      	mov	r0, r3
 8002260:	f000 ffc4 	bl	80031ec <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8002264:	6a38      	ldr	r0, [r7, #32]
 8002266:	f000 f8f1 	bl	800244c <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800226a:	f000 fda9 	bl	8002dc0 <xTaskResumeAll>
 800226e:	4603      	mov	r3, r0
 8002270:	2b00      	cmp	r3, #0
 8002272:	f47f ae8a 	bne.w	8001f8a <xQueueGenericReceive+0x72>
				{
					portYIELD_WITHIN_API();
 8002276:	4b2c      	ldr	r3, [pc, #176]	; (8002328 <xQueueGenericReceive+0x410>)
 8002278:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800227c:	601a      	str	r2, [r3, #0]
 800227e:	f3bf 8f4f 	dsb	sy
 8002282:	f3bf 8f6f 	isb	sy
 8002286:	e680      	b.n	8001f8a <xQueueGenericReceive+0x72>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8002288:	6a38      	ldr	r0, [r7, #32]
 800228a:	f000 f8df 	bl	800244c <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800228e:	f000 fd97 	bl	8002dc0 <xTaskResumeAll>
 8002292:	e67a      	b.n	8001f8a <xQueueGenericReceive+0x72>
			}
		}
		else
		{
			prvUnlockQueue( pxQueue );
 8002294:	6a38      	ldr	r0, [r7, #32]
 8002296:	f000 f8d9 	bl	800244c <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800229a:	f000 fd91 	bl	8002dc0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800229e:	6a38      	ldr	r0, [r7, #32]
 80022a0:	f000 f934 	bl	800250c <prvIsQueueEmpty>
 80022a4:	4603      	mov	r3, r0
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	f43f ae6f 	beq.w	8001f8a <xQueueGenericReceive+0x72>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
 80022ac:	6a3b      	ldr	r3, [r7, #32]
 80022ae:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80022b2:	2b04      	cmp	r3, #4
 80022b4:	d832      	bhi.n	800231c <xQueueGenericReceive+0x404>
 80022b6:	a201      	add	r2, pc, #4	; (adr r2, 80022bc <xQueueGenericReceive+0x3a4>)
 80022b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80022bc:	080022d1 	.word	0x080022d1
 80022c0:	08002305 	.word	0x08002305
 80022c4:	080022eb 	.word	0x080022eb
 80022c8:	080022eb 	.word	0x080022eb
 80022cc:	08002305 	.word	0x08002305
 80022d0:	683b      	ldr	r3, [r7, #0]
 80022d2:	2b00      	cmp	r3, #0
 80022d4:	d101      	bne.n	80022da <xQueueGenericReceive+0x3c2>
 80022d6:	2063      	movs	r0, #99	; 0x63
 80022d8:	e000      	b.n	80022dc <xQueueGenericReceive+0x3c4>
 80022da:	2073      	movs	r0, #115	; 0x73
 80022dc:	6a39      	ldr	r1, [r7, #32]
 80022de:	687a      	ldr	r2, [r7, #4]
 80022e0:	6a3b      	ldr	r3, [r7, #32]
 80022e2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022e4:	f002 ff0a 	bl	80050fc <prvTraceStoreEvent3>
 80022e8:	e017      	b.n	800231a <xQueueGenericReceive+0x402>
 80022ea:	683b      	ldr	r3, [r7, #0]
 80022ec:	2b00      	cmp	r3, #0
 80022ee:	d101      	bne.n	80022f4 <xQueueGenericReceive+0x3dc>
 80022f0:	2064      	movs	r0, #100	; 0x64
 80022f2:	e000      	b.n	80022f6 <xQueueGenericReceive+0x3de>
 80022f4:	2074      	movs	r0, #116	; 0x74
 80022f6:	6a39      	ldr	r1, [r7, #32]
 80022f8:	687a      	ldr	r2, [r7, #4]
 80022fa:	6a3b      	ldr	r3, [r7, #32]
 80022fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80022fe:	f002 fefd 	bl	80050fc <prvTraceStoreEvent3>
 8002302:	e00a      	b.n	800231a <xQueueGenericReceive+0x402>
 8002304:	683b      	ldr	r3, [r7, #0]
 8002306:	2b00      	cmp	r3, #0
 8002308:	d101      	bne.n	800230e <xQueueGenericReceive+0x3f6>
 800230a:	2365      	movs	r3, #101	; 0x65
 800230c:	e000      	b.n	8002310 <xQueueGenericReceive+0x3f8>
 800230e:	2375      	movs	r3, #117	; 0x75
 8002310:	6a39      	ldr	r1, [r7, #32]
 8002312:	687a      	ldr	r2, [r7, #4]
 8002314:	4618      	mov	r0, r3
 8002316:	f002 fea1 	bl	800505c <prvTraceStoreEvent2>
 800231a:	bf00      	nop
				return errQUEUE_EMPTY;
 800231c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
}
 800231e:	4618      	mov	r0, r3
 8002320:	3728      	adds	r7, #40	; 0x28
 8002322:	46bd      	mov	sp, r7
 8002324:	bd80      	pop	{r7, pc}
 8002326:	bf00      	nop
 8002328:	e000ed04 	.word	0xe000ed04

0800232c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b086      	sub	sp, #24
 8002330:	af00      	add	r7, sp, #0
 8002332:	60f8      	str	r0, [r7, #12]
 8002334:	60b9      	str	r1, [r7, #8]
 8002336:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800233c:	68fb      	ldr	r3, [r7, #12]
 800233e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002340:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002346:	2b00      	cmp	r3, #0
 8002348:	d10d      	bne.n	8002366 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800234a:	68fb      	ldr	r3, [r7, #12]
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d14d      	bne.n	80023ee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	4618      	mov	r0, r3
 8002358:	f001 fa0c 	bl	8003774 <xTaskPriorityDisinherit>
 800235c:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2200      	movs	r2, #0
 8002362:	605a      	str	r2, [r3, #4]
 8002364:	e043      	b.n	80023ee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	2b00      	cmp	r3, #0
 800236a:	d119      	bne.n	80023a0 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	6898      	ldr	r0, [r3, #8]
 8002370:	68fb      	ldr	r3, [r7, #12]
 8002372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002374:	461a      	mov	r2, r3
 8002376:	68b9      	ldr	r1, [r7, #8]
 8002378:	f003 fd3a 	bl	8005df0 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	689a      	ldr	r2, [r3, #8]
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002384:	441a      	add	r2, r3
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	689a      	ldr	r2, [r3, #8]
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	685b      	ldr	r3, [r3, #4]
 8002392:	429a      	cmp	r2, r3
 8002394:	d32b      	bcc.n	80023ee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681a      	ldr	r2, [r3, #0]
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	609a      	str	r2, [r3, #8]
 800239e:	e026      	b.n	80023ee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	68d8      	ldr	r0, [r3, #12]
 80023a4:	68fb      	ldr	r3, [r7, #12]
 80023a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023a8:	461a      	mov	r2, r3
 80023aa:	68b9      	ldr	r1, [r7, #8]
 80023ac:	f003 fd20 	bl	8005df0 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	68da      	ldr	r2, [r3, #12]
 80023b4:	68fb      	ldr	r3, [r7, #12]
 80023b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023b8:	425b      	negs	r3, r3
 80023ba:	441a      	add	r2, r3
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	68da      	ldr	r2, [r3, #12]
 80023c4:	68fb      	ldr	r3, [r7, #12]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	429a      	cmp	r2, r3
 80023ca:	d207      	bcs.n	80023dc <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	685a      	ldr	r2, [r3, #4]
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d4:	425b      	negs	r3, r3
 80023d6:	441a      	add	r2, r3
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	2b02      	cmp	r3, #2
 80023e0:	d105      	bne.n	80023ee <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80023e2:	693b      	ldr	r3, [r7, #16]
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d002      	beq.n	80023ee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80023e8:	693b      	ldr	r3, [r7, #16]
 80023ea:	3b01      	subs	r3, #1
 80023ec:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + 1;
 80023ee:	693b      	ldr	r3, [r7, #16]
 80023f0:	1c5a      	adds	r2, r3, #1
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 80023f6:	697b      	ldr	r3, [r7, #20]
}
 80023f8:	4618      	mov	r0, r3
 80023fa:	3718      	adds	r7, #24
 80023fc:	46bd      	mov	sp, r7
 80023fe:	bd80      	pop	{r7, pc}

08002400 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8002400:	b580      	push	{r7, lr}
 8002402:	b082      	sub	sp, #8
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
 8002408:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800240e:	2b00      	cmp	r3, #0
 8002410:	d018      	beq.n	8002444 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	68da      	ldr	r2, [r3, #12]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800241a:	441a      	add	r2, r3
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	68da      	ldr	r2, [r3, #12]
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	429a      	cmp	r2, r3
 800242a:	d303      	bcc.n	8002434 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681a      	ldr	r2, [r3, #0]
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	68d9      	ldr	r1, [r3, #12]
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800243c:	461a      	mov	r2, r3
 800243e:	6838      	ldr	r0, [r7, #0]
 8002440:	f003 fcd6 	bl	8005df0 <memcpy>
	}
}
 8002444:	bf00      	nop
 8002446:	3708      	adds	r7, #8
 8002448:	46bd      	mov	sp, r7
 800244a:	bd80      	pop	{r7, pc}

0800244c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8002454:	f7fe fe28 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800245e:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8002460:	e01f      	b.n	80024a2 <prvUnlockQueue+0x56>
		{
			/* Data was posted while the queue was locked.  Are any tasks
			blocked waiting for data to become available? */
			#if ( configUSE_QUEUE_SETS == 1 )
			{
				if( pxQueue->pxQueueSetContainer != NULL )
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002466:	2b00      	cmp	r3, #0
 8002468:	d009      	beq.n	800247e <prvUnlockQueue+0x32>
				{
					if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
 800246a:	2100      	movs	r1, #0
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	f000 f8df 	bl	8002630 <prvNotifyQueueSetContainer>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d010      	beq.n	800249a <prvUnlockQueue+0x4e>
					{
						/* The queue is a member of a queue set, and posting to
						the queue set caused a higher priority task to unblock.
						A context switch is required. */
						vTaskMissedYield();
 8002478:	f000 fff2 	bl	8003460 <vTaskMissedYield>
 800247c:	e00d      	b.n	800249a <prvUnlockQueue+0x4e>
				else
				{
					/* Tasks that are removed from the event list will get
					added to the pending ready list as the scheduler is still
					suspended. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002482:	2b00      	cmp	r3, #0
 8002484:	d012      	beq.n	80024ac <prvUnlockQueue+0x60>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	3324      	adds	r3, #36	; 0x24
 800248a:	4618      	mov	r0, r3
 800248c:	f000 ff06 	bl	800329c <xTaskRemoveFromEventList>
 8002490:	4603      	mov	r3, r0
 8002492:	2b00      	cmp	r3, #0
 8002494:	d001      	beq.n	800249a <prvUnlockQueue+0x4e>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							vTaskMissedYield();
 8002496:	f000 ffe3 	bl	8003460 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 800249a:	7bfb      	ldrb	r3, [r7, #15]
 800249c:	3b01      	subs	r3, #1
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80024a2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	dcdb      	bgt.n	8002462 <prvUnlockQueue+0x16>
 80024aa:	e000      	b.n	80024ae <prvUnlockQueue+0x62>
						break;
 80024ac:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	22ff      	movs	r2, #255	; 0xff
 80024b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80024b6:	f7fe fe23 	bl	8001100 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80024ba:	f7fe fdf5 	bl	80010a8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80024c4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024c6:	e011      	b.n	80024ec <prvUnlockQueue+0xa0>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	691b      	ldr	r3, [r3, #16]
 80024cc:	2b00      	cmp	r3, #0
 80024ce:	d012      	beq.n	80024f6 <prvUnlockQueue+0xaa>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	3310      	adds	r3, #16
 80024d4:	4618      	mov	r0, r3
 80024d6:	f000 fee1 	bl	800329c <xTaskRemoveFromEventList>
 80024da:	4603      	mov	r3, r0
 80024dc:	2b00      	cmp	r3, #0
 80024de:	d001      	beq.n	80024e4 <prvUnlockQueue+0x98>
				{
					vTaskMissedYield();
 80024e0:	f000 ffbe 	bl	8003460 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80024e4:	7bbb      	ldrb	r3, [r7, #14]
 80024e6:	3b01      	subs	r3, #1
 80024e8:	b2db      	uxtb	r3, r3
 80024ea:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80024ec:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	dce9      	bgt.n	80024c8 <prvUnlockQueue+0x7c>
 80024f4:	e000      	b.n	80024f8 <prvUnlockQueue+0xac>
			}
			else
			{
				break;
 80024f6:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80024f8:	687b      	ldr	r3, [r7, #4]
 80024fa:	22ff      	movs	r2, #255	; 0xff
 80024fc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8002500:	f7fe fdfe 	bl	8001100 <vPortExitCritical>
}
 8002504:	bf00      	nop
 8002506:	3710      	adds	r7, #16
 8002508:	46bd      	mov	sp, r7
 800250a:	bd80      	pop	{r7, pc}

0800250c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800250c:	b580      	push	{r7, lr}
 800250e:	b084      	sub	sp, #16
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002514:	f7fe fdc8 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800251c:	2b00      	cmp	r3, #0
 800251e:	d102      	bne.n	8002526 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8002520:	2301      	movs	r3, #1
 8002522:	60fb      	str	r3, [r7, #12]
 8002524:	e001      	b.n	800252a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8002526:	2300      	movs	r3, #0
 8002528:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800252a:	f7fe fde9 	bl	8001100 <vPortExitCritical>

	return xReturn;
 800252e:	68fb      	ldr	r3, [r7, #12]
}
 8002530:	4618      	mov	r0, r3
 8002532:	3710      	adds	r7, #16
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}

08002538 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8002538:	b580      	push	{r7, lr}
 800253a:	b084      	sub	sp, #16
 800253c:	af00      	add	r7, sp, #0
 800253e:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8002540:	f7fe fdb2 	bl	80010a8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800254c:	429a      	cmp	r2, r3
 800254e:	d102      	bne.n	8002556 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8002550:	2301      	movs	r3, #1
 8002552:	60fb      	str	r3, [r7, #12]
 8002554:	e001      	b.n	800255a <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8002556:	2300      	movs	r3, #0
 8002558:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800255a:	f7fe fdd1 	bl	8001100 <vPortExitCritical>

	return xReturn;
 800255e:	68fb      	ldr	r3, [r7, #12]
}
 8002560:	4618      	mov	r0, r3
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bd80      	pop	{r7, pc}

08002568 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002568:	b580      	push	{r7, lr}
 800256a:	b084      	sub	sp, #16
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
 8002570:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	e01e      	b.n	80025b6 <vQueueAddToRegistry+0x4e>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8002578:	4a12      	ldr	r2, [pc, #72]	; (80025c4 <vQueueAddToRegistry+0x5c>)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002580:	2b00      	cmp	r3, #0
 8002582:	d115      	bne.n	80025b0 <vQueueAddToRegistry+0x48>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8002584:	490f      	ldr	r1, [pc, #60]	; (80025c4 <vQueueAddToRegistry+0x5c>)
 8002586:	68fb      	ldr	r3, [r7, #12]
 8002588:	683a      	ldr	r2, [r7, #0]
 800258a:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 800258e:	4a0d      	ldr	r2, [pc, #52]	; (80025c4 <vQueueAddToRegistry+0x5c>)
 8002590:	68fb      	ldr	r3, [r7, #12]
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	4413      	add	r3, r2
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
 800259a:	6839      	ldr	r1, [r7, #0]
 800259c:	6878      	ldr	r0, [r7, #4]
 800259e:	f002 ff89 	bl	80054b4 <prvTraceSaveSymbol>
 80025a2:	687b      	ldr	r3, [r7, #4]
 80025a4:	683a      	ldr	r2, [r7, #0]
 80025a6:	2103      	movs	r1, #3
 80025a8:	2001      	movs	r0, #1
 80025aa:	f002 fe69 	bl	8005280 <prvTraceStoreStringEvent>
				break;
 80025ae:	e005      	b.n	80025bc <vQueueAddToRegistry+0x54>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	3301      	adds	r3, #1
 80025b4:	60fb      	str	r3, [r7, #12]
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	2b07      	cmp	r3, #7
 80025ba:	d9dd      	bls.n	8002578 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80025bc:	bf00      	nop
 80025be:	3710      	adds	r7, #16
 80025c0:	46bd      	mov	sp, r7
 80025c2:	bd80      	pop	{r7, pc}
 80025c4:	20006b28 	.word	0x20006b28

080025c8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	b086      	sub	sp, #24
 80025cc:	af00      	add	r7, sp, #0
 80025ce:	60f8      	str	r0, [r7, #12]
 80025d0:	60b9      	str	r1, [r7, #8]
 80025d2:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80025d8:	f7fe fd66 	bl	80010a8 <vPortEnterCritical>
 80025dc:	697b      	ldr	r3, [r7, #20]
 80025de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80025e2:	b25b      	sxtb	r3, r3
 80025e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025e8:	d103      	bne.n	80025f2 <vQueueWaitForMessageRestricted+0x2a>
 80025ea:	697b      	ldr	r3, [r7, #20]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80025f2:	697b      	ldr	r3, [r7, #20]
 80025f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80025f8:	b25b      	sxtb	r3, r3
 80025fa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80025fe:	d103      	bne.n	8002608 <vQueueWaitForMessageRestricted+0x40>
 8002600:	697b      	ldr	r3, [r7, #20]
 8002602:	2200      	movs	r2, #0
 8002604:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8002608:	f7fe fd7a 	bl	8001100 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002610:	2b00      	cmp	r3, #0
 8002612:	d106      	bne.n	8002622 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	3324      	adds	r3, #36	; 0x24
 8002618:	687a      	ldr	r2, [r7, #4]
 800261a:	68b9      	ldr	r1, [r7, #8]
 800261c:	4618      	mov	r0, r3
 800261e:	f000 fe09 	bl	8003234 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8002622:	6978      	ldr	r0, [r7, #20]
 8002624:	f7ff ff12 	bl	800244c <prvUnlockQueue>
	}
 8002628:	bf00      	nop
 800262a:	3718      	adds	r7, #24
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <prvNotifyQueueSetContainer>:
/*-----------------------------------------------------------*/

#if ( configUSE_QUEUE_SETS == 1 )

	static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition )
	{
 8002630:	b580      	push	{r7, lr}
 8002632:	b086      	sub	sp, #24
 8002634:	af00      	add	r7, sp, #0
 8002636:	6078      	str	r0, [r7, #4]
 8002638:	6039      	str	r1, [r7, #0]
	Queue_t *pxQueueSetContainer = pxQueue->pxQueueSetContainer;
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800263e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8002640:	2300      	movs	r3, #0
 8002642:	617b      	str	r3, [r7, #20]

		/* This function must be called form a critical section. */

		configASSERT( pxQueueSetContainer );
 8002644:	693b      	ldr	r3, [r7, #16]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d105      	bne.n	8002656 <prvNotifyQueueSetContainer+0x26>
 800264a:	f640 12ce 	movw	r2, #2510	; 0x9ce
 800264e:	4938      	ldr	r1, [pc, #224]	; (8002730 <prvNotifyQueueSetContainer+0x100>)
 8002650:	4838      	ldr	r0, [pc, #224]	; (8002734 <prvNotifyQueueSetContainer+0x104>)
 8002652:	f003 fbe1 	bl	8005e18 <iprintf>
		configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 8002656:	693b      	ldr	r3, [r7, #16]
 8002658:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800265a:	693b      	ldr	r3, [r7, #16]
 800265c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800265e:	429a      	cmp	r2, r3
 8002660:	d305      	bcc.n	800266e <prvNotifyQueueSetContainer+0x3e>
 8002662:	f640 12cf 	movw	r2, #2511	; 0x9cf
 8002666:	4932      	ldr	r1, [pc, #200]	; (8002730 <prvNotifyQueueSetContainer+0x100>)
 8002668:	4832      	ldr	r0, [pc, #200]	; (8002734 <prvNotifyQueueSetContainer+0x104>)
 800266a:	f003 fbd5 	bl	8005e18 <iprintf>

		if( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength )
 800266e:	693b      	ldr	r3, [r7, #16]
 8002670:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8002672:	693b      	ldr	r3, [r7, #16]
 8002674:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002676:	429a      	cmp	r2, r3
 8002678:	d255      	bcs.n	8002726 <prvNotifyQueueSetContainer+0xf6>
		{
			const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 800267a:	693b      	ldr	r3, [r7, #16]
 800267c:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8002680:	73fb      	strb	r3, [r7, #15]

			traceQUEUE_SEND( pxQueueSetContainer );
 8002682:	693b      	ldr	r3, [r7, #16]
 8002684:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002688:	2b04      	cmp	r3, #4
 800268a:	d82a      	bhi.n	80026e2 <prvNotifyQueueSetContainer+0xb2>
 800268c:	a201      	add	r2, pc, #4	; (adr r2, 8002694 <prvNotifyQueueSetContainer+0x64>)
 800268e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002692:	bf00      	nop
 8002694:	080026a9 	.word	0x080026a9
 8002698:	080026d7 	.word	0x080026d7
 800269c:	080026c5 	.word	0x080026c5
 80026a0:	080026c5 	.word	0x080026c5
 80026a4:	080026d7 	.word	0x080026d7
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d101      	bne.n	80026b2 <prvNotifyQueueSetContainer+0x82>
 80026ae:	2050      	movs	r0, #80	; 0x50
 80026b0:	e000      	b.n	80026b4 <prvNotifyQueueSetContainer+0x84>
 80026b2:	20c0      	movs	r0, #192	; 0xc0
 80026b4:	6939      	ldr	r1, [r7, #16]
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ba:	3301      	adds	r3, #1
 80026bc:	461a      	mov	r2, r3
 80026be:	f002 fccd 	bl	800505c <prvTraceStoreEvent2>
 80026c2:	e00d      	b.n	80026e0 <prvNotifyQueueSetContainer+0xb0>
 80026c4:	6939      	ldr	r1, [r7, #16]
 80026c6:	693b      	ldr	r3, [r7, #16]
 80026c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026ca:	3301      	adds	r3, #1
 80026cc:	461a      	mov	r2, r3
 80026ce:	2051      	movs	r0, #81	; 0x51
 80026d0:	f002 fcc4 	bl	800505c <prvTraceStoreEvent2>
 80026d4:	e004      	b.n	80026e0 <prvNotifyQueueSetContainer+0xb0>
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	4619      	mov	r1, r3
 80026da:	2052      	movs	r0, #82	; 0x52
 80026dc:	f002 fc72 	bl	8004fc4 <prvTraceStoreEvent1>
 80026e0:	bf00      	nop

			/* The data copied is the handle of the queue that contains data. */
			xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 80026e2:	1d3b      	adds	r3, r7, #4
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	4619      	mov	r1, r3
 80026e8:	6938      	ldr	r0, [r7, #16]
 80026ea:	f7ff fe1f 	bl	800232c <prvCopyDataToQueue>
 80026ee:	6178      	str	r0, [r7, #20]

			if( cTxLock == queueUNLOCKED )
 80026f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026f4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80026f8:	d10e      	bne.n	8002718 <prvNotifyQueueSetContainer+0xe8>
			{
				if( listLIST_IS_EMPTY( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) == pdFALSE )
 80026fa:	693b      	ldr	r3, [r7, #16]
 80026fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d011      	beq.n	8002726 <prvNotifyQueueSetContainer+0xf6>
				{
					if( xTaskRemoveFromEventList( &( pxQueueSetContainer->xTasksWaitingToReceive ) ) != pdFALSE )
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	3324      	adds	r3, #36	; 0x24
 8002706:	4618      	mov	r0, r3
 8002708:	f000 fdc8 	bl	800329c <xTaskRemoveFromEventList>
 800270c:	4603      	mov	r3, r0
 800270e:	2b00      	cmp	r3, #0
 8002710:	d009      	beq.n	8002726 <prvNotifyQueueSetContainer+0xf6>
					{
						/* The task waiting has a higher priority. */
						xReturn = pdTRUE;
 8002712:	2301      	movs	r3, #1
 8002714:	617b      	str	r3, [r7, #20]
 8002716:	e006      	b.n	8002726 <prvNotifyQueueSetContainer+0xf6>
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else
			{
				pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8002718:	7bfb      	ldrb	r3, [r7, #15]
 800271a:	3301      	adds	r3, #1
 800271c:	b2db      	uxtb	r3, r3
 800271e:	b25a      	sxtb	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002726:	697b      	ldr	r3, [r7, #20]
	}
 8002728:	4618      	mov	r0, r3
 800272a:	3718      	adds	r7, #24
 800272c:	46bd      	mov	sp, r7
 800272e:	bd80      	pop	{r7, pc}
 8002730:	08006de8 	.word	0x08006de8
 8002734:	08006dfc 	.word	0x08006dfc

08002738 <xTaskCreate>:
							const char * const pcName,
							const uint16_t usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8002738:	b580      	push	{r7, lr}
 800273a:	b08c      	sub	sp, #48	; 0x30
 800273c:	af04      	add	r7, sp, #16
 800273e:	60f8      	str	r0, [r7, #12]
 8002740:	60b9      	str	r1, [r7, #8]
 8002742:	603b      	str	r3, [r7, #0]
 8002744:	4613      	mov	r3, r2
 8002746:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002748:	88fb      	ldrh	r3, [r7, #6]
 800274a:	009b      	lsls	r3, r3, #2
 800274c:	4618      	mov	r0, r3
 800274e:	f7fe fdb1 	bl	80012b4 <pvPortMalloc>
 8002752:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d00e      	beq.n	8002778 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 800275a:	2064      	movs	r0, #100	; 0x64
 800275c:	f7fe fdaa 	bl	80012b4 <pvPortMalloc>
 8002760:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8002762:	69fb      	ldr	r3, [r7, #28]
 8002764:	2b00      	cmp	r3, #0
 8002766:	d003      	beq.n	8002770 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8002768:	69fb      	ldr	r3, [r7, #28]
 800276a:	697a      	ldr	r2, [r7, #20]
 800276c:	631a      	str	r2, [r3, #48]	; 0x30
 800276e:	e005      	b.n	800277c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8002770:	6978      	ldr	r0, [r7, #20]
 8002772:	f7fe fe5d 	bl	8001430 <vPortFree>
 8002776:	e001      	b.n	800277c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8002778:	2300      	movs	r3, #0
 800277a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800277c:	69fb      	ldr	r3, [r7, #28]
 800277e:	2b00      	cmp	r3, #0
 8002780:	d013      	beq.n	80027aa <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8002782:	88fa      	ldrh	r2, [r7, #6]
 8002784:	2300      	movs	r3, #0
 8002786:	9303      	str	r3, [sp, #12]
 8002788:	69fb      	ldr	r3, [r7, #28]
 800278a:	9302      	str	r3, [sp, #8]
 800278c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800278e:	9301      	str	r3, [sp, #4]
 8002790:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002792:	9300      	str	r3, [sp, #0]
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	68b9      	ldr	r1, [r7, #8]
 8002798:	68f8      	ldr	r0, [r7, #12]
 800279a:	f000 f80f 	bl	80027bc <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800279e:	69f8      	ldr	r0, [r7, #28]
 80027a0:	f000 f896 	bl	80028d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80027a4:	2301      	movs	r3, #1
 80027a6:	61bb      	str	r3, [r7, #24]
 80027a8:	e002      	b.n	80027b0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80027aa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80027ae:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80027b0:	69bb      	ldr	r3, [r7, #24]
	}
 80027b2:	4618      	mov	r0, r3
 80027b4:	3720      	adds	r7, #32
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
	...

080027bc <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b086      	sub	sp, #24
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80027ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027cc:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	461a      	mov	r2, r3
 80027d4:	21a5      	movs	r1, #165	; 0xa5
 80027d6:	f003 fb16 	bl	8005e06 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 80027da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80027dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80027e4:	3b01      	subs	r3, #1
 80027e6:	009b      	lsls	r3, r3, #2
 80027e8:	4413      	add	r3, r2
 80027ea:	613b      	str	r3, [r7, #16]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	f023 0307 	bic.w	r3, r3, #7
 80027f2:	613b      	str	r3, [r7, #16]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	f003 0307 	and.w	r3, r3, #7
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d005      	beq.n	800280a <prvInitialiseNewTask+0x4e>
 80027fe:	f240 322b 	movw	r2, #811	; 0x32b
 8002802:	4931      	ldr	r1, [pc, #196]	; (80028c8 <prvInitialiseNewTask+0x10c>)
 8002804:	4831      	ldr	r0, [pc, #196]	; (80028cc <prvInitialiseNewTask+0x110>)
 8002806:	f003 fb07 	bl	8005e18 <iprintf>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800280a:	2300      	movs	r3, #0
 800280c:	617b      	str	r3, [r7, #20]
 800280e:	e012      	b.n	8002836 <prvInitialiseNewTask+0x7a>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8002810:	68ba      	ldr	r2, [r7, #8]
 8002812:	697b      	ldr	r3, [r7, #20]
 8002814:	4413      	add	r3, r2
 8002816:	7819      	ldrb	r1, [r3, #0]
 8002818:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800281a:	697b      	ldr	r3, [r7, #20]
 800281c:	4413      	add	r3, r2
 800281e:	3334      	adds	r3, #52	; 0x34
 8002820:	460a      	mov	r2, r1
 8002822:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8002824:	68ba      	ldr	r2, [r7, #8]
 8002826:	697b      	ldr	r3, [r7, #20]
 8002828:	4413      	add	r3, r2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d006      	beq.n	800283e <prvInitialiseNewTask+0x82>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002830:	697b      	ldr	r3, [r7, #20]
 8002832:	3301      	adds	r3, #1
 8002834:	617b      	str	r3, [r7, #20]
 8002836:	697b      	ldr	r3, [r7, #20]
 8002838:	2b13      	cmp	r3, #19
 800283a:	d9e9      	bls.n	8002810 <prvInitialiseNewTask+0x54>
 800283c:	e000      	b.n	8002840 <prvInitialiseNewTask+0x84>
		{
			break;
 800283e:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8002840:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002842:	2200      	movs	r2, #0
 8002844:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8002848:	6a3b      	ldr	r3, [r7, #32]
 800284a:	2b1f      	cmp	r3, #31
 800284c:	d901      	bls.n	8002852 <prvInitialiseNewTask+0x96>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800284e:	231f      	movs	r3, #31
 8002850:	623b      	str	r3, [r7, #32]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	6a3a      	ldr	r2, [r7, #32]
 8002856:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8002858:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800285a:	6a3a      	ldr	r2, [r7, #32]
 800285c:	651a      	str	r2, [r3, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
 800285e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002860:	2200      	movs	r2, #0
 8002862:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8002864:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002866:	3304      	adds	r3, #4
 8002868:	4618      	mov	r0, r3
 800286a:	f7fe fa8a 	bl	8000d82 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800286e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002870:	3318      	adds	r3, #24
 8002872:	4618      	mov	r0, r3
 8002874:	f7fe fa85 	bl	8000d82 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8002878:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800287a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800287c:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800287e:	6a3b      	ldr	r3, [r7, #32]
 8002880:	f1c3 0220 	rsb	r2, r3, #32
 8002884:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002886:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8002888:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800288a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800288c:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxNewTCB->ulRunTimeCounter = 0UL;
 800288e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002890:	2200      	movs	r2, #0
 8002892:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8002894:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002896:	2200      	movs	r2, #0
 8002898:	65da      	str	r2, [r3, #92]	; 0x5c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800289a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80028a2:	683a      	ldr	r2, [r7, #0]
 80028a4:	68f9      	ldr	r1, [r7, #12]
 80028a6:	6938      	ldr	r0, [r7, #16]
 80028a8:	f7fe fb00 	bl	8000eac <pxPortInitialiseStack>
 80028ac:	4602      	mov	r2, r0
 80028ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80028b0:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 80028b2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028b4:	2b00      	cmp	r3, #0
 80028b6:	d002      	beq.n	80028be <prvInitialiseNewTask+0x102>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80028b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028ba:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80028bc:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80028be:	bf00      	nop
 80028c0:	3718      	adds	r7, #24
 80028c2:	46bd      	mov	sp, r7
 80028c4:	bd80      	pop	{r7, pc}
 80028c6:	bf00      	nop
 80028c8:	08006e0c 	.word	0x08006e0c
 80028cc:	08006e20 	.word	0x08006e20

080028d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80028d0:	b580      	push	{r7, lr}
 80028d2:	b082      	sub	sp, #8
 80028d4:	af00      	add	r7, sp, #0
 80028d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80028d8:	f7fe fbe6 	bl	80010a8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80028dc:	4b3e      	ldr	r3, [pc, #248]	; (80029d8 <prvAddNewTaskToReadyList+0x108>)
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	3301      	adds	r3, #1
 80028e2:	4a3d      	ldr	r2, [pc, #244]	; (80029d8 <prvAddNewTaskToReadyList+0x108>)
 80028e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80028e6:	4b3d      	ldr	r3, [pc, #244]	; (80029dc <prvAddNewTaskToReadyList+0x10c>)
 80028e8:	681b      	ldr	r3, [r3, #0]
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d109      	bne.n	8002902 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80028ee:	4a3b      	ldr	r2, [pc, #236]	; (80029dc <prvAddNewTaskToReadyList+0x10c>)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80028f4:	4b38      	ldr	r3, [pc, #224]	; (80029d8 <prvAddNewTaskToReadyList+0x108>)
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2b01      	cmp	r3, #1
 80028fa:	d110      	bne.n	800291e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80028fc:	f000 fdd6 	bl	80034ac <prvInitialiseTaskLists>
 8002900:	e00d      	b.n	800291e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8002902:	4b37      	ldr	r3, [pc, #220]	; (80029e0 <prvAddNewTaskToReadyList+0x110>)
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d109      	bne.n	800291e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800290a:	4b34      	ldr	r3, [pc, #208]	; (80029dc <prvAddNewTaskToReadyList+0x10c>)
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002914:	429a      	cmp	r2, r3
 8002916:	d802      	bhi.n	800291e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8002918:	4a30      	ldr	r2, [pc, #192]	; (80029dc <prvAddNewTaskToReadyList+0x10c>)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800291e:	4b31      	ldr	r3, [pc, #196]	; (80029e4 <prvAddNewTaskToReadyList+0x114>)
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	3301      	adds	r3, #1
 8002924:	4a2f      	ldr	r2, [pc, #188]	; (80029e4 <prvAddNewTaskToReadyList+0x114>)
 8002926:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8002928:	4b2e      	ldr	r3, [pc, #184]	; (80029e4 <prvAddNewTaskToReadyList+0x114>)
 800292a:	681a      	ldr	r2, [r3, #0]
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	649a      	str	r2, [r3, #72]	; 0x48
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2b00      	cmp	r3, #0
 8002934:	d01a      	beq.n	800296c <prvAddNewTaskToReadyList+0x9c>
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	3334      	adds	r3, #52	; 0x34
 800293a:	4619      	mov	r1, r3
 800293c:	6878      	ldr	r0, [r7, #4]
 800293e:	f002 fdb9 	bl	80054b4 <prvTraceSaveSymbol>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002946:	4619      	mov	r1, r3
 8002948:	6878      	ldr	r0, [r7, #4]
 800294a:	f002 fea5 	bl	8005698 <prvTraceSaveObjectData>
 800294e:	687b      	ldr	r3, [r7, #4]
 8002950:	f103 0234 	add.w	r2, r3, #52	; 0x34
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2103      	movs	r1, #3
 8002958:	2001      	movs	r0, #1
 800295a:	f002 fc91 	bl	8005280 <prvTraceStoreStringEvent>
 800295e:	6879      	ldr	r1, [r7, #4]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002964:	461a      	mov	r2, r3
 8002966:	2010      	movs	r0, #16
 8002968:	f002 fb78 	bl	800505c <prvTraceStoreEvent2>

		prvAddTaskToReadyList( pxNewTCB );
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4619      	mov	r1, r3
 8002970:	2030      	movs	r0, #48	; 0x30
 8002972:	f002 fb27 	bl	8004fc4 <prvTraceStoreEvent1>
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800297a:	2201      	movs	r2, #1
 800297c:	409a      	lsls	r2, r3
 800297e:	4b1a      	ldr	r3, [pc, #104]	; (80029e8 <prvAddNewTaskToReadyList+0x118>)
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	4313      	orrs	r3, r2
 8002984:	4a18      	ldr	r2, [pc, #96]	; (80029e8 <prvAddNewTaskToReadyList+0x118>)
 8002986:	6013      	str	r3, [r2, #0]
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800298c:	4613      	mov	r3, r2
 800298e:	009b      	lsls	r3, r3, #2
 8002990:	4413      	add	r3, r2
 8002992:	009b      	lsls	r3, r3, #2
 8002994:	4a15      	ldr	r2, [pc, #84]	; (80029ec <prvAddNewTaskToReadyList+0x11c>)
 8002996:	441a      	add	r2, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	3304      	adds	r3, #4
 800299c:	4619      	mov	r1, r3
 800299e:	4610      	mov	r0, r2
 80029a0:	f7fe f9fc 	bl	8000d9c <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80029a4:	f7fe fbac 	bl	8001100 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 80029a8:	4b0d      	ldr	r3, [pc, #52]	; (80029e0 <prvAddNewTaskToReadyList+0x110>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d00e      	beq.n	80029ce <prvAddNewTaskToReadyList+0xfe>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 80029b0:	4b0a      	ldr	r3, [pc, #40]	; (80029dc <prvAddNewTaskToReadyList+0x10c>)
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80029b6:	687b      	ldr	r3, [r7, #4]
 80029b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80029ba:	429a      	cmp	r2, r3
 80029bc:	d207      	bcs.n	80029ce <prvAddNewTaskToReadyList+0xfe>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80029be:	4b0c      	ldr	r3, [pc, #48]	; (80029f0 <prvAddNewTaskToReadyList+0x120>)
 80029c0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80029c4:	601a      	str	r2, [r3, #0]
 80029c6:	f3bf 8f4f 	dsb	sy
 80029ca:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80029ce:	bf00      	nop
 80029d0:	3708      	adds	r7, #8
 80029d2:	46bd      	mov	sp, r7
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	200063e0 	.word	0x200063e0
 80029dc:	200060ec 	.word	0x200060ec
 80029e0:	200063ec 	.word	0x200063ec
 80029e4:	200063fc 	.word	0x200063fc
 80029e8:	200063e8 	.word	0x200063e8
 80029ec:	200060f0 	.word	0x200060f0
 80029f0:	e000ed04 	.word	0xe000ed04

080029f4 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b084      	sub	sp, #16
 80029f8:	af00      	add	r7, sp, #0
 80029fa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 80029fc:	f7fe fb54 	bl	80010a8 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	2b00      	cmp	r3, #0
 8002a04:	d102      	bne.n	8002a0c <vTaskDelete+0x18>
 8002a06:	4b3f      	ldr	r3, [pc, #252]	; (8002b04 <vTaskDelete+0x110>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	e000      	b.n	8002a0e <vTaskDelete+0x1a>
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	3304      	adds	r3, #4
 8002a14:	4618      	mov	r0, r3
 8002a16:	f7fe fa1e 	bl	8000e56 <uxListRemove>
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d115      	bne.n	8002a4c <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002a24:	4938      	ldr	r1, [pc, #224]	; (8002b08 <vTaskDelete+0x114>)
 8002a26:	4613      	mov	r3, r2
 8002a28:	009b      	lsls	r3, r3, #2
 8002a2a:	4413      	add	r3, r2
 8002a2c:	009b      	lsls	r3, r3, #2
 8002a2e:	440b      	add	r3, r1
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d10a      	bne.n	8002a4c <vTaskDelete+0x58>
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a40:	43da      	mvns	r2, r3
 8002a42:	4b32      	ldr	r3, [pc, #200]	; (8002b0c <vTaskDelete+0x118>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4013      	ands	r3, r2
 8002a48:	4a30      	ldr	r2, [pc, #192]	; (8002b0c <vTaskDelete+0x118>)
 8002a4a:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002a50:	2b00      	cmp	r3, #0
 8002a52:	d004      	beq.n	8002a5e <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	3318      	adds	r3, #24
 8002a58:	4618      	mov	r0, r3
 8002a5a:	f7fe f9fc 	bl	8000e56 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 8002a5e:	4b2c      	ldr	r3, [pc, #176]	; (8002b10 <vTaskDelete+0x11c>)
 8002a60:	681b      	ldr	r3, [r3, #0]
 8002a62:	3301      	adds	r3, #1
 8002a64:	4a2a      	ldr	r2, [pc, #168]	; (8002b10 <vTaskDelete+0x11c>)
 8002a66:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 8002a68:	4b26      	ldr	r3, [pc, #152]	; (8002b04 <vTaskDelete+0x110>)
 8002a6a:	681b      	ldr	r3, [r3, #0]
 8002a6c:	68fa      	ldr	r2, [r7, #12]
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d10b      	bne.n	8002a8a <vTaskDelete+0x96>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	3304      	adds	r3, #4
 8002a76:	4619      	mov	r1, r3
 8002a78:	4826      	ldr	r0, [pc, #152]	; (8002b14 <vTaskDelete+0x120>)
 8002a7a:	f7fe f98f 	bl	8000d9c <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 8002a7e:	4b26      	ldr	r3, [pc, #152]	; (8002b18 <vTaskDelete+0x124>)
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	3301      	adds	r3, #1
 8002a84:	4a24      	ldr	r2, [pc, #144]	; (8002b18 <vTaskDelete+0x124>)
 8002a86:	6013      	str	r3, [r2, #0]
 8002a88:	e009      	b.n	8002a9e <vTaskDelete+0xaa>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <vTaskDelete+0x128>)
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	3b01      	subs	r3, #1
 8002a90:	4a22      	ldr	r2, [pc, #136]	; (8002b1c <vTaskDelete+0x128>)
 8002a92:	6013      	str	r3, [r2, #0]
				prvDeleteTCB( pxTCB );
 8002a94:	68f8      	ldr	r0, [r7, #12]
 8002a96:	f000 fd85 	bl	80035a4 <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 8002a9a:	f000 fd93 	bl	80035c4 <prvResetNextTaskUnblockTime>
			}

			traceTASK_DELETE( pxTCB );
 8002a9e:	68f9      	ldr	r1, [r7, #12]
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d002      	beq.n	8002aac <vTaskDelete+0xb8>
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002aaa:	e000      	b.n	8002aae <vTaskDelete+0xba>
 8002aac:	2300      	movs	r3, #0
 8002aae:	461a      	mov	r2, r3
 8002ab0:	2020      	movs	r0, #32
 8002ab2:	f002 fad3 	bl	800505c <prvTraceStoreEvent2>
 8002ab6:	68f8      	ldr	r0, [r7, #12]
 8002ab8:	f002 fd88 	bl	80055cc <prvTraceDeleteSymbol>
 8002abc:	68f8      	ldr	r0, [r7, #12]
 8002abe:	f002 fe49 	bl	8005754 <prvTraceDeleteObjectData>
		}
		taskEXIT_CRITICAL();
 8002ac2:	f7fe fb1d 	bl	8001100 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8002ac6:	4b16      	ldr	r3, [pc, #88]	; (8002b20 <vTaskDelete+0x12c>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d016      	beq.n	8002afc <vTaskDelete+0x108>
		{
			if( pxTCB == pxCurrentTCB )
 8002ace:	4b0d      	ldr	r3, [pc, #52]	; (8002b04 <vTaskDelete+0x110>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	68fa      	ldr	r2, [r7, #12]
 8002ad4:	429a      	cmp	r2, r3
 8002ad6:	d111      	bne.n	8002afc <vTaskDelete+0x108>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8002ad8:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <vTaskDelete+0x130>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	2b00      	cmp	r3, #0
 8002ade:	d005      	beq.n	8002aec <vTaskDelete+0xf8>
 8002ae0:	f240 4265 	movw	r2, #1125	; 0x465
 8002ae4:	4910      	ldr	r1, [pc, #64]	; (8002b28 <vTaskDelete+0x134>)
 8002ae6:	4811      	ldr	r0, [pc, #68]	; (8002b2c <vTaskDelete+0x138>)
 8002ae8:	f003 f996 	bl	8005e18 <iprintf>
				portYIELD_WITHIN_API();
 8002aec:	4b10      	ldr	r3, [pc, #64]	; (8002b30 <vTaskDelete+0x13c>)
 8002aee:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002af2:	601a      	str	r2, [r3, #0]
 8002af4:	f3bf 8f4f 	dsb	sy
 8002af8:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8002afc:	bf00      	nop
 8002afe:	3710      	adds	r7, #16
 8002b00:	46bd      	mov	sp, r7
 8002b02:	bd80      	pop	{r7, pc}
 8002b04:	200060ec 	.word	0x200060ec
 8002b08:	200060f0 	.word	0x200060f0
 8002b0c:	200063e8 	.word	0x200063e8
 8002b10:	200063fc 	.word	0x200063fc
 8002b14:	200063b4 	.word	0x200063b4
 8002b18:	200063c8 	.word	0x200063c8
 8002b1c:	200063e0 	.word	0x200063e0
 8002b20:	200063ec 	.word	0x200063ec
 8002b24:	20006408 	.word	0x20006408
 8002b28:	08006e0c 	.word	0x08006e0c
 8002b2c:	08006e20 	.word	0x08006e20
 8002b30:	e000ed04 	.word	0xe000ed04

08002b34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8002b34:	b580      	push	{r7, lr}
 8002b36:	b084      	sub	sp, #16
 8002b38:	af00      	add	r7, sp, #0
 8002b3a:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d016      	beq.n	8002b74 <vTaskDelay+0x40>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8002b46:	4b13      	ldr	r3, [pc, #76]	; (8002b94 <vTaskDelay+0x60>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d005      	beq.n	8002b5a <vTaskDelay+0x26>
 8002b4e:	f240 42cf 	movw	r2, #1231	; 0x4cf
 8002b52:	4911      	ldr	r1, [pc, #68]	; (8002b98 <vTaskDelay+0x64>)
 8002b54:	4811      	ldr	r0, [pc, #68]	; (8002b9c <vTaskDelay+0x68>)
 8002b56:	f003 f95f 	bl	8005e18 <iprintf>
			vTaskSuspendAll();
 8002b5a:	f000 f923 	bl	8002da4 <vTaskSuspendAll>
			{
				traceTASK_DELAY();
 8002b5e:	6879      	ldr	r1, [r7, #4]
 8002b60:	207a      	movs	r0, #122	; 0x7a
 8002b62:	f002 fa2f 	bl	8004fc4 <prvTraceStoreEvent1>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002b66:	2100      	movs	r1, #0
 8002b68:	6878      	ldr	r0, [r7, #4]
 8002b6a:	f000 fea3 	bl	80038b4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8002b6e:	f000 f927 	bl	8002dc0 <xTaskResumeAll>
 8002b72:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d107      	bne.n	8002b8a <vTaskDelay+0x56>
		{
			portYIELD_WITHIN_API();
 8002b7a:	4b09      	ldr	r3, [pc, #36]	; (8002ba0 <vTaskDelay+0x6c>)
 8002b7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002b80:	601a      	str	r2, [r3, #0]
 8002b82:	f3bf 8f4f 	dsb	sy
 8002b86:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8002b8a:	bf00      	nop
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	20006408 	.word	0x20006408
 8002b98:	08006e0c 	.word	0x08006e0c
 8002b9c:	08006e20 	.word	0x08006e20
 8002ba0:	e000ed04 	.word	0xe000ed04

08002ba4 <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b084      	sub	sp, #16
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8002bac:	2300      	movs	r3, #0
 8002bae:	60fb      	str	r3, [r7, #12]
	const TCB_t * const pxTCB = ( TCB_t * ) xTask;
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	60bb      	str	r3, [r7, #8]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d105      	bne.n	8002bc6 <prvTaskIsTaskSuspended+0x22>
 8002bba:	f240 6281 	movw	r2, #1665	; 0x681
 8002bbe:	4911      	ldr	r1, [pc, #68]	; (8002c04 <prvTaskIsTaskSuspended+0x60>)
 8002bc0:	4811      	ldr	r0, [pc, #68]	; (8002c08 <prvTaskIsTaskSuspended+0x64>)
 8002bc2:	f003 f929 	bl	8005e18 <iprintf>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8002bc6:	68bb      	ldr	r3, [r7, #8]
 8002bc8:	695b      	ldr	r3, [r3, #20]
 8002bca:	4a10      	ldr	r2, [pc, #64]	; (8002c0c <prvTaskIsTaskSuspended+0x68>)
 8002bcc:	4293      	cmp	r3, r2
 8002bce:	d101      	bne.n	8002bd4 <prvTaskIsTaskSuspended+0x30>
 8002bd0:	2301      	movs	r3, #1
 8002bd2:	e000      	b.n	8002bd6 <prvTaskIsTaskSuspended+0x32>
 8002bd4:	2300      	movs	r3, #0
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d00f      	beq.n	8002bfa <prvTaskIsTaskSuspended+0x56>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8002bda:	68bb      	ldr	r3, [r7, #8]
 8002bdc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bde:	4a0c      	ldr	r2, [pc, #48]	; (8002c10 <prvTaskIsTaskSuspended+0x6c>)
 8002be0:	4293      	cmp	r3, r2
 8002be2:	d00a      	beq.n	8002bfa <prvTaskIsTaskSuspended+0x56>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE )
 8002be4:	68bb      	ldr	r3, [r7, #8]
 8002be6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d101      	bne.n	8002bf0 <prvTaskIsTaskSuspended+0x4c>
 8002bec:	2301      	movs	r3, #1
 8002bee:	e000      	b.n	8002bf2 <prvTaskIsTaskSuspended+0x4e>
 8002bf0:	2300      	movs	r3, #0
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d001      	beq.n	8002bfa <prvTaskIsTaskSuspended+0x56>
				{
					xReturn = pdTRUE;
 8002bf6:	2301      	movs	r3, #1
 8002bf8:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	3710      	adds	r7, #16
 8002c00:	46bd      	mov	sp, r7
 8002c02:	bd80      	pop	{r7, pc}
 8002c04:	08006e0c 	.word	0x08006e0c
 8002c08:	08006e20 	.word	0x08006e20
 8002c0c:	200063cc 	.word	0x200063cc
 8002c10:	200063a0 	.word	0x200063a0

08002c14 <xTaskResumeFromISR>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) )

	BaseType_t xTaskResumeFromISR( TaskHandle_t xTaskToResume )
	{
 8002c14:	b580      	push	{r7, lr}
 8002c16:	b088      	sub	sp, #32
 8002c18:	af00      	add	r7, sp, #0
 8002c1a:	6078      	str	r0, [r7, #4]
	BaseType_t xYieldRequired = pdFALSE;
 8002c1c:	2300      	movs	r3, #0
 8002c1e:	61fb      	str	r3, [r7, #28]
	TCB_t * const pxTCB = ( TCB_t * ) xTaskToResume;
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxSavedInterruptStatus;

		configASSERT( xTaskToResume );
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2b00      	cmp	r3, #0
 8002c28:	d105      	bne.n	8002c36 <xTaskResumeFromISR+0x22>
 8002c2a:	f240 62e2 	movw	r2, #1762	; 0x6e2
 8002c2e:	492f      	ldr	r1, [pc, #188]	; (8002cec <xTaskResumeFromISR+0xd8>)
 8002c30:	482f      	ldr	r0, [pc, #188]	; (8002cf0 <xTaskResumeFromISR+0xdc>)
 8002c32:	f003 f8f1 	bl	8005e18 <iprintf>
		below the maximum system call interrupt priority.  FreeRTOS maintains a
		separate interrupt safe API to ensure interrupt entry is as fast and as
		simple as possible.  More information (albeit Cortex-M specific) is
		provided on the following link:
		http://www.freertos.org/RTOS-Cortex-M3-M4.html */
		portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8002c36:	f7fe fb05 	bl	8001244 <vPortValidateInterruptPriority>
	__asm volatile
 8002c3a:	f3ef 8211 	mrs	r2, BASEPRI
 8002c3e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c42:	f383 8811 	msr	BASEPRI, r3
 8002c46:	f3bf 8f6f 	isb	sy
 8002c4a:	f3bf 8f4f 	dsb	sy
 8002c4e:	613a      	str	r2, [r7, #16]
 8002c50:	60fb      	str	r3, [r7, #12]
	return ulOriginalBASEPRI;
 8002c52:	693b      	ldr	r3, [r7, #16]

		uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8002c54:	617b      	str	r3, [r7, #20]
		{
			if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8002c56:	69b8      	ldr	r0, [r7, #24]
 8002c58:	f7ff ffa4 	bl	8002ba4 <prvTaskIsTaskSuspended>
 8002c5c:	4603      	mov	r3, r0
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d039      	beq.n	8002cd6 <xTaskResumeFromISR+0xc2>
			{
				traceTASK_RESUME_FROM_ISR( pxTCB );
 8002c62:	69bb      	ldr	r3, [r7, #24]
 8002c64:	4619      	mov	r1, r3
 8002c66:	207d      	movs	r0, #125	; 0x7d
 8002c68:	f002 f9ac 	bl	8004fc4 <prvTraceStoreEvent1>

				/* Check the ready lists can be accessed. */
				if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002c6c:	4b21      	ldr	r3, [pc, #132]	; (8002cf4 <xTaskResumeFromISR+0xe0>)
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d12a      	bne.n	8002cca <xTaskResumeFromISR+0xb6>
				{
					/* Ready lists can be accessed so move the task from the
					suspended list to the ready list directly. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002c74:	69bb      	ldr	r3, [r7, #24]
 8002c76:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002c78:	4b1f      	ldr	r3, [pc, #124]	; (8002cf8 <xTaskResumeFromISR+0xe4>)
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c7e:	429a      	cmp	r2, r3
 8002c80:	d301      	bcc.n	8002c86 <xTaskResumeFromISR+0x72>
					{
						xYieldRequired = pdTRUE;
 8002c82:	2301      	movs	r3, #1
 8002c84:	61fb      	str	r3, [r7, #28]
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002c86:	69bb      	ldr	r3, [r7, #24]
 8002c88:	3304      	adds	r3, #4
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f7fe f8e3 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002c90:	69bb      	ldr	r3, [r7, #24]
 8002c92:	4619      	mov	r1, r3
 8002c94:	2030      	movs	r0, #48	; 0x30
 8002c96:	f002 f995 	bl	8004fc4 <prvTraceStoreEvent1>
 8002c9a:	69bb      	ldr	r3, [r7, #24]
 8002c9c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c9e:	2201      	movs	r2, #1
 8002ca0:	409a      	lsls	r2, r3
 8002ca2:	4b16      	ldr	r3, [pc, #88]	; (8002cfc <xTaskResumeFromISR+0xe8>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	4313      	orrs	r3, r2
 8002ca8:	4a14      	ldr	r2, [pc, #80]	; (8002cfc <xTaskResumeFromISR+0xe8>)
 8002caa:	6013      	str	r3, [r2, #0]
 8002cac:	69bb      	ldr	r3, [r7, #24]
 8002cae:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002cb0:	4613      	mov	r3, r2
 8002cb2:	009b      	lsls	r3, r3, #2
 8002cb4:	4413      	add	r3, r2
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	4a11      	ldr	r2, [pc, #68]	; (8002d00 <xTaskResumeFromISR+0xec>)
 8002cba:	441a      	add	r2, r3
 8002cbc:	69bb      	ldr	r3, [r7, #24]
 8002cbe:	3304      	adds	r3, #4
 8002cc0:	4619      	mov	r1, r3
 8002cc2:	4610      	mov	r0, r2
 8002cc4:	f7fe f86a 	bl	8000d9c <vListInsertEnd>
 8002cc8:	e005      	b.n	8002cd6 <xTaskResumeFromISR+0xc2>
				else
				{
					/* The delayed or ready lists cannot be accessed so the task
					is held in the pending ready list until the scheduler is
					unsuspended. */
					vListInsertEnd( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 8002cca:	69bb      	ldr	r3, [r7, #24]
 8002ccc:	3318      	adds	r3, #24
 8002cce:	4619      	mov	r1, r3
 8002cd0:	480c      	ldr	r0, [pc, #48]	; (8002d04 <xTaskResumeFromISR+0xf0>)
 8002cd2:	f7fe f863 	bl	8000d9c <vListInsertEnd>
 8002cd6:	697b      	ldr	r3, [r7, #20]
 8002cd8:	60bb      	str	r3, [r7, #8]
	__asm volatile
 8002cda:	68bb      	ldr	r3, [r7, #8]
 8002cdc:	f383 8811 	msr	BASEPRI, r3
				mtCOVERAGE_TEST_MARKER();
			}
		}
		portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

		return xYieldRequired;
 8002ce0:	69fb      	ldr	r3, [r7, #28]
	}
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	3720      	adds	r7, #32
 8002ce6:	46bd      	mov	sp, r7
 8002ce8:	bd80      	pop	{r7, pc}
 8002cea:	bf00      	nop
 8002cec:	08006e0c 	.word	0x08006e0c
 8002cf0:	08006e20 	.word	0x08006e20
 8002cf4:	20006408 	.word	0x20006408
 8002cf8:	200060ec 	.word	0x200060ec
 8002cfc:	200063e8 	.word	0x200063e8
 8002d00:	200060f0 	.word	0x200060f0
 8002d04:	200063a0 	.word	0x200063a0

08002d08 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b084      	sub	sp, #16
 8002d0c:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8002d0e:	4b1d      	ldr	r3, [pc, #116]	; (8002d84 <vTaskStartScheduler+0x7c>)
 8002d10:	9301      	str	r3, [sp, #4]
 8002d12:	2300      	movs	r3, #0
 8002d14:	9300      	str	r3, [sp, #0]
 8002d16:	2300      	movs	r3, #0
 8002d18:	2282      	movs	r2, #130	; 0x82
 8002d1a:	491b      	ldr	r1, [pc, #108]	; (8002d88 <vTaskStartScheduler+0x80>)
 8002d1c:	481b      	ldr	r0, [pc, #108]	; (8002d8c <vTaskStartScheduler+0x84>)
 8002d1e:	f7ff fd0b 	bl	8002738 <xTaskCreate>
 8002d22:	6078      	str	r0, [r7, #4]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	2b01      	cmp	r3, #1
 8002d28:	d102      	bne.n	8002d30 <vTaskStartScheduler+0x28>
		{
			xReturn = xTimerCreateTimerTask();
 8002d2a:	f000 fe29 	bl	8003980 <xTimerCreateTimerTask>
 8002d2e:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2b01      	cmp	r3, #1
 8002d34:	d117      	bne.n	8002d66 <vTaskStartScheduler+0x5e>
	__asm volatile
 8002d36:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d3a:	f383 8811 	msr	BASEPRI, r3
 8002d3e:	f3bf 8f6f 	isb	sy
 8002d42:	f3bf 8f4f 	dsb	sy
 8002d46:	603b      	str	r3, [r7, #0]
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8002d48:	4b11      	ldr	r3, [pc, #68]	; (8002d90 <vTaskStartScheduler+0x88>)
 8002d4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002d4e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8002d50:	4b10      	ldr	r3, [pc, #64]	; (8002d94 <vTaskStartScheduler+0x8c>)
 8002d52:	2201      	movs	r2, #1
 8002d54:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8002d56:	4b10      	ldr	r3, [pc, #64]	; (8002d98 <vTaskStartScheduler+0x90>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8002d5c:	f001 fa16 	bl	800418c <ConfigureTimeForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8002d60:	f7fe f91a 	bl	8000f98 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8002d64:	e009      	b.n	8002d7a <vTaskStartScheduler+0x72>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002d6c:	d105      	bne.n	8002d7a <vTaskStartScheduler+0x72>
 8002d6e:	f240 7284 	movw	r2, #1924	; 0x784
 8002d72:	490a      	ldr	r1, [pc, #40]	; (8002d9c <vTaskStartScheduler+0x94>)
 8002d74:	480a      	ldr	r0, [pc, #40]	; (8002da0 <vTaskStartScheduler+0x98>)
 8002d76:	f003 f84f 	bl	8005e18 <iprintf>
}
 8002d7a:	bf00      	nop
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
 8002d82:	bf00      	nop
 8002d84:	20006404 	.word	0x20006404
 8002d88:	08006e30 	.word	0x08006e30
 8002d8c:	08003479 	.word	0x08003479
 8002d90:	20006400 	.word	0x20006400
 8002d94:	200063ec 	.word	0x200063ec
 8002d98:	200063e4 	.word	0x200063e4
 8002d9c:	08006e0c 	.word	0x08006e0c
 8002da0:	08006e20 	.word	0x08006e20

08002da4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002da4:	b480      	push	{r7}
 8002da6:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8002da8:	4b04      	ldr	r3, [pc, #16]	; (8002dbc <vTaskSuspendAll+0x18>)
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	3301      	adds	r3, #1
 8002dae:	4a03      	ldr	r2, [pc, #12]	; (8002dbc <vTaskSuspendAll+0x18>)
 8002db0:	6013      	str	r3, [r2, #0]
}
 8002db2:	bf00      	nop
 8002db4:	46bd      	mov	sp, r7
 8002db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dba:	4770      	bx	lr
 8002dbc:	20006408 	.word	0x20006408

08002dc0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b084      	sub	sp, #16
 8002dc4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8002dce:	4b41      	ldr	r3, [pc, #260]	; (8002ed4 <xTaskResumeAll+0x114>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d105      	bne.n	8002de2 <xTaskResumeAll+0x22>
 8002dd6:	f44f 62fd 	mov.w	r2, #2024	; 0x7e8
 8002dda:	493f      	ldr	r1, [pc, #252]	; (8002ed8 <xTaskResumeAll+0x118>)
 8002ddc:	483f      	ldr	r0, [pc, #252]	; (8002edc <xTaskResumeAll+0x11c>)
 8002dde:	f003 f81b 	bl	8005e18 <iprintf>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8002de2:	f7fe f961 	bl	80010a8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8002de6:	4b3b      	ldr	r3, [pc, #236]	; (8002ed4 <xTaskResumeAll+0x114>)
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	3b01      	subs	r3, #1
 8002dec:	4a39      	ldr	r2, [pc, #228]	; (8002ed4 <xTaskResumeAll+0x114>)
 8002dee:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002df0:	4b38      	ldr	r3, [pc, #224]	; (8002ed4 <xTaskResumeAll+0x114>)
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d166      	bne.n	8002ec6 <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8002df8:	4b39      	ldr	r3, [pc, #228]	; (8002ee0 <xTaskResumeAll+0x120>)
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d062      	beq.n	8002ec6 <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e00:	e033      	b.n	8002e6a <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8002e02:	4b38      	ldr	r3, [pc, #224]	; (8002ee4 <xTaskResumeAll+0x124>)
 8002e04:	68db      	ldr	r3, [r3, #12]
 8002e06:	68db      	ldr	r3, [r3, #12]
 8002e08:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	3318      	adds	r3, #24
 8002e0e:	4618      	mov	r0, r3
 8002e10:	f7fe f821 	bl	8000e56 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	3304      	adds	r3, #4
 8002e18:	4618      	mov	r0, r3
 8002e1a:	f7fe f81c 	bl	8000e56 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	4619      	mov	r1, r3
 8002e22:	2030      	movs	r0, #48	; 0x30
 8002e24:	f002 f8ce 	bl	8004fc4 <prvTraceStoreEvent1>
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e2c:	2201      	movs	r2, #1
 8002e2e:	409a      	lsls	r2, r3
 8002e30:	4b2d      	ldr	r3, [pc, #180]	; (8002ee8 <xTaskResumeAll+0x128>)
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	4313      	orrs	r3, r2
 8002e36:	4a2c      	ldr	r2, [pc, #176]	; (8002ee8 <xTaskResumeAll+0x128>)
 8002e38:	6013      	str	r3, [r2, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e3e:	4613      	mov	r3, r2
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	4413      	add	r3, r2
 8002e44:	009b      	lsls	r3, r3, #2
 8002e46:	4a29      	ldr	r2, [pc, #164]	; (8002eec <xTaskResumeAll+0x12c>)
 8002e48:	441a      	add	r2, r3
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	3304      	adds	r3, #4
 8002e4e:	4619      	mov	r1, r3
 8002e50:	4610      	mov	r0, r2
 8002e52:	f7fd ffa3 	bl	8000d9c <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002e5a:	4b25      	ldr	r3, [pc, #148]	; (8002ef0 <xTaskResumeAll+0x130>)
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e60:	429a      	cmp	r2, r3
 8002e62:	d302      	bcc.n	8002e6a <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 8002e64:	4b23      	ldr	r3, [pc, #140]	; (8002ef4 <xTaskResumeAll+0x134>)
 8002e66:	2201      	movs	r2, #1
 8002e68:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002e6a:	4b1e      	ldr	r3, [pc, #120]	; (8002ee4 <xTaskResumeAll+0x124>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	2b00      	cmp	r3, #0
 8002e70:	d1c7      	bne.n	8002e02 <xTaskResumeAll+0x42>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8002e72:	68fb      	ldr	r3, [r7, #12]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d001      	beq.n	8002e7c <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8002e78:	f000 fba4 	bl	80035c4 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8002e7c:	4b1e      	ldr	r3, [pc, #120]	; (8002ef8 <xTaskResumeAll+0x138>)
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2b00      	cmp	r3, #0
 8002e86:	d010      	beq.n	8002eaa <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8002e88:	f000 f84a 	bl	8002f20 <xTaskIncrementTick>
 8002e8c:	4603      	mov	r3, r0
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	d002      	beq.n	8002e98 <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8002e92:	4b18      	ldr	r3, [pc, #96]	; (8002ef4 <xTaskResumeAll+0x134>)
 8002e94:	2201      	movs	r2, #1
 8002e96:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	3b01      	subs	r3, #1
 8002e9c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d1f1      	bne.n	8002e88 <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8002ea4:	4b14      	ldr	r3, [pc, #80]	; (8002ef8 <xTaskResumeAll+0x138>)
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8002eaa:	4b12      	ldr	r3, [pc, #72]	; (8002ef4 <xTaskResumeAll+0x134>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d009      	beq.n	8002ec6 <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8002eb2:	2301      	movs	r3, #1
 8002eb4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8002eb6:	4b11      	ldr	r3, [pc, #68]	; (8002efc <xTaskResumeAll+0x13c>)
 8002eb8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002ebc:	601a      	str	r2, [r3, #0]
 8002ebe:	f3bf 8f4f 	dsb	sy
 8002ec2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8002ec6:	f7fe f91b 	bl	8001100 <vPortExitCritical>

	return xAlreadyYielded;
 8002eca:	68bb      	ldr	r3, [r7, #8]
}
 8002ecc:	4618      	mov	r0, r3
 8002ece:	3710      	adds	r7, #16
 8002ed0:	46bd      	mov	sp, r7
 8002ed2:	bd80      	pop	{r7, pc}
 8002ed4:	20006408 	.word	0x20006408
 8002ed8:	08006e0c 	.word	0x08006e0c
 8002edc:	08006e20 	.word	0x08006e20
 8002ee0:	200063e0 	.word	0x200063e0
 8002ee4:	200063a0 	.word	0x200063a0
 8002ee8:	200063e8 	.word	0x200063e8
 8002eec:	200060f0 	.word	0x200060f0
 8002ef0:	200060ec 	.word	0x200060ec
 8002ef4:	200063f4 	.word	0x200063f4
 8002ef8:	200063f0 	.word	0x200063f0
 8002efc:	e000ed04 	.word	0xe000ed04

08002f00 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8002f00:	b480      	push	{r7}
 8002f02:	b083      	sub	sp, #12
 8002f04:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8002f06:	4b05      	ldr	r3, [pc, #20]	; (8002f1c <xTaskGetTickCount+0x1c>)
 8002f08:	681b      	ldr	r3, [r3, #0]
 8002f0a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8002f0c:	687b      	ldr	r3, [r7, #4]
}
 8002f0e:	4618      	mov	r0, r3
 8002f10:	370c      	adds	r7, #12
 8002f12:	46bd      	mov	sp, r7
 8002f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f18:	4770      	bx	lr
 8002f1a:	bf00      	nop
 8002f1c:	200063e4 	.word	0x200063e4

08002f20 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	b086      	sub	sp, #24
 8002f24:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8002f26:	2300      	movs	r3, #0
 8002f28:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
 8002f2a:	4b5d      	ldr	r3, [pc, #372]	; (80030a0 <xTaskIncrementTick+0x180>)
 8002f2c:	681b      	ldr	r3, [r3, #0]
 8002f2e:	2b01      	cmp	r3, #1
 8002f30:	d003      	beq.n	8002f3a <xTaskIncrementTick+0x1a>
 8002f32:	4b5c      	ldr	r3, [pc, #368]	; (80030a4 <xTaskIncrementTick+0x184>)
 8002f34:	681b      	ldr	r3, [r3, #0]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d104      	bne.n	8002f44 <xTaskIncrementTick+0x24>
 8002f3a:	4b5b      	ldr	r3, [pc, #364]	; (80030a8 <xTaskIncrementTick+0x188>)
 8002f3c:	681b      	ldr	r3, [r3, #0]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	4a59      	ldr	r2, [pc, #356]	; (80030a8 <xTaskIncrementTick+0x188>)
 8002f42:	6013      	str	r3, [r2, #0]
 8002f44:	4b56      	ldr	r3, [pc, #344]	; (80030a0 <xTaskIncrementTick+0x180>)
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	2b00      	cmp	r3, #0
 8002f4a:	d106      	bne.n	8002f5a <xTaskIncrementTick+0x3a>
 8002f4c:	4b57      	ldr	r3, [pc, #348]	; (80030ac <xTaskIncrementTick+0x18c>)
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	3301      	adds	r3, #1
 8002f52:	4619      	mov	r1, r3
 8002f54:	2031      	movs	r0, #49	; 0x31
 8002f56:	f002 f835 	bl	8004fc4 <prvTraceStoreEvent1>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8002f5a:	4b51      	ldr	r3, [pc, #324]	; (80030a0 <xTaskIncrementTick+0x180>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	f040 808d 	bne.w	800307e <xTaskIncrementTick+0x15e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + 1;
 8002f64:	4b51      	ldr	r3, [pc, #324]	; (80030ac <xTaskIncrementTick+0x18c>)
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	3301      	adds	r3, #1
 8002f6a:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8002f6c:	4a4f      	ldr	r2, [pc, #316]	; (80030ac <xTaskIncrementTick+0x18c>)
 8002f6e:	693b      	ldr	r3, [r7, #16]
 8002f70:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U )
 8002f72:	693b      	ldr	r3, [r7, #16]
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d11b      	bne.n	8002fb0 <xTaskIncrementTick+0x90>
		{
			taskSWITCH_DELAYED_LISTS();
 8002f78:	4b4d      	ldr	r3, [pc, #308]	; (80030b0 <xTaskIncrementTick+0x190>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d005      	beq.n	8002f8e <xTaskIncrementTick+0x6e>
 8002f82:	f640 12d9 	movw	r2, #2521	; 0x9d9
 8002f86:	494b      	ldr	r1, [pc, #300]	; (80030b4 <xTaskIncrementTick+0x194>)
 8002f88:	484b      	ldr	r0, [pc, #300]	; (80030b8 <xTaskIncrementTick+0x198>)
 8002f8a:	f002 ff45 	bl	8005e18 <iprintf>
 8002f8e:	4b48      	ldr	r3, [pc, #288]	; (80030b0 <xTaskIncrementTick+0x190>)
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	4b49      	ldr	r3, [pc, #292]	; (80030bc <xTaskIncrementTick+0x19c>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	4a45      	ldr	r2, [pc, #276]	; (80030b0 <xTaskIncrementTick+0x190>)
 8002f9a:	6013      	str	r3, [r2, #0]
 8002f9c:	4a47      	ldr	r2, [pc, #284]	; (80030bc <xTaskIncrementTick+0x19c>)
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	4b47      	ldr	r3, [pc, #284]	; (80030c0 <xTaskIncrementTick+0x1a0>)
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	3301      	adds	r3, #1
 8002fa8:	4a45      	ldr	r2, [pc, #276]	; (80030c0 <xTaskIncrementTick+0x1a0>)
 8002faa:	6013      	str	r3, [r2, #0]
 8002fac:	f000 fb0a 	bl	80035c4 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8002fb0:	4b44      	ldr	r3, [pc, #272]	; (80030c4 <xTaskIncrementTick+0x1a4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	693a      	ldr	r2, [r7, #16]
 8002fb6:	429a      	cmp	r2, r3
 8002fb8:	d352      	bcc.n	8003060 <xTaskIncrementTick+0x140>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002fba:	4b3d      	ldr	r3, [pc, #244]	; (80030b0 <xTaskIncrementTick+0x190>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d101      	bne.n	8002fc8 <xTaskIncrementTick+0xa8>
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	e000      	b.n	8002fca <xTaskIncrementTick+0xaa>
 8002fc8:	2300      	movs	r3, #0
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d004      	beq.n	8002fd8 <xTaskIncrementTick+0xb8>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002fce:	4b3d      	ldr	r3, [pc, #244]	; (80030c4 <xTaskIncrementTick+0x1a4>)
 8002fd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002fd4:	601a      	str	r2, [r3, #0]
					break;
 8002fd6:	e043      	b.n	8003060 <xTaskIncrementTick+0x140>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002fd8:	4b35      	ldr	r3, [pc, #212]	; (80030b0 <xTaskIncrementTick+0x190>)
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	68db      	ldr	r3, [r3, #12]
 8002fde:	68db      	ldr	r3, [r3, #12]
 8002fe0:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002fe2:	68bb      	ldr	r3, [r7, #8]
 8002fe4:	685b      	ldr	r3, [r3, #4]
 8002fe6:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8002fe8:	693a      	ldr	r2, [r7, #16]
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	429a      	cmp	r2, r3
 8002fee:	d203      	bcs.n	8002ff8 <xTaskIncrementTick+0xd8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8002ff0:	4a34      	ldr	r2, [pc, #208]	; (80030c4 <xTaskIncrementTick+0x1a4>)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6013      	str	r3, [r2, #0]
						break;
 8002ff6:	e033      	b.n	8003060 <xTaskIncrementTick+0x140>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002ff8:	68bb      	ldr	r3, [r7, #8]
 8002ffa:	3304      	adds	r3, #4
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fd ff2a 	bl	8000e56 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003006:	2b00      	cmp	r3, #0
 8003008:	d004      	beq.n	8003014 <xTaskIncrementTick+0xf4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	3318      	adds	r3, #24
 800300e:	4618      	mov	r0, r3
 8003010:	f7fd ff21 	bl	8000e56 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8003014:	68bb      	ldr	r3, [r7, #8]
 8003016:	4619      	mov	r1, r3
 8003018:	2030      	movs	r0, #48	; 0x30
 800301a:	f001 ffd3 	bl	8004fc4 <prvTraceStoreEvent1>
 800301e:	68bb      	ldr	r3, [r7, #8]
 8003020:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003022:	2201      	movs	r2, #1
 8003024:	409a      	lsls	r2, r3
 8003026:	4b28      	ldr	r3, [pc, #160]	; (80030c8 <xTaskIncrementTick+0x1a8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4313      	orrs	r3, r2
 800302c:	4a26      	ldr	r2, [pc, #152]	; (80030c8 <xTaskIncrementTick+0x1a8>)
 800302e:	6013      	str	r3, [r2, #0]
 8003030:	68bb      	ldr	r3, [r7, #8]
 8003032:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003034:	4613      	mov	r3, r2
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	4413      	add	r3, r2
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4a23      	ldr	r2, [pc, #140]	; (80030cc <xTaskIncrementTick+0x1ac>)
 800303e:	441a      	add	r2, r3
 8003040:	68bb      	ldr	r3, [r7, #8]
 8003042:	3304      	adds	r3, #4
 8003044:	4619      	mov	r1, r3
 8003046:	4610      	mov	r0, r2
 8003048:	f7fd fea8 	bl	8000d9c <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003050:	4b1f      	ldr	r3, [pc, #124]	; (80030d0 <xTaskIncrementTick+0x1b0>)
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003056:	429a      	cmp	r2, r3
 8003058:	d3af      	bcc.n	8002fba <xTaskIncrementTick+0x9a>
						{
							xSwitchRequired = pdTRUE;
 800305a:	2301      	movs	r3, #1
 800305c:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800305e:	e7ac      	b.n	8002fba <xTaskIncrementTick+0x9a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8003060:	4b1b      	ldr	r3, [pc, #108]	; (80030d0 <xTaskIncrementTick+0x1b0>)
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003066:	4919      	ldr	r1, [pc, #100]	; (80030cc <xTaskIncrementTick+0x1ac>)
 8003068:	4613      	mov	r3, r2
 800306a:	009b      	lsls	r3, r3, #2
 800306c:	4413      	add	r3, r2
 800306e:	009b      	lsls	r3, r3, #2
 8003070:	440b      	add	r3, r1
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	2b01      	cmp	r3, #1
 8003076:	d907      	bls.n	8003088 <xTaskIncrementTick+0x168>
			{
				xSwitchRequired = pdTRUE;
 8003078:	2301      	movs	r3, #1
 800307a:	617b      	str	r3, [r7, #20]
 800307c:	e004      	b.n	8003088 <xTaskIncrementTick+0x168>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 800307e:	4b09      	ldr	r3, [pc, #36]	; (80030a4 <xTaskIncrementTick+0x184>)
 8003080:	681b      	ldr	r3, [r3, #0]
 8003082:	3301      	adds	r3, #1
 8003084:	4a07      	ldr	r2, [pc, #28]	; (80030a4 <xTaskIncrementTick+0x184>)
 8003086:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8003088:	4b12      	ldr	r3, [pc, #72]	; (80030d4 <xTaskIncrementTick+0x1b4>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	2b00      	cmp	r3, #0
 800308e:	d001      	beq.n	8003094 <xTaskIncrementTick+0x174>
		{
			xSwitchRequired = pdTRUE;
 8003090:	2301      	movs	r3, #1
 8003092:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 8003094:	697b      	ldr	r3, [r7, #20]
}
 8003096:	4618      	mov	r0, r3
 8003098:	3718      	adds	r7, #24
 800309a:	46bd      	mov	sp, r7
 800309c:	bd80      	pop	{r7, pc}
 800309e:	bf00      	nop
 80030a0:	20006408 	.word	0x20006408
 80030a4:	200063f0 	.word	0x200063f0
 80030a8:	20006b04 	.word	0x20006b04
 80030ac:	200063e4 	.word	0x200063e4
 80030b0:	20006398 	.word	0x20006398
 80030b4:	08006e0c 	.word	0x08006e0c
 80030b8:	08006e20 	.word	0x08006e20
 80030bc:	2000639c 	.word	0x2000639c
 80030c0:	200063f8 	.word	0x200063f8
 80030c4:	20006400 	.word	0x20006400
 80030c8:	200063e8 	.word	0x200063e8
 80030cc:	200060f0 	.word	0x200060f0
 80030d0:	200060ec 	.word	0x200060ec
 80030d4:	200063f4 	.word	0x200063f4

080030d8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80030d8:	b590      	push	{r4, r7, lr}
 80030da:	b085      	sub	sp, #20
 80030dc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80030de:	4b39      	ldr	r3, [pc, #228]	; (80031c4 <vTaskSwitchContext+0xec>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d003      	beq.n	80030ee <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80030e6:	4b38      	ldr	r3, [pc, #224]	; (80031c8 <vTaskSwitchContext+0xf0>)
 80030e8:	2201      	movs	r2, #1
 80030ea:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80030ec:	e065      	b.n	80031ba <vTaskSwitchContext+0xe2>
		xYieldPending = pdFALSE;
 80030ee:	4b36      	ldr	r3, [pc, #216]	; (80031c8 <vTaskSwitchContext+0xf0>)
 80030f0:	2200      	movs	r2, #0
 80030f2:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 80030f4:	4b35      	ldr	r3, [pc, #212]	; (80031cc <vTaskSwitchContext+0xf4>)
 80030f6:	cb18      	ldmia	r3, {r3, r4}
 80030f8:	461a      	mov	r2, r3
 80030fa:	4b35      	ldr	r3, [pc, #212]	; (80031d0 <vTaskSwitchContext+0xf8>)
 80030fc:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 80030fe:	4b34      	ldr	r3, [pc, #208]	; (80031d0 <vTaskSwitchContext+0xf8>)
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	4b34      	ldr	r3, [pc, #208]	; (80031d4 <vTaskSwitchContext+0xfc>)
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	429a      	cmp	r2, r3
 8003108:	d909      	bls.n	800311e <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 800310a:	4b33      	ldr	r3, [pc, #204]	; (80031d8 <vTaskSwitchContext+0x100>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	6d99      	ldr	r1, [r3, #88]	; 0x58
 8003110:	4a2f      	ldr	r2, [pc, #188]	; (80031d0 <vTaskSwitchContext+0xf8>)
 8003112:	6810      	ldr	r0, [r2, #0]
 8003114:	4a2f      	ldr	r2, [pc, #188]	; (80031d4 <vTaskSwitchContext+0xfc>)
 8003116:	6812      	ldr	r2, [r2, #0]
 8003118:	1a82      	subs	r2, r0, r2
 800311a:	440a      	add	r2, r1
 800311c:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 800311e:	4b2c      	ldr	r3, [pc, #176]	; (80031d0 <vTaskSwitchContext+0xf8>)
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	4a2c      	ldr	r2, [pc, #176]	; (80031d4 <vTaskSwitchContext+0xfc>)
 8003124:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8003126:	4b2d      	ldr	r3, [pc, #180]	; (80031dc <vTaskSwitchContext+0x104>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	607b      	str	r3, [r7, #4]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	fab3 f383 	clz	r3, r3
 8003132:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 8003134:	78fb      	ldrb	r3, [r7, #3]
 8003136:	f1c3 031f 	rsb	r3, r3, #31
 800313a:	60fb      	str	r3, [r7, #12]
 800313c:	4928      	ldr	r1, [pc, #160]	; (80031e0 <vTaskSwitchContext+0x108>)
 800313e:	68fa      	ldr	r2, [r7, #12]
 8003140:	4613      	mov	r3, r2
 8003142:	009b      	lsls	r3, r3, #2
 8003144:	4413      	add	r3, r2
 8003146:	009b      	lsls	r3, r3, #2
 8003148:	440b      	add	r3, r1
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	2b00      	cmp	r3, #0
 800314e:	d105      	bne.n	800315c <vTaskSwitchContext+0x84>
 8003150:	f640 22f6 	movw	r2, #2806	; 0xaf6
 8003154:	4923      	ldr	r1, [pc, #140]	; (80031e4 <vTaskSwitchContext+0x10c>)
 8003156:	4824      	ldr	r0, [pc, #144]	; (80031e8 <vTaskSwitchContext+0x110>)
 8003158:	f002 fe5e 	bl	8005e18 <iprintf>
 800315c:	68fa      	ldr	r2, [r7, #12]
 800315e:	4613      	mov	r3, r2
 8003160:	009b      	lsls	r3, r3, #2
 8003162:	4413      	add	r3, r2
 8003164:	009b      	lsls	r3, r3, #2
 8003166:	4a1e      	ldr	r2, [pc, #120]	; (80031e0 <vTaskSwitchContext+0x108>)
 8003168:	4413      	add	r3, r2
 800316a:	60bb      	str	r3, [r7, #8]
 800316c:	68bb      	ldr	r3, [r7, #8]
 800316e:	685b      	ldr	r3, [r3, #4]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	68bb      	ldr	r3, [r7, #8]
 8003174:	605a      	str	r2, [r3, #4]
 8003176:	68bb      	ldr	r3, [r7, #8]
 8003178:	685a      	ldr	r2, [r3, #4]
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	3308      	adds	r3, #8
 800317e:	429a      	cmp	r2, r3
 8003180:	d104      	bne.n	800318c <vTaskSwitchContext+0xb4>
 8003182:	68bb      	ldr	r3, [r7, #8]
 8003184:	685b      	ldr	r3, [r3, #4]
 8003186:	685a      	ldr	r2, [r3, #4]
 8003188:	68bb      	ldr	r3, [r7, #8]
 800318a:	605a      	str	r2, [r3, #4]
 800318c:	68bb      	ldr	r3, [r7, #8]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	68db      	ldr	r3, [r3, #12]
 8003192:	4a11      	ldr	r2, [pc, #68]	; (80031d8 <vTaskSwitchContext+0x100>)
 8003194:	6013      	str	r3, [r2, #0]
		traceTASK_SWITCHED_IN();
 8003196:	4b10      	ldr	r3, [pc, #64]	; (80031d8 <vTaskSwitchContext+0x100>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	4618      	mov	r0, r3
 800319c:	f001 fcf2 	bl	8004b84 <prvIsNewTCB>
 80031a0:	4603      	mov	r3, r0
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d009      	beq.n	80031ba <vTaskSwitchContext+0xe2>
 80031a6:	4b0c      	ldr	r3, [pc, #48]	; (80031d8 <vTaskSwitchContext+0x100>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4619      	mov	r1, r3
 80031ac:	4b0a      	ldr	r3, [pc, #40]	; (80031d8 <vTaskSwitchContext+0x100>)
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80031b2:	461a      	mov	r2, r3
 80031b4:	2037      	movs	r0, #55	; 0x37
 80031b6:	f001 ff51 	bl	800505c <prvTraceStoreEvent2>
}
 80031ba:	bf00      	nop
 80031bc:	3714      	adds	r7, #20
 80031be:	46bd      	mov	sp, r7
 80031c0:	bd90      	pop	{r4, r7, pc}
 80031c2:	bf00      	nop
 80031c4:	20006408 	.word	0x20006408
 80031c8:	200063f4 	.word	0x200063f4
 80031cc:	20006b70 	.word	0x20006b70
 80031d0:	20006410 	.word	0x20006410
 80031d4:	2000640c 	.word	0x2000640c
 80031d8:	200060ec 	.word	0x200060ec
 80031dc:	200063e8 	.word	0x200063e8
 80031e0:	200060f0 	.word	0x200060f0
 80031e4:	08006e0c 	.word	0x08006e0c
 80031e8:	08006e20 	.word	0x08006e20

080031ec <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80031ec:	b580      	push	{r7, lr}
 80031ee:	b082      	sub	sp, #8
 80031f0:	af00      	add	r7, sp, #0
 80031f2:	6078      	str	r0, [r7, #4]
 80031f4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	2b00      	cmp	r3, #0
 80031fa:	d105      	bne.n	8003208 <vTaskPlaceOnEventList+0x1c>
 80031fc:	f640 3206 	movw	r2, #2822	; 0xb06
 8003200:	4909      	ldr	r1, [pc, #36]	; (8003228 <vTaskPlaceOnEventList+0x3c>)
 8003202:	480a      	ldr	r0, [pc, #40]	; (800322c <vTaskPlaceOnEventList+0x40>)
 8003204:	f002 fe08 	bl	8005e18 <iprintf>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003208:	4b09      	ldr	r3, [pc, #36]	; (8003230 <vTaskPlaceOnEventList+0x44>)
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	3318      	adds	r3, #24
 800320e:	4619      	mov	r1, r3
 8003210:	6878      	ldr	r0, [r7, #4]
 8003212:	f7fd fde7 	bl	8000de4 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8003216:	2101      	movs	r1, #1
 8003218:	6838      	ldr	r0, [r7, #0]
 800321a:	f000 fb4b 	bl	80038b4 <prvAddCurrentTaskToDelayedList>
}
 800321e:	bf00      	nop
 8003220:	3708      	adds	r7, #8
 8003222:	46bd      	mov	sp, r7
 8003224:	bd80      	pop	{r7, pc}
 8003226:	bf00      	nop
 8003228:	08006e0c 	.word	0x08006e0c
 800322c:	08006e20 	.word	0x08006e20
 8003230:	200060ec 	.word	0x200060ec

08003234 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8003234:	b580      	push	{r7, lr}
 8003236:	b084      	sub	sp, #16
 8003238:	af00      	add	r7, sp, #0
 800323a:	60f8      	str	r0, [r7, #12]
 800323c:	60b9      	str	r1, [r7, #8]
 800323e:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8003240:	68fb      	ldr	r3, [r7, #12]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d105      	bne.n	8003252 <vTaskPlaceOnEventListRestricted+0x1e>
 8003246:	f640 3231 	movw	r2, #2865	; 0xb31
 800324a:	4910      	ldr	r1, [pc, #64]	; (800328c <vTaskPlaceOnEventListRestricted+0x58>)
 800324c:	4810      	ldr	r0, [pc, #64]	; (8003290 <vTaskPlaceOnEventListRestricted+0x5c>)
 800324e:	f002 fde3 	bl	8005e18 <iprintf>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8003252:	4b10      	ldr	r3, [pc, #64]	; (8003294 <vTaskPlaceOnEventListRestricted+0x60>)
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	3318      	adds	r3, #24
 8003258:	4619      	mov	r1, r3
 800325a:	68f8      	ldr	r0, [r7, #12]
 800325c:	f7fd fd9e 	bl	8000d9c <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d002      	beq.n	800326c <vTaskPlaceOnEventListRestricted+0x38>
		{
			xTicksToWait = portMAX_DELAY;
 8003266:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800326a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
 800326c:	4b0a      	ldr	r3, [pc, #40]	; (8003298 <vTaskPlaceOnEventListRestricted+0x64>)
 800326e:	681a      	ldr	r2, [r3, #0]
 8003270:	68bb      	ldr	r3, [r7, #8]
 8003272:	4413      	add	r3, r2
 8003274:	4619      	mov	r1, r3
 8003276:	2079      	movs	r0, #121	; 0x79
 8003278:	f001 fea4 	bl	8004fc4 <prvTraceStoreEvent1>
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800327c:	6879      	ldr	r1, [r7, #4]
 800327e:	68b8      	ldr	r0, [r7, #8]
 8003280:	f000 fb18 	bl	80038b4 <prvAddCurrentTaskToDelayedList>
	}
 8003284:	bf00      	nop
 8003286:	3710      	adds	r7, #16
 8003288:	46bd      	mov	sp, r7
 800328a:	bd80      	pop	{r7, pc}
 800328c:	08006e0c 	.word	0x08006e0c
 8003290:	08006e20 	.word	0x08006e20
 8003294:	200060ec 	.word	0x200060ec
 8003298:	200063e4 	.word	0x200063e4

0800329c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	68db      	ldr	r3, [r3, #12]
 80032a8:	68db      	ldr	r3, [r3, #12]
 80032aa:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d105      	bne.n	80032be <xTaskRemoveFromEventList+0x22>
 80032b2:	f640 3261 	movw	r2, #2913	; 0xb61
 80032b6:	4924      	ldr	r1, [pc, #144]	; (8003348 <xTaskRemoveFromEventList+0xac>)
 80032b8:	4824      	ldr	r0, [pc, #144]	; (800334c <xTaskRemoveFromEventList+0xb0>)
 80032ba:	f002 fdad 	bl	8005e18 <iprintf>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	3318      	adds	r3, #24
 80032c2:	4618      	mov	r0, r3
 80032c4:	f7fd fdc7 	bl	8000e56 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80032c8:	4b21      	ldr	r3, [pc, #132]	; (8003350 <xTaskRemoveFromEventList+0xb4>)
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d121      	bne.n	8003314 <xTaskRemoveFromEventList+0x78>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	3304      	adds	r3, #4
 80032d4:	4618      	mov	r0, r3
 80032d6:	f7fd fdbe 	bl	8000e56 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80032da:	68bb      	ldr	r3, [r7, #8]
 80032dc:	4619      	mov	r1, r3
 80032de:	2030      	movs	r0, #48	; 0x30
 80032e0:	f001 fe70 	bl	8004fc4 <prvTraceStoreEvent1>
 80032e4:	68bb      	ldr	r3, [r7, #8]
 80032e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80032e8:	2201      	movs	r2, #1
 80032ea:	409a      	lsls	r2, r3
 80032ec:	4b19      	ldr	r3, [pc, #100]	; (8003354 <xTaskRemoveFromEventList+0xb8>)
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4313      	orrs	r3, r2
 80032f2:	4a18      	ldr	r2, [pc, #96]	; (8003354 <xTaskRemoveFromEventList+0xb8>)
 80032f4:	6013      	str	r3, [r2, #0]
 80032f6:	68bb      	ldr	r3, [r7, #8]
 80032f8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80032fa:	4613      	mov	r3, r2
 80032fc:	009b      	lsls	r3, r3, #2
 80032fe:	4413      	add	r3, r2
 8003300:	009b      	lsls	r3, r3, #2
 8003302:	4a15      	ldr	r2, [pc, #84]	; (8003358 <xTaskRemoveFromEventList+0xbc>)
 8003304:	441a      	add	r2, r3
 8003306:	68bb      	ldr	r3, [r7, #8]
 8003308:	3304      	adds	r3, #4
 800330a:	4619      	mov	r1, r3
 800330c:	4610      	mov	r0, r2
 800330e:	f7fd fd45 	bl	8000d9c <vListInsertEnd>
 8003312:	e005      	b.n	8003320 <xTaskRemoveFromEventList+0x84>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8003314:	68bb      	ldr	r3, [r7, #8]
 8003316:	3318      	adds	r3, #24
 8003318:	4619      	mov	r1, r3
 800331a:	4810      	ldr	r0, [pc, #64]	; (800335c <xTaskRemoveFromEventList+0xc0>)
 800331c:	f7fd fd3e 	bl	8000d9c <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8003320:	68bb      	ldr	r3, [r7, #8]
 8003322:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003324:	4b0e      	ldr	r3, [pc, #56]	; (8003360 <xTaskRemoveFromEventList+0xc4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800332a:	429a      	cmp	r2, r3
 800332c:	d905      	bls.n	800333a <xTaskRemoveFromEventList+0x9e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800332e:	2301      	movs	r3, #1
 8003330:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8003332:	4b0c      	ldr	r3, [pc, #48]	; (8003364 <xTaskRemoveFromEventList+0xc8>)
 8003334:	2201      	movs	r2, #1
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	e001      	b.n	800333e <xTaskRemoveFromEventList+0xa2>
	}
	else
	{
		xReturn = pdFALSE;
 800333a:	2300      	movs	r3, #0
 800333c:	60fb      	str	r3, [r7, #12]
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
	}
	#endif

	return xReturn;
 800333e:	68fb      	ldr	r3, [r7, #12]
}
 8003340:	4618      	mov	r0, r3
 8003342:	3710      	adds	r7, #16
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	08006e0c 	.word	0x08006e0c
 800334c:	08006e20 	.word	0x08006e20
 8003350:	20006408 	.word	0x20006408
 8003354:	200063e8 	.word	0x200063e8
 8003358:	200060f0 	.word	0x200060f0
 800335c:	200063a0 	.word	0x200063a0
 8003360:	200060ec 	.word	0x200060ec
 8003364:	200063f4 	.word	0x200063f4

08003368 <vTaskSetTimeOutState>:
	return xReturn;
}
/*-----------------------------------------------------------*/

void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8003368:	b580      	push	{r7, lr}
 800336a:	b082      	sub	sp, #8
 800336c:	af00      	add	r7, sp, #0
 800336e:	6078      	str	r0, [r7, #4]
	configASSERT( pxTimeOut );
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	2b00      	cmp	r3, #0
 8003374:	d105      	bne.n	8003382 <vTaskSetTimeOutState+0x1a>
 8003376:	f640 32c1 	movw	r2, #3009	; 0xbc1
 800337a:	4908      	ldr	r1, [pc, #32]	; (800339c <vTaskSetTimeOutState+0x34>)
 800337c:	4808      	ldr	r0, [pc, #32]	; (80033a0 <vTaskSetTimeOutState+0x38>)
 800337e:	f002 fd4b 	bl	8005e18 <iprintf>
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8003382:	4b08      	ldr	r3, [pc, #32]	; (80033a4 <vTaskSetTimeOutState+0x3c>)
 8003384:	681a      	ldr	r2, [r3, #0]
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800338a:	4b07      	ldr	r3, [pc, #28]	; (80033a8 <vTaskSetTimeOutState+0x40>)
 800338c:	681a      	ldr	r2, [r3, #0]
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	605a      	str	r2, [r3, #4]
}
 8003392:	bf00      	nop
 8003394:	3708      	adds	r7, #8
 8003396:	46bd      	mov	sp, r7
 8003398:	bd80      	pop	{r7, pc}
 800339a:	bf00      	nop
 800339c:	08006e0c 	.word	0x08006e0c
 80033a0:	08006e20 	.word	0x08006e20
 80033a4:	200063f8 	.word	0x200063f8
 80033a8:	200063e4 	.word	0x200063e4

080033ac <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80033ac:	b580      	push	{r7, lr}
 80033ae:	b084      	sub	sp, #16
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
 80033b4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d105      	bne.n	80033c8 <xTaskCheckForTimeOut+0x1c>
 80033bc:	f640 32cb 	movw	r2, #3019	; 0xbcb
 80033c0:	4923      	ldr	r1, [pc, #140]	; (8003450 <xTaskCheckForTimeOut+0xa4>)
 80033c2:	4824      	ldr	r0, [pc, #144]	; (8003454 <xTaskCheckForTimeOut+0xa8>)
 80033c4:	f002 fd28 	bl	8005e18 <iprintf>
	configASSERT( pxTicksToWait );
 80033c8:	683b      	ldr	r3, [r7, #0]
 80033ca:	2b00      	cmp	r3, #0
 80033cc:	d105      	bne.n	80033da <xTaskCheckForTimeOut+0x2e>
 80033ce:	f640 32cc 	movw	r2, #3020	; 0xbcc
 80033d2:	491f      	ldr	r1, [pc, #124]	; (8003450 <xTaskCheckForTimeOut+0xa4>)
 80033d4:	481f      	ldr	r0, [pc, #124]	; (8003454 <xTaskCheckForTimeOut+0xa8>)
 80033d6:	f002 fd1f 	bl	8005e18 <iprintf>

	taskENTER_CRITICAL();
 80033da:	f7fd fe65 	bl	80010a8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80033de:	4b1e      	ldr	r3, [pc, #120]	; (8003458 <xTaskCheckForTimeOut+0xac>)
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	60bb      	str	r3, [r7, #8]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80033e4:	683b      	ldr	r3, [r7, #0]
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80033ec:	d102      	bne.n	80033f4 <xTaskCheckForTimeOut+0x48>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80033ee:	2300      	movs	r3, #0
 80033f0:	60fb      	str	r3, [r7, #12]
 80033f2:	e026      	b.n	8003442 <xTaskCheckForTimeOut+0x96>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681a      	ldr	r2, [r3, #0]
 80033f8:	4b18      	ldr	r3, [pc, #96]	; (800345c <xTaskCheckForTimeOut+0xb0>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	429a      	cmp	r2, r3
 80033fe:	d007      	beq.n	8003410 <xTaskCheckForTimeOut+0x64>
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	685a      	ldr	r2, [r3, #4]
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	429a      	cmp	r2, r3
 8003408:	d802      	bhi.n	8003410 <xTaskCheckForTimeOut+0x64>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800340a:	2301      	movs	r3, #1
 800340c:	60fb      	str	r3, [r7, #12]
 800340e:	e018      	b.n	8003442 <xTaskCheckForTimeOut+0x96>
		}
		else if( ( ( TickType_t ) ( xConstTickCount - pxTimeOut->xTimeOnEntering ) ) < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	685b      	ldr	r3, [r3, #4]
 8003414:	68ba      	ldr	r2, [r7, #8]
 8003416:	1ad2      	subs	r2, r2, r3
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	681b      	ldr	r3, [r3, #0]
 800341c:	429a      	cmp	r2, r3
 800341e:	d20e      	bcs.n	800343e <xTaskCheckForTimeOut+0x92>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= ( xConstTickCount - pxTimeOut->xTimeOnEntering );
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	681a      	ldr	r2, [r3, #0]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	6859      	ldr	r1, [r3, #4]
 8003428:	68bb      	ldr	r3, [r7, #8]
 800342a:	1acb      	subs	r3, r1, r3
 800342c:	441a      	add	r2, r3
 800342e:	683b      	ldr	r3, [r7, #0]
 8003430:	601a      	str	r2, [r3, #0]
			vTaskSetTimeOutState( pxTimeOut );
 8003432:	6878      	ldr	r0, [r7, #4]
 8003434:	f7ff ff98 	bl	8003368 <vTaskSetTimeOutState>
			xReturn = pdFALSE;
 8003438:	2300      	movs	r3, #0
 800343a:	60fb      	str	r3, [r7, #12]
 800343c:	e001      	b.n	8003442 <xTaskCheckForTimeOut+0x96>
		}
		else
		{
			xReturn = pdTRUE;
 800343e:	2301      	movs	r3, #1
 8003440:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8003442:	f7fd fe5d 	bl	8001100 <vPortExitCritical>

	return xReturn;
 8003446:	68fb      	ldr	r3, [r7, #12]
}
 8003448:	4618      	mov	r0, r3
 800344a:	3710      	adds	r7, #16
 800344c:	46bd      	mov	sp, r7
 800344e:	bd80      	pop	{r7, pc}
 8003450:	08006e0c 	.word	0x08006e0c
 8003454:	08006e20 	.word	0x08006e20
 8003458:	200063e4 	.word	0x200063e4
 800345c:	200063f8 	.word	0x200063f8

08003460 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8003460:	b480      	push	{r7}
 8003462:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8003464:	4b03      	ldr	r3, [pc, #12]	; (8003474 <vTaskMissedYield+0x14>)
 8003466:	2201      	movs	r2, #1
 8003468:	601a      	str	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	46bd      	mov	sp, r7
 800346e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003472:	4770      	bx	lr
 8003474:	200063f4 	.word	0x200063f4

08003478 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b082      	sub	sp, #8
 800347c:	af00      	add	r7, sp, #0
 800347e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8003480:	f000 f854 	bl	800352c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8003484:	4b07      	ldr	r3, [pc, #28]	; (80034a4 <prvIdleTask+0x2c>)
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	2b01      	cmp	r3, #1
 800348a:	d907      	bls.n	800349c <prvIdleTask+0x24>
			{
				taskYIELD();
 800348c:	4b06      	ldr	r3, [pc, #24]	; (80034a8 <prvIdleTask+0x30>)
 800348e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003492:	601a      	str	r2, [r3, #0]
 8003494:	f3bf 8f4f 	dsb	sy
 8003498:	f3bf 8f6f 	isb	sy
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 800349c:	f002 fa4a 	bl	8005934 <vApplicationIdleHook>
		prvCheckTasksWaitingTermination();
 80034a0:	e7ee      	b.n	8003480 <prvIdleTask+0x8>
 80034a2:	bf00      	nop
 80034a4:	200060f0 	.word	0x200060f0
 80034a8:	e000ed04 	.word	0xe000ed04

080034ac <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80034ac:	b580      	push	{r7, lr}
 80034ae:	b082      	sub	sp, #8
 80034b0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034b2:	2300      	movs	r3, #0
 80034b4:	607b      	str	r3, [r7, #4]
 80034b6:	e00c      	b.n	80034d2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80034b8:	687a      	ldr	r2, [r7, #4]
 80034ba:	4613      	mov	r3, r2
 80034bc:	009b      	lsls	r3, r3, #2
 80034be:	4413      	add	r3, r2
 80034c0:	009b      	lsls	r3, r3, #2
 80034c2:	4a12      	ldr	r2, [pc, #72]	; (800350c <prvInitialiseTaskLists+0x60>)
 80034c4:	4413      	add	r3, r2
 80034c6:	4618      	mov	r0, r3
 80034c8:	f7fd fc3b 	bl	8000d42 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	3301      	adds	r3, #1
 80034d0:	607b      	str	r3, [r7, #4]
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	2b1f      	cmp	r3, #31
 80034d6:	d9ef      	bls.n	80034b8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80034d8:	480d      	ldr	r0, [pc, #52]	; (8003510 <prvInitialiseTaskLists+0x64>)
 80034da:	f7fd fc32 	bl	8000d42 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80034de:	480d      	ldr	r0, [pc, #52]	; (8003514 <prvInitialiseTaskLists+0x68>)
 80034e0:	f7fd fc2f 	bl	8000d42 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80034e4:	480c      	ldr	r0, [pc, #48]	; (8003518 <prvInitialiseTaskLists+0x6c>)
 80034e6:	f7fd fc2c 	bl	8000d42 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80034ea:	480c      	ldr	r0, [pc, #48]	; (800351c <prvInitialiseTaskLists+0x70>)
 80034ec:	f7fd fc29 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80034f0:	480b      	ldr	r0, [pc, #44]	; (8003520 <prvInitialiseTaskLists+0x74>)
 80034f2:	f7fd fc26 	bl	8000d42 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80034f6:	4b0b      	ldr	r3, [pc, #44]	; (8003524 <prvInitialiseTaskLists+0x78>)
 80034f8:	4a05      	ldr	r2, [pc, #20]	; (8003510 <prvInitialiseTaskLists+0x64>)
 80034fa:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80034fc:	4b0a      	ldr	r3, [pc, #40]	; (8003528 <prvInitialiseTaskLists+0x7c>)
 80034fe:	4a05      	ldr	r2, [pc, #20]	; (8003514 <prvInitialiseTaskLists+0x68>)
 8003500:	601a      	str	r2, [r3, #0]
}
 8003502:	bf00      	nop
 8003504:	3708      	adds	r7, #8
 8003506:	46bd      	mov	sp, r7
 8003508:	bd80      	pop	{r7, pc}
 800350a:	bf00      	nop
 800350c:	200060f0 	.word	0x200060f0
 8003510:	20006370 	.word	0x20006370
 8003514:	20006384 	.word	0x20006384
 8003518:	200063a0 	.word	0x200063a0
 800351c:	200063b4 	.word	0x200063b4
 8003520:	200063cc 	.word	0x200063cc
 8003524:	20006398 	.word	0x20006398
 8003528:	2000639c 	.word	0x2000639c

0800352c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800352c:	b580      	push	{r7, lr}
 800352e:	b082      	sub	sp, #8
 8003530:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003532:	e028      	b.n	8003586 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8003534:	f7ff fc36 	bl	8002da4 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8003538:	4b17      	ldr	r3, [pc, #92]	; (8003598 <prvCheckTasksWaitingTermination+0x6c>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	bf0c      	ite	eq
 8003540:	2301      	moveq	r3, #1
 8003542:	2300      	movne	r3, #0
 8003544:	b2db      	uxtb	r3, r3
 8003546:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8003548:	f7ff fc3a 	bl	8002dc0 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	2b00      	cmp	r3, #0
 8003550:	d119      	bne.n	8003586 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8003552:	f7fd fda9 	bl	80010a8 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8003556:	4b10      	ldr	r3, [pc, #64]	; (8003598 <prvCheckTasksWaitingTermination+0x6c>)
 8003558:	68db      	ldr	r3, [r3, #12]
 800355a:	68db      	ldr	r3, [r3, #12]
 800355c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800355e:	683b      	ldr	r3, [r7, #0]
 8003560:	3304      	adds	r3, #4
 8003562:	4618      	mov	r0, r3
 8003564:	f7fd fc77 	bl	8000e56 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8003568:	4b0c      	ldr	r3, [pc, #48]	; (800359c <prvCheckTasksWaitingTermination+0x70>)
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	3b01      	subs	r3, #1
 800356e:	4a0b      	ldr	r2, [pc, #44]	; (800359c <prvCheckTasksWaitingTermination+0x70>)
 8003570:	6013      	str	r3, [r2, #0]
					--uxDeletedTasksWaitingCleanUp;
 8003572:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <prvCheckTasksWaitingTermination+0x74>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	3b01      	subs	r3, #1
 8003578:	4a09      	ldr	r2, [pc, #36]	; (80035a0 <prvCheckTasksWaitingTermination+0x74>)
 800357a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800357c:	f7fd fdc0 	bl	8001100 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8003580:	6838      	ldr	r0, [r7, #0]
 8003582:	f000 f80f 	bl	80035a4 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8003586:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <prvCheckTasksWaitingTermination+0x74>)
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	2b00      	cmp	r3, #0
 800358c:	d1d2      	bne.n	8003534 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800358e:	bf00      	nop
 8003590:	3708      	adds	r7, #8
 8003592:	46bd      	mov	sp, r7
 8003594:	bd80      	pop	{r7, pc}
 8003596:	bf00      	nop
 8003598:	200063b4 	.word	0x200063b4
 800359c:	200063e0 	.word	0x200063e0
 80035a0:	200063c8 	.word	0x200063c8

080035a4 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035b0:	4618      	mov	r0, r3
 80035b2:	f7fd ff3d 	bl	8001430 <vPortFree>
			vPortFree( pxTCB );
 80035b6:	6878      	ldr	r0, [r7, #4]
 80035b8:	f7fd ff3a 	bl	8001430 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	)
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80035bc:	bf00      	nop
 80035be:	3708      	adds	r7, #8
 80035c0:	46bd      	mov	sp, r7
 80035c2:	bd80      	pop	{r7, pc}

080035c4 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 80035c4:	b480      	push	{r7}
 80035c6:	b083      	sub	sp, #12
 80035c8:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80035ca:	4b0f      	ldr	r3, [pc, #60]	; (8003608 <prvResetNextTaskUnblockTime+0x44>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	2b00      	cmp	r3, #0
 80035d2:	d101      	bne.n	80035d8 <prvResetNextTaskUnblockTime+0x14>
 80035d4:	2301      	movs	r3, #1
 80035d6:	e000      	b.n	80035da <prvResetNextTaskUnblockTime+0x16>
 80035d8:	2300      	movs	r3, #0
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d004      	beq.n	80035e8 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 80035de:	4b0b      	ldr	r3, [pc, #44]	; (800360c <prvResetNextTaskUnblockTime+0x48>)
 80035e0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80035e4:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 80035e6:	e008      	b.n	80035fa <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 80035e8:	4b07      	ldr	r3, [pc, #28]	; (8003608 <prvResetNextTaskUnblockTime+0x44>)
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	68db      	ldr	r3, [r3, #12]
 80035ee:	68db      	ldr	r3, [r3, #12]
 80035f0:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	4a05      	ldr	r2, [pc, #20]	; (800360c <prvResetNextTaskUnblockTime+0x48>)
 80035f8:	6013      	str	r3, [r2, #0]
}
 80035fa:	bf00      	nop
 80035fc:	370c      	adds	r7, #12
 80035fe:	46bd      	mov	sp, r7
 8003600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003604:	4770      	bx	lr
 8003606:	bf00      	nop
 8003608:	20006398 	.word	0x20006398
 800360c:	20006400 	.word	0x20006400

08003610 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8003610:	b480      	push	{r7}
 8003612:	b083      	sub	sp, #12
 8003614:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8003616:	4b05      	ldr	r3, [pc, #20]	; (800362c <xTaskGetCurrentTaskHandle+0x1c>)
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	607b      	str	r3, [r7, #4]

		return xReturn;
 800361c:	687b      	ldr	r3, [r7, #4]
	}
 800361e:	4618      	mov	r0, r3
 8003620:	370c      	adds	r7, #12
 8003622:	46bd      	mov	sp, r7
 8003624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003628:	4770      	bx	lr
 800362a:	bf00      	nop
 800362c:	200060ec 	.word	0x200060ec

08003630 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8003630:	b480      	push	{r7}
 8003632:	b083      	sub	sp, #12
 8003634:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8003636:	4b0b      	ldr	r3, [pc, #44]	; (8003664 <xTaskGetSchedulerState+0x34>)
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2b00      	cmp	r3, #0
 800363c:	d102      	bne.n	8003644 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800363e:	2301      	movs	r3, #1
 8003640:	607b      	str	r3, [r7, #4]
 8003642:	e008      	b.n	8003656 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8003644:	4b08      	ldr	r3, [pc, #32]	; (8003668 <xTaskGetSchedulerState+0x38>)
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2b00      	cmp	r3, #0
 800364a:	d102      	bne.n	8003652 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800364c:	2302      	movs	r3, #2
 800364e:	607b      	str	r3, [r7, #4]
 8003650:	e001      	b.n	8003656 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8003652:	2300      	movs	r3, #0
 8003654:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8003656:	687b      	ldr	r3, [r7, #4]
	}
 8003658:	4618      	mov	r0, r3
 800365a:	370c      	adds	r7, #12
 800365c:	46bd      	mov	sp, r7
 800365e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003662:	4770      	bx	lr
 8003664:	200063ec 	.word	0x200063ec
 8003668:	20006408 	.word	0x20006408

0800366c <vTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL. */
		if( pxMutexHolder != NULL )
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d06f      	beq.n	800375e <vTaskPriorityInherit+0xf2>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxTCB->uxPriority < pxCurrentTCB->uxPriority )
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003682:	4b39      	ldr	r3, [pc, #228]	; (8003768 <vTaskPriorityInherit+0xfc>)
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003688:	429a      	cmp	r2, r3
 800368a:	d268      	bcs.n	800375e <vTaskPriorityInherit+0xf2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not	being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800368c:	68fb      	ldr	r3, [r7, #12]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	2b00      	cmp	r3, #0
 8003692:	db06      	blt.n	80036a2 <vTaskPriorityInherit+0x36>
				{
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003694:	4b34      	ldr	r3, [pc, #208]	; (8003768 <vTaskPriorityInherit+0xfc>)
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800369a:	f1c3 0220 	rsb	r2, r3, #32
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxTCB->uxPriority ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	6959      	ldr	r1, [r3, #20]
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036aa:	4613      	mov	r3, r2
 80036ac:	009b      	lsls	r3, r3, #2
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	4a2e      	ldr	r2, [pc, #184]	; (800376c <vTaskPriorityInherit+0x100>)
 80036b4:	4413      	add	r3, r2
 80036b6:	4299      	cmp	r1, r3
 80036b8:	d101      	bne.n	80036be <vTaskPriorityInherit+0x52>
 80036ba:	2301      	movs	r3, #1
 80036bc:	e000      	b.n	80036c0 <vTaskPriorityInherit+0x54>
 80036be:	2300      	movs	r3, #0
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d03f      	beq.n	8003744 <vTaskPriorityInherit+0xd8>
				{
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	3304      	adds	r3, #4
 80036c8:	4618      	mov	r0, r3
 80036ca:	f7fd fbc4 	bl	8000e56 <uxListRemove>
 80036ce:	4603      	mov	r3, r0
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d115      	bne.n	8003700 <vTaskPriorityInherit+0x94>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036d8:	4924      	ldr	r1, [pc, #144]	; (800376c <vTaskPriorityInherit+0x100>)
 80036da:	4613      	mov	r3, r2
 80036dc:	009b      	lsls	r3, r3, #2
 80036de:	4413      	add	r3, r2
 80036e0:	009b      	lsls	r3, r3, #2
 80036e2:	440b      	add	r3, r1
 80036e4:	681b      	ldr	r3, [r3, #0]
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d10a      	bne.n	8003700 <vTaskPriorityInherit+0x94>
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80036ee:	2201      	movs	r2, #1
 80036f0:	fa02 f303 	lsl.w	r3, r2, r3
 80036f4:	43da      	mvns	r2, r3
 80036f6:	4b1e      	ldr	r3, [pc, #120]	; (8003770 <vTaskPriorityInherit+0x104>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	4013      	ands	r3, r2
 80036fc:	4a1c      	ldr	r2, [pc, #112]	; (8003770 <vTaskPriorityInherit+0x104>)
 80036fe:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003700:	4b19      	ldr	r3, [pc, #100]	; (8003768 <vTaskPriorityInherit+0xfc>)
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxTCB );
 800370a:	68fb      	ldr	r3, [r7, #12]
 800370c:	4619      	mov	r1, r3
 800370e:	2030      	movs	r0, #48	; 0x30
 8003710:	f001 fc58 	bl	8004fc4 <prvTraceStoreEvent1>
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003718:	2201      	movs	r2, #1
 800371a:	409a      	lsls	r2, r3
 800371c:	4b14      	ldr	r3, [pc, #80]	; (8003770 <vTaskPriorityInherit+0x104>)
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	4313      	orrs	r3, r2
 8003722:	4a13      	ldr	r2, [pc, #76]	; (8003770 <vTaskPriorityInherit+0x104>)
 8003724:	6013      	str	r3, [r2, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800372a:	4613      	mov	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	4413      	add	r3, r2
 8003730:	009b      	lsls	r3, r3, #2
 8003732:	4a0e      	ldr	r2, [pc, #56]	; (800376c <vTaskPriorityInherit+0x100>)
 8003734:	441a      	add	r2, r3
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	3304      	adds	r3, #4
 800373a:	4619      	mov	r1, r3
 800373c:	4610      	mov	r0, r2
 800373e:	f7fd fb2d 	bl	8000d9c <vListInsertEnd>
 8003742:	e004      	b.n	800374e <vTaskPriorityInherit+0xe2>
				}
				else
				{
					/* Just inherit the priority. */
					pxTCB->uxPriority = pxCurrentTCB->uxPriority;
 8003744:	4b08      	ldr	r3, [pc, #32]	; (8003768 <vTaskPriorityInherit+0xfc>)
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800374a:	68fb      	ldr	r3, [r7, #12]
 800374c:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxTCB, pxCurrentTCB->uxPriority );
 800374e:	68f9      	ldr	r1, [r7, #12]
 8003750:	4b05      	ldr	r3, [pc, #20]	; (8003768 <vTaskPriorityInherit+0xfc>)
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003756:	461a      	mov	r2, r3
 8003758:	2005      	movs	r0, #5
 800375a:	f001 fc7f 	bl	800505c <prvTraceStoreEvent2>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800375e:	bf00      	nop
 8003760:	3710      	adds	r7, #16
 8003762:	46bd      	mov	sp, r7
 8003764:	bd80      	pop	{r7, pc}
 8003766:	bf00      	nop
 8003768:	200060ec 	.word	0x200060ec
 800376c:	200060f0 	.word	0x200060f0
 8003770:	200063e8 	.word	0x200063e8

08003774 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8003774:	b580      	push	{r7, lr}
 8003776:	b084      	sub	sp, #16
 8003778:	af00      	add	r7, sp, #0
 800377a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8003780:	2300      	movs	r3, #0
 8003782:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d070      	beq.n	800386c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800378a:	4b3b      	ldr	r3, [pc, #236]	; (8003878 <xTaskPriorityDisinherit+0x104>)
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	68ba      	ldr	r2, [r7, #8]
 8003790:	429a      	cmp	r2, r3
 8003792:	d005      	beq.n	80037a0 <xTaskPriorityDisinherit+0x2c>
 8003794:	f640 62c7 	movw	r2, #3783	; 0xec7
 8003798:	4938      	ldr	r1, [pc, #224]	; (800387c <xTaskPriorityDisinherit+0x108>)
 800379a:	4839      	ldr	r0, [pc, #228]	; (8003880 <xTaskPriorityDisinherit+0x10c>)
 800379c:	f002 fb3c 	bl	8005e18 <iprintf>

			configASSERT( pxTCB->uxMutexesHeld );
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d105      	bne.n	80037b4 <xTaskPriorityDisinherit+0x40>
 80037a8:	f640 62c9 	movw	r2, #3785	; 0xec9
 80037ac:	4933      	ldr	r1, [pc, #204]	; (800387c <xTaskPriorityDisinherit+0x108>)
 80037ae:	4834      	ldr	r0, [pc, #208]	; (8003880 <xTaskPriorityDisinherit+0x10c>)
 80037b0:	f002 fb32 	bl	8005e18 <iprintf>
			( pxTCB->uxMutexesHeld )--;
 80037b4:	68bb      	ldr	r3, [r7, #8]
 80037b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037b8:	1e5a      	subs	r2, r3, #1
 80037ba:	68bb      	ldr	r3, [r7, #8]
 80037bc:	655a      	str	r2, [r3, #84]	; 0x54

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d050      	beq.n	800386c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ce:	2b00      	cmp	r3, #0
 80037d0:	d14c      	bne.n	800386c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	3304      	adds	r3, #4
 80037d6:	4618      	mov	r0, r3
 80037d8:	f7fd fb3d 	bl	8000e56 <uxListRemove>
 80037dc:	4603      	mov	r3, r0
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d115      	bne.n	800380e <xTaskPriorityDisinherit+0x9a>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 80037e2:	68bb      	ldr	r3, [r7, #8]
 80037e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80037e6:	4927      	ldr	r1, [pc, #156]	; (8003884 <xTaskPriorityDisinherit+0x110>)
 80037e8:	4613      	mov	r3, r2
 80037ea:	009b      	lsls	r3, r3, #2
 80037ec:	4413      	add	r3, r2
 80037ee:	009b      	lsls	r3, r3, #2
 80037f0:	440b      	add	r3, r1
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d10a      	bne.n	800380e <xTaskPriorityDisinherit+0x9a>
 80037f8:	68bb      	ldr	r3, [r7, #8]
 80037fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037fc:	2201      	movs	r2, #1
 80037fe:	fa02 f303 	lsl.w	r3, r2, r3
 8003802:	43da      	mvns	r2, r3
 8003804:	4b20      	ldr	r3, [pc, #128]	; (8003888 <xTaskPriorityDisinherit+0x114>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4013      	ands	r3, r2
 800380a:	4a1f      	ldr	r2, [pc, #124]	; (8003888 <xTaskPriorityDisinherit+0x114>)
 800380c:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
 800380e:	68b9      	ldr	r1, [r7, #8]
 8003810:	68bb      	ldr	r3, [r7, #8]
 8003812:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003814:	461a      	mov	r2, r3
 8003816:	2006      	movs	r0, #6
 8003818:	f001 fc20 	bl	800505c <prvTraceStoreEvent2>
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800381c:	68bb      	ldr	r3, [r7, #8]
 800381e:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8003820:	68bb      	ldr	r3, [r7, #8]
 8003822:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003824:	68bb      	ldr	r3, [r7, #8]
 8003826:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003828:	f1c3 0220 	rsb	r2, r3, #32
 800382c:	68bb      	ldr	r3, [r7, #8]
 800382e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	4619      	mov	r1, r3
 8003834:	2030      	movs	r0, #48	; 0x30
 8003836:	f001 fbc5 	bl	8004fc4 <prvTraceStoreEvent1>
 800383a:	68bb      	ldr	r3, [r7, #8]
 800383c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800383e:	2201      	movs	r2, #1
 8003840:	409a      	lsls	r2, r3
 8003842:	4b11      	ldr	r3, [pc, #68]	; (8003888 <xTaskPriorityDisinherit+0x114>)
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4313      	orrs	r3, r2
 8003848:	4a0f      	ldr	r2, [pc, #60]	; (8003888 <xTaskPriorityDisinherit+0x114>)
 800384a:	6013      	str	r3, [r2, #0]
 800384c:	68bb      	ldr	r3, [r7, #8]
 800384e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003850:	4613      	mov	r3, r2
 8003852:	009b      	lsls	r3, r3, #2
 8003854:	4413      	add	r3, r2
 8003856:	009b      	lsls	r3, r3, #2
 8003858:	4a0a      	ldr	r2, [pc, #40]	; (8003884 <xTaskPriorityDisinherit+0x110>)
 800385a:	441a      	add	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	3304      	adds	r3, #4
 8003860:	4619      	mov	r1, r3
 8003862:	4610      	mov	r0, r2
 8003864:	f7fd fa9a 	bl	8000d9c <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8003868:	2301      	movs	r3, #1
 800386a:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800386c:	68fb      	ldr	r3, [r7, #12]
	}
 800386e:	4618      	mov	r0, r3
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bd80      	pop	{r7, pc}
 8003876:	bf00      	nop
 8003878:	200060ec 	.word	0x200060ec
 800387c:	08006e0c 	.word	0x08006e0c
 8003880:	08006e20 	.word	0x08006e20
 8003884:	200060f0 	.word	0x200060f0
 8003888:	200063e8 	.word	0x200063e8

0800388c <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void *pvTaskIncrementMutexHeldCount( void )
	{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8003890:	4b07      	ldr	r3, [pc, #28]	; (80038b0 <pvTaskIncrementMutexHeldCount+0x24>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	2b00      	cmp	r3, #0
 8003896:	d004      	beq.n	80038a2 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8003898:	4b05      	ldr	r3, [pc, #20]	; (80038b0 <pvTaskIncrementMutexHeldCount+0x24>)
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800389e:	3201      	adds	r2, #1
 80038a0:	655a      	str	r2, [r3, #84]	; 0x54
		}

		return pxCurrentTCB;
 80038a2:	4b03      	ldr	r3, [pc, #12]	; (80038b0 <pvTaskIncrementMutexHeldCount+0x24>)
 80038a4:	681b      	ldr	r3, [r3, #0]
	}
 80038a6:	4618      	mov	r0, r3
 80038a8:	46bd      	mov	sp, r7
 80038aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038ae:	4770      	bx	lr
 80038b0:	200060ec 	.word	0x200060ec

080038b4 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80038b4:	b580      	push	{r7, lr}
 80038b6:	b084      	sub	sp, #16
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
 80038bc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80038be:	4b29      	ldr	r3, [pc, #164]	; (8003964 <prvAddCurrentTaskToDelayedList+0xb0>)
 80038c0:	681b      	ldr	r3, [r3, #0]
 80038c2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80038c4:	4b28      	ldr	r3, [pc, #160]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	3304      	adds	r3, #4
 80038ca:	4618      	mov	r0, r3
 80038cc:	f7fd fac3 	bl	8000e56 <uxListRemove>
 80038d0:	4603      	mov	r3, r0
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d10b      	bne.n	80038ee <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 80038d6:	4b24      	ldr	r3, [pc, #144]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80038dc:	2201      	movs	r2, #1
 80038de:	fa02 f303 	lsl.w	r3, r2, r3
 80038e2:	43da      	mvns	r2, r3
 80038e4:	4b21      	ldr	r3, [pc, #132]	; (800396c <prvAddCurrentTaskToDelayedList+0xb8>)
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	4013      	ands	r3, r2
 80038ea:	4a20      	ldr	r2, [pc, #128]	; (800396c <prvAddCurrentTaskToDelayedList+0xb8>)
 80038ec:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80038f4:	d10a      	bne.n	800390c <prvAddCurrentTaskToDelayedList+0x58>
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d007      	beq.n	800390c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80038fc:	4b1a      	ldr	r3, [pc, #104]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	3304      	adds	r3, #4
 8003902:	4619      	mov	r1, r3
 8003904:	481a      	ldr	r0, [pc, #104]	; (8003970 <prvAddCurrentTaskToDelayedList+0xbc>)
 8003906:	f7fd fa49 	bl	8000d9c <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800390a:	e026      	b.n	800395a <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800390c:	68fa      	ldr	r2, [r7, #12]
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	4413      	add	r3, r2
 8003912:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8003914:	4b14      	ldr	r3, [pc, #80]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 8003916:	681b      	ldr	r3, [r3, #0]
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800391c:	68ba      	ldr	r2, [r7, #8]
 800391e:	68fb      	ldr	r3, [r7, #12]
 8003920:	429a      	cmp	r2, r3
 8003922:	d209      	bcs.n	8003938 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003924:	4b13      	ldr	r3, [pc, #76]	; (8003974 <prvAddCurrentTaskToDelayedList+0xc0>)
 8003926:	681a      	ldr	r2, [r3, #0]
 8003928:	4b0f      	ldr	r3, [pc, #60]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	3304      	adds	r3, #4
 800392e:	4619      	mov	r1, r3
 8003930:	4610      	mov	r0, r2
 8003932:	f7fd fa57 	bl	8000de4 <vListInsert>
}
 8003936:	e010      	b.n	800395a <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8003938:	4b0f      	ldr	r3, [pc, #60]	; (8003978 <prvAddCurrentTaskToDelayedList+0xc4>)
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	4b0a      	ldr	r3, [pc, #40]	; (8003968 <prvAddCurrentTaskToDelayedList+0xb4>)
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	3304      	adds	r3, #4
 8003942:	4619      	mov	r1, r3
 8003944:	4610      	mov	r0, r2
 8003946:	f7fd fa4d 	bl	8000de4 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800394a:	4b0c      	ldr	r3, [pc, #48]	; (800397c <prvAddCurrentTaskToDelayedList+0xc8>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	68ba      	ldr	r2, [r7, #8]
 8003950:	429a      	cmp	r2, r3
 8003952:	d202      	bcs.n	800395a <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8003954:	4a09      	ldr	r2, [pc, #36]	; (800397c <prvAddCurrentTaskToDelayedList+0xc8>)
 8003956:	68bb      	ldr	r3, [r7, #8]
 8003958:	6013      	str	r3, [r2, #0]
}
 800395a:	bf00      	nop
 800395c:	3710      	adds	r7, #16
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
 8003962:	bf00      	nop
 8003964:	200063e4 	.word	0x200063e4
 8003968:	200060ec 	.word	0x200060ec
 800396c:	200063e8 	.word	0x200063e8
 8003970:	200063cc 	.word	0x200063cc
 8003974:	2000639c 	.word	0x2000639c
 8003978:	20006398 	.word	0x20006398
 800397c:	20006400 	.word	0x20006400

08003980 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8003980:	b580      	push	{r7, lr}
 8003982:	b084      	sub	sp, #16
 8003984:	af02      	add	r7, sp, #8
BaseType_t xReturn = pdFAIL;
 8003986:	2300      	movs	r3, #0
 8003988:	607b      	str	r3, [r7, #4]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800398a:	f000 fb2b 	bl	8003fe4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800398e:	4b0f      	ldr	r3, [pc, #60]	; (80039cc <xTimerCreateTimerTask+0x4c>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	2b00      	cmp	r3, #0
 8003994:	d00b      	beq.n	80039ae <xTimerCreateTimerTask+0x2e>
				xReturn = pdPASS;
			}
		}
		#else
		{
			xReturn = xTaskCreate(	prvTimerTask,
 8003996:	4b0e      	ldr	r3, [pc, #56]	; (80039d0 <xTimerCreateTimerTask+0x50>)
 8003998:	9301      	str	r3, [sp, #4]
 800399a:	231f      	movs	r3, #31
 800399c:	9300      	str	r3, [sp, #0]
 800399e:	2300      	movs	r3, #0
 80039a0:	f44f 7282 	mov.w	r2, #260	; 0x104
 80039a4:	490b      	ldr	r1, [pc, #44]	; (80039d4 <xTimerCreateTimerTask+0x54>)
 80039a6:	480c      	ldr	r0, [pc, #48]	; (80039d8 <xTimerCreateTimerTask+0x58>)
 80039a8:	f7fe fec6 	bl	8002738 <xTaskCreate>
 80039ac:	6078      	str	r0, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2b00      	cmp	r3, #0
 80039b2:	d105      	bne.n	80039c0 <xTimerCreateTimerTask+0x40>
 80039b4:	f240 1233 	movw	r2, #307	; 0x133
 80039b8:	4908      	ldr	r1, [pc, #32]	; (80039dc <xTimerCreateTimerTask+0x5c>)
 80039ba:	4809      	ldr	r0, [pc, #36]	; (80039e0 <xTimerCreateTimerTask+0x60>)
 80039bc:	f002 fa2c 	bl	8005e18 <iprintf>
	return xReturn;
 80039c0:	687b      	ldr	r3, [r7, #4]
}
 80039c2:	4618      	mov	r0, r3
 80039c4:	3708      	adds	r7, #8
 80039c6:	46bd      	mov	sp, r7
 80039c8:	bd80      	pop	{r7, pc}
 80039ca:	bf00      	nop
 80039cc:	20006444 	.word	0x20006444
 80039d0:	20006448 	.word	0x20006448
 80039d4:	08006e60 	.word	0x08006e60
 80039d8:	08003c0d 	.word	0x08003c0d
 80039dc:	08006e68 	.word	0x08006e68
 80039e0:	08006e80 	.word	0x08006e80

080039e4 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b08a      	sub	sp, #40	; 0x28
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	60f8      	str	r0, [r7, #12]
 80039ec:	60b9      	str	r1, [r7, #8]
 80039ee:	607a      	str	r2, [r7, #4]
 80039f0:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80039f2:	2300      	movs	r3, #0
 80039f4:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d105      	bne.n	8003a08 <xTimerGenericCommand+0x24>
 80039fc:	f44f 72d3 	mov.w	r2, #422	; 0x1a6
 8003a00:	495f      	ldr	r1, [pc, #380]	; (8003b80 <xTimerGenericCommand+0x19c>)
 8003a02:	4860      	ldr	r0, [pc, #384]	; (8003b84 <xTimerGenericCommand+0x1a0>)
 8003a04:	f002 fa08 	bl	8005e18 <iprintf>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8003a08:	4b5f      	ldr	r3, [pc, #380]	; (8003b88 <xTimerGenericCommand+0x1a4>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	2b00      	cmp	r3, #0
 8003a0e:	f000 80b1 	beq.w	8003b74 <xTimerGenericCommand+0x190>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8003a12:	68bb      	ldr	r3, [r7, #8]
 8003a14:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	61bb      	str	r3, [r7, #24]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	61fb      	str	r3, [r7, #28]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8003a1e:	68bb      	ldr	r3, [r7, #8]
 8003a20:	2b05      	cmp	r3, #5
 8003a22:	dc18      	bgt.n	8003a56 <xTimerGenericCommand+0x72>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8003a24:	f7ff fe04 	bl	8003630 <xTaskGetSchedulerState>
 8003a28:	4603      	mov	r3, r0
 8003a2a:	2b02      	cmp	r3, #2
 8003a2c:	d109      	bne.n	8003a42 <xTimerGenericCommand+0x5e>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8003a2e:	4b56      	ldr	r3, [pc, #344]	; (8003b88 <xTimerGenericCommand+0x1a4>)
 8003a30:	6818      	ldr	r0, [r3, #0]
 8003a32:	f107 0114 	add.w	r1, r7, #20
 8003a36:	2300      	movs	r3, #0
 8003a38:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8003a3a:	f7fd feef 	bl	800181c <xQueueGenericSend>
 8003a3e:	6278      	str	r0, [r7, #36]	; 0x24
 8003a40:	e012      	b.n	8003a68 <xTimerGenericCommand+0x84>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8003a42:	4b51      	ldr	r3, [pc, #324]	; (8003b88 <xTimerGenericCommand+0x1a4>)
 8003a44:	6818      	ldr	r0, [r3, #0]
 8003a46:	f107 0114 	add.w	r1, r7, #20
 8003a4a:	2300      	movs	r3, #0
 8003a4c:	2200      	movs	r2, #0
 8003a4e:	f7fd fee5 	bl	800181c <xQueueGenericSend>
 8003a52:	6278      	str	r0, [r7, #36]	; 0x24
 8003a54:	e008      	b.n	8003a68 <xTimerGenericCommand+0x84>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8003a56:	4b4c      	ldr	r3, [pc, #304]	; (8003b88 <xTimerGenericCommand+0x1a4>)
 8003a58:	6818      	ldr	r0, [r3, #0]
 8003a5a:	f107 0114 	add.w	r1, r7, #20
 8003a5e:	2300      	movs	r3, #0
 8003a60:	683a      	ldr	r2, [r7, #0]
 8003a62:	f7fe f895 	bl	8001b90 <xQueueGenericSendFromISR>
 8003a66:	6278      	str	r0, [r7, #36]	; 0x24
		}

		traceTIMER_COMMAND_SEND( xTimer, xCommandID, xOptionalValue, xReturn );
 8003a68:	68bb      	ldr	r3, [r7, #8]
 8003a6a:	3b01      	subs	r3, #1
 8003a6c:	2b08      	cmp	r3, #8
 8003a6e:	f200 8081 	bhi.w	8003b74 <xTimerGenericCommand+0x190>
 8003a72:	a201      	add	r2, pc, #4	; (adr r2, 8003a78 <xTimerGenericCommand+0x94>)
 8003a74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a78:	08003a9d 	.word	0x08003a9d
 8003a7c:	08003afd 	.word	0x08003afd
 8003a80:	08003ab5 	.word	0x08003ab5
 8003a84:	08003acd 	.word	0x08003acd
 8003a88:	08003ae5 	.word	0x08003ae5
 8003a8c:	08003b15 	.word	0x08003b15
 8003a90:	08003b2d 	.word	0x08003b2d
 8003a94:	08003b45 	.word	0x08003b45
 8003a98:	08003b5d 	.word	0x08003b5d
 8003a9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d101      	bne.n	8003aa6 <xTimerGenericCommand+0xc2>
 8003aa2:	23a0      	movs	r3, #160	; 0xa0
 8003aa4:	e000      	b.n	8003aa8 <xTimerGenericCommand+0xc4>
 8003aa6:	23a8      	movs	r3, #168	; 0xa8
 8003aa8:	68fa      	ldr	r2, [r7, #12]
 8003aaa:	4611      	mov	r1, r2
 8003aac:	4618      	mov	r0, r3
 8003aae:	f001 fa89 	bl	8004fc4 <prvTraceStoreEvent1>
 8003ab2:	e05f      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003ab4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ab6:	2b01      	cmp	r3, #1
 8003ab8:	d101      	bne.n	8003abe <xTimerGenericCommand+0xda>
 8003aba:	23a2      	movs	r3, #162	; 0xa2
 8003abc:	e000      	b.n	8003ac0 <xTimerGenericCommand+0xdc>
 8003abe:	23aa      	movs	r3, #170	; 0xaa
 8003ac0:	68fa      	ldr	r2, [r7, #12]
 8003ac2:	4611      	mov	r1, r2
 8003ac4:	4618      	mov	r0, r3
 8003ac6:	f001 fa7d 	bl	8004fc4 <prvTraceStoreEvent1>
 8003aca:	e053      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d101      	bne.n	8003ad6 <xTimerGenericCommand+0xf2>
 8003ad2:	23a3      	movs	r3, #163	; 0xa3
 8003ad4:	e000      	b.n	8003ad8 <xTimerGenericCommand+0xf4>
 8003ad6:	23ab      	movs	r3, #171	; 0xab
 8003ad8:	68f9      	ldr	r1, [r7, #12]
 8003ada:	687a      	ldr	r2, [r7, #4]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f001 fabd 	bl	800505c <prvTraceStoreEvent2>
 8003ae2:	e047      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003ae6:	2b01      	cmp	r3, #1
 8003ae8:	d101      	bne.n	8003aee <xTimerGenericCommand+0x10a>
 8003aea:	2324      	movs	r3, #36	; 0x24
 8003aec:	e000      	b.n	8003af0 <xTimerGenericCommand+0x10c>
 8003aee:	2348      	movs	r3, #72	; 0x48
 8003af0:	68fa      	ldr	r2, [r7, #12]
 8003af2:	4611      	mov	r1, r2
 8003af4:	4618      	mov	r0, r3
 8003af6:	f001 fa65 	bl	8004fc4 <prvTraceStoreEvent1>
 8003afa:	e03b      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003afc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003afe:	2b01      	cmp	r3, #1
 8003b00:	d101      	bne.n	8003b06 <xTimerGenericCommand+0x122>
 8003b02:	23a1      	movs	r3, #161	; 0xa1
 8003b04:	e000      	b.n	8003b08 <xTimerGenericCommand+0x124>
 8003b06:	23a9      	movs	r3, #169	; 0xa9
 8003b08:	68f9      	ldr	r1, [r7, #12]
 8003b0a:	687a      	ldr	r2, [r7, #4]
 8003b0c:	4618      	mov	r0, r3
 8003b0e:	f001 faa5 	bl	800505c <prvTraceStoreEvent2>
 8003b12:	e02f      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003b14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b16:	2b01      	cmp	r3, #1
 8003b18:	d101      	bne.n	8003b1e <xTimerGenericCommand+0x13a>
 8003b1a:	23a4      	movs	r3, #164	; 0xa4
 8003b1c:	e000      	b.n	8003b20 <xTimerGenericCommand+0x13c>
 8003b1e:	23ac      	movs	r3, #172	; 0xac
 8003b20:	68f9      	ldr	r1, [r7, #12]
 8003b22:	687a      	ldr	r2, [r7, #4]
 8003b24:	4618      	mov	r0, r3
 8003b26:	f001 fa99 	bl	800505c <prvTraceStoreEvent2>
 8003b2a:	e023      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d101      	bne.n	8003b36 <xTimerGenericCommand+0x152>
 8003b32:	23a5      	movs	r3, #165	; 0xa5
 8003b34:	e000      	b.n	8003b38 <xTimerGenericCommand+0x154>
 8003b36:	23ad      	movs	r3, #173	; 0xad
 8003b38:	68f9      	ldr	r1, [r7, #12]
 8003b3a:	687a      	ldr	r2, [r7, #4]
 8003b3c:	4618      	mov	r0, r3
 8003b3e:	f001 fa8d 	bl	800505c <prvTraceStoreEvent2>
 8003b42:	e017      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003b44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d101      	bne.n	8003b4e <xTimerGenericCommand+0x16a>
 8003b4a:	23a6      	movs	r3, #166	; 0xa6
 8003b4c:	e000      	b.n	8003b50 <xTimerGenericCommand+0x16c>
 8003b4e:	23ae      	movs	r3, #174	; 0xae
 8003b50:	68f9      	ldr	r1, [r7, #12]
 8003b52:	687a      	ldr	r2, [r7, #4]
 8003b54:	4618      	mov	r0, r3
 8003b56:	f001 fa81 	bl	800505c <prvTraceStoreEvent2>
 8003b5a:	e00b      	b.n	8003b74 <xTimerGenericCommand+0x190>
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b5e:	2b01      	cmp	r3, #1
 8003b60:	d101      	bne.n	8003b66 <xTimerGenericCommand+0x182>
 8003b62:	23a7      	movs	r3, #167	; 0xa7
 8003b64:	e000      	b.n	8003b68 <xTimerGenericCommand+0x184>
 8003b66:	23af      	movs	r3, #175	; 0xaf
 8003b68:	68f9      	ldr	r1, [r7, #12]
 8003b6a:	687a      	ldr	r2, [r7, #4]
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	f001 fa75 	bl	800505c <prvTraceStoreEvent2>
 8003b72:	bf00      	nop
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8003b74:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8003b76:	4618      	mov	r0, r3
 8003b78:	3728      	adds	r7, #40	; 0x28
 8003b7a:	46bd      	mov	sp, r7
 8003b7c:	bd80      	pop	{r7, pc}
 8003b7e:	bf00      	nop
 8003b80:	08006e68 	.word	0x08006e68
 8003b84:	08006e80 	.word	0x08006e80
 8003b88:	20006444 	.word	0x20006444

08003b8c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8003b8c:	b580      	push	{r7, lr}
 8003b8e:	b086      	sub	sp, #24
 8003b90:	af02      	add	r7, sp, #8
 8003b92:	6078      	str	r0, [r7, #4]
 8003b94:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003b96:	4b1a      	ldr	r3, [pc, #104]	; (8003c00 <prvProcessExpiredTimer+0x74>)
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	68db      	ldr	r3, [r3, #12]
 8003b9c:	68db      	ldr	r3, [r3, #12]
 8003b9e:	60fb      	str	r3, [r7, #12]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	3304      	adds	r3, #4
 8003ba4:	4618      	mov	r0, r3
 8003ba6:	f7fd f956 	bl	8000e56 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	69db      	ldr	r3, [r3, #28]
 8003bae:	2b01      	cmp	r3, #1
 8003bb0:	d11d      	bne.n	8003bee <prvProcessExpiredTimer+0x62>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8003bb2:	68fb      	ldr	r3, [r7, #12]
 8003bb4:	699a      	ldr	r2, [r3, #24]
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	18d1      	adds	r1, r2, r3
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	683a      	ldr	r2, [r7, #0]
 8003bbe:	68f8      	ldr	r0, [r7, #12]
 8003bc0:	f000 f8c8 	bl	8003d54 <prvInsertTimerInActiveList>
 8003bc4:	4603      	mov	r3, r0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d011      	beq.n	8003bee <prvProcessExpiredTimer+0x62>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003bca:	2300      	movs	r3, #0
 8003bcc:	9300      	str	r3, [sp, #0]
 8003bce:	2300      	movs	r3, #0
 8003bd0:	687a      	ldr	r2, [r7, #4]
 8003bd2:	2100      	movs	r1, #0
 8003bd4:	68f8      	ldr	r0, [r7, #12]
 8003bd6:	f7ff ff05 	bl	80039e4 <xTimerGenericCommand>
 8003bda:	60b8      	str	r0, [r7, #8]
			configASSERT( xResult );
 8003bdc:	68bb      	ldr	r3, [r7, #8]
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d105      	bne.n	8003bee <prvProcessExpiredTimer+0x62>
 8003be2:	f44f 7202 	mov.w	r2, #520	; 0x208
 8003be6:	4907      	ldr	r1, [pc, #28]	; (8003c04 <prvProcessExpiredTimer+0x78>)
 8003be8:	4807      	ldr	r0, [pc, #28]	; (8003c08 <prvProcessExpiredTimer+0x7c>)
 8003bea:	f002 f915 	bl	8005e18 <iprintf>
	{
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bf2:	68f8      	ldr	r0, [r7, #12]
 8003bf4:	4798      	blx	r3
}
 8003bf6:	bf00      	nop
 8003bf8:	3710      	adds	r7, #16
 8003bfa:	46bd      	mov	sp, r7
 8003bfc:	bd80      	pop	{r7, pc}
 8003bfe:	bf00      	nop
 8003c00:	2000643c 	.word	0x2000643c
 8003c04:	08006e68 	.word	0x08006e68
 8003c08:	08006e80 	.word	0x08006e80

08003c0c <prvTimerTask>:
/*-----------------------------------------------------------*/

static void prvTimerTask( void *pvParameters )
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c14:	f107 0308 	add.w	r3, r7, #8
 8003c18:	4618      	mov	r0, r3
 8003c1a:	f000 f857 	bl	8003ccc <prvGetNextExpireTime>
 8003c1e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8003c20:	68bb      	ldr	r3, [r7, #8]
 8003c22:	4619      	mov	r1, r3
 8003c24:	68f8      	ldr	r0, [r7, #12]
 8003c26:	f000 f803 	bl	8003c30 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8003c2a:	f000 f8d5 	bl	8003dd8 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8003c2e:	e7f1      	b.n	8003c14 <prvTimerTask+0x8>

08003c30 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b084      	sub	sp, #16
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
 8003c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8003c3a:	f7ff f8b3 	bl	8002da4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003c3e:	f107 0308 	add.w	r3, r7, #8
 8003c42:	4618      	mov	r0, r3
 8003c44:	f000 f866 	bl	8003d14 <prvSampleTimeNow>
 8003c48:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8003c4a:	68bb      	ldr	r3, [r7, #8]
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d130      	bne.n	8003cb2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8003c50:	683b      	ldr	r3, [r7, #0]
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d10a      	bne.n	8003c6c <prvProcessTimerOrBlockTask+0x3c>
 8003c56:	687a      	ldr	r2, [r7, #4]
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d806      	bhi.n	8003c6c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8003c5e:	f7ff f8af 	bl	8002dc0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8003c62:	68f9      	ldr	r1, [r7, #12]
 8003c64:	6878      	ldr	r0, [r7, #4]
 8003c66:	f7ff ff91 	bl	8003b8c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8003c6a:	e024      	b.n	8003cb6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d008      	beq.n	8003c84 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8003c72:	4b13      	ldr	r3, [pc, #76]	; (8003cc0 <prvProcessTimerOrBlockTask+0x90>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	bf0c      	ite	eq
 8003c7c:	2301      	moveq	r3, #1
 8003c7e:	2300      	movne	r3, #0
 8003c80:	b2db      	uxtb	r3, r3
 8003c82:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8003c84:	4b0f      	ldr	r3, [pc, #60]	; (8003cc4 <prvProcessTimerOrBlockTask+0x94>)
 8003c86:	6818      	ldr	r0, [r3, #0]
 8003c88:	687a      	ldr	r2, [r7, #4]
 8003c8a:	68fb      	ldr	r3, [r7, #12]
 8003c8c:	1ad3      	subs	r3, r2, r3
 8003c8e:	683a      	ldr	r2, [r7, #0]
 8003c90:	4619      	mov	r1, r3
 8003c92:	f7fe fc99 	bl	80025c8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8003c96:	f7ff f893 	bl	8002dc0 <xTaskResumeAll>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	2b00      	cmp	r3, #0
 8003c9e:	d10a      	bne.n	8003cb6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8003ca0:	4b09      	ldr	r3, [pc, #36]	; (8003cc8 <prvProcessTimerOrBlockTask+0x98>)
 8003ca2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003ca6:	601a      	str	r2, [r3, #0]
 8003ca8:	f3bf 8f4f 	dsb	sy
 8003cac:	f3bf 8f6f 	isb	sy
}
 8003cb0:	e001      	b.n	8003cb6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8003cb2:	f7ff f885 	bl	8002dc0 <xTaskResumeAll>
}
 8003cb6:	bf00      	nop
 8003cb8:	3710      	adds	r7, #16
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
 8003cbe:	bf00      	nop
 8003cc0:	20006440 	.word	0x20006440
 8003cc4:	20006444 	.word	0x20006444
 8003cc8:	e000ed04 	.word	0xe000ed04

08003ccc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8003cd4:	4b0e      	ldr	r3, [pc, #56]	; (8003d10 <prvGetNextExpireTime+0x44>)
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	681b      	ldr	r3, [r3, #0]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	bf0c      	ite	eq
 8003cde:	2301      	moveq	r3, #1
 8003ce0:	2300      	movne	r3, #0
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	461a      	mov	r2, r3
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d105      	bne.n	8003cfe <prvGetNextExpireTime+0x32>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003cf2:	4b07      	ldr	r3, [pc, #28]	; (8003d10 <prvGetNextExpireTime+0x44>)
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	68db      	ldr	r3, [r3, #12]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	60fb      	str	r3, [r7, #12]
 8003cfc:	e001      	b.n	8003d02 <prvGetNextExpireTime+0x36>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8003cfe:	2300      	movs	r3, #0
 8003d00:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8003d02:	68fb      	ldr	r3, [r7, #12]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3714      	adds	r7, #20
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0e:	4770      	bx	lr
 8003d10:	2000643c 	.word	0x2000643c

08003d14 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8003d14:	b580      	push	{r7, lr}
 8003d16:	b084      	sub	sp, #16
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8003d1c:	f7ff f8f0 	bl	8002f00 <xTaskGetTickCount>
 8003d20:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8003d22:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <prvSampleTimeNow+0x3c>)
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	68fa      	ldr	r2, [r7, #12]
 8003d28:	429a      	cmp	r2, r3
 8003d2a:	d205      	bcs.n	8003d38 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8003d2c:	f000 f8fa 	bl	8003f24 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	2201      	movs	r2, #1
 8003d34:	601a      	str	r2, [r3, #0]
 8003d36:	e002      	b.n	8003d3e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2200      	movs	r2, #0
 8003d3c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8003d3e:	4a04      	ldr	r2, [pc, #16]	; (8003d50 <prvSampleTimeNow+0x3c>)
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8003d44:	68fb      	ldr	r3, [r7, #12]
}
 8003d46:	4618      	mov	r0, r3
 8003d48:	3710      	adds	r7, #16
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	bd80      	pop	{r7, pc}
 8003d4e:	bf00      	nop
 8003d50:	2000644c 	.word	0x2000644c

08003d54 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8003d54:	b580      	push	{r7, lr}
 8003d56:	b086      	sub	sp, #24
 8003d58:	af00      	add	r7, sp, #0
 8003d5a:	60f8      	str	r0, [r7, #12]
 8003d5c:	60b9      	str	r1, [r7, #8]
 8003d5e:	607a      	str	r2, [r7, #4]
 8003d60:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8003d62:	2300      	movs	r3, #0
 8003d64:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	68ba      	ldr	r2, [r7, #8]
 8003d6a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8003d72:	68ba      	ldr	r2, [r7, #8]
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	429a      	cmp	r2, r3
 8003d78:	d812      	bhi.n	8003da0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003d7a:	687a      	ldr	r2, [r7, #4]
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	1ad2      	subs	r2, r2, r3
 8003d80:	68fb      	ldr	r3, [r7, #12]
 8003d82:	699b      	ldr	r3, [r3, #24]
 8003d84:	429a      	cmp	r2, r3
 8003d86:	d302      	bcc.n	8003d8e <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8003d88:	2301      	movs	r3, #1
 8003d8a:	617b      	str	r3, [r7, #20]
 8003d8c:	e01b      	b.n	8003dc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8003d8e:	4b10      	ldr	r3, [pc, #64]	; (8003dd0 <prvInsertTimerInActiveList+0x7c>)
 8003d90:	681a      	ldr	r2, [r3, #0]
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	3304      	adds	r3, #4
 8003d96:	4619      	mov	r1, r3
 8003d98:	4610      	mov	r0, r2
 8003d9a:	f7fd f823 	bl	8000de4 <vListInsert>
 8003d9e:	e012      	b.n	8003dc6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8003da0:	687a      	ldr	r2, [r7, #4]
 8003da2:	683b      	ldr	r3, [r7, #0]
 8003da4:	429a      	cmp	r2, r3
 8003da6:	d206      	bcs.n	8003db6 <prvInsertTimerInActiveList+0x62>
 8003da8:	68ba      	ldr	r2, [r7, #8]
 8003daa:	683b      	ldr	r3, [r7, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d302      	bcc.n	8003db6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8003db0:	2301      	movs	r3, #1
 8003db2:	617b      	str	r3, [r7, #20]
 8003db4:	e007      	b.n	8003dc6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003db6:	4b07      	ldr	r3, [pc, #28]	; (8003dd4 <prvInsertTimerInActiveList+0x80>)
 8003db8:	681a      	ldr	r2, [r3, #0]
 8003dba:	68fb      	ldr	r3, [r7, #12]
 8003dbc:	3304      	adds	r3, #4
 8003dbe:	4619      	mov	r1, r3
 8003dc0:	4610      	mov	r0, r2
 8003dc2:	f7fd f80f 	bl	8000de4 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8003dc6:	697b      	ldr	r3, [r7, #20]
}
 8003dc8:	4618      	mov	r0, r3
 8003dca:	3718      	adds	r7, #24
 8003dcc:	46bd      	mov	sp, r7
 8003dce:	bd80      	pop	{r7, pc}
 8003dd0:	20006440 	.word	0x20006440
 8003dd4:	2000643c 	.word	0x2000643c

08003dd8 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8003dd8:	b580      	push	{r7, lr}
 8003dda:	b08c      	sub	sp, #48	; 0x30
 8003ddc:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003dde:	e08b      	b.n	8003ef8 <prvProcessReceivedCommands+0x120>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8003de0:	68bb      	ldr	r3, [r7, #8]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	da14      	bge.n	8003e10 <prvProcessReceivedCommands+0x38>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8003de6:	f107 0308 	add.w	r3, r7, #8
 8003dea:	3304      	adds	r3, #4
 8003dec:	627b      	str	r3, [r7, #36]	; 0x24

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8003dee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003df0:	2b00      	cmp	r3, #0
 8003df2:	d105      	bne.n	8003e00 <prvProcessReceivedCommands+0x28>
 8003df4:	f240 22e7 	movw	r2, #743	; 0x2e7
 8003df8:	4947      	ldr	r1, [pc, #284]	; (8003f18 <prvProcessReceivedCommands+0x140>)
 8003dfa:	4848      	ldr	r0, [pc, #288]	; (8003f1c <prvProcessReceivedCommands+0x144>)
 8003dfc:	f002 f80c 	bl	8005e18 <iprintf>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8003e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e06:	6850      	ldr	r0, [r2, #4]
 8003e08:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e0a:	6892      	ldr	r2, [r2, #8]
 8003e0c:	4611      	mov	r1, r2
 8003e0e:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8003e10:	68bb      	ldr	r3, [r7, #8]
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	db70      	blt.n	8003ef8 <prvProcessReceivedCommands+0x120>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8003e16:	693b      	ldr	r3, [r7, #16]
 8003e18:	623b      	str	r3, [r7, #32]

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 8003e1a:	6a3b      	ldr	r3, [r7, #32]
 8003e1c:	695b      	ldr	r3, [r3, #20]
 8003e1e:	2b00      	cmp	r3, #0
 8003e20:	d004      	beq.n	8003e2c <prvProcessReceivedCommands+0x54>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003e22:	6a3b      	ldr	r3, [r7, #32]
 8003e24:	3304      	adds	r3, #4
 8003e26:	4618      	mov	r0, r3
 8003e28:	f7fd f815 	bl	8000e56 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8003e2c:	1d3b      	adds	r3, r7, #4
 8003e2e:	4618      	mov	r0, r3
 8003e30:	f7ff ff70 	bl	8003d14 <prvSampleTimeNow>
 8003e34:	61f8      	str	r0, [r7, #28]

			switch( xMessage.xMessageID )
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	2b09      	cmp	r3, #9
 8003e3a:	d85c      	bhi.n	8003ef6 <prvProcessReceivedCommands+0x11e>
 8003e3c:	a201      	add	r2, pc, #4	; (adr r2, 8003e44 <prvProcessReceivedCommands+0x6c>)
 8003e3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e42:	bf00      	nop
 8003e44:	08003e6d 	.word	0x08003e6d
 8003e48:	08003e6d 	.word	0x08003e6d
 8003e4c:	08003e6d 	.word	0x08003e6d
 8003e50:	08003ef9 	.word	0x08003ef9
 8003e54:	08003ec1 	.word	0x08003ec1
 8003e58:	08003eef 	.word	0x08003eef
 8003e5c:	08003e6d 	.word	0x08003e6d
 8003e60:	08003e6d 	.word	0x08003e6d
 8003e64:	08003ef9 	.word	0x08003ef9
 8003e68:	08003ec1 	.word	0x08003ec1
			    case tmrCOMMAND_START_FROM_ISR :
			    case tmrCOMMAND_RESET :
			    case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8003e6c:	68fa      	ldr	r2, [r7, #12]
 8003e6e:	6a3b      	ldr	r3, [r7, #32]
 8003e70:	699b      	ldr	r3, [r3, #24]
 8003e72:	18d1      	adds	r1, r2, r3
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	69fa      	ldr	r2, [r7, #28]
 8003e78:	6a38      	ldr	r0, [r7, #32]
 8003e7a:	f7ff ff6b 	bl	8003d54 <prvInsertTimerInActiveList>
 8003e7e:	4603      	mov	r3, r0
 8003e80:	2b00      	cmp	r3, #0
 8003e82:	d039      	beq.n	8003ef8 <prvProcessReceivedCommands+0x120>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003e84:	6a3b      	ldr	r3, [r7, #32]
 8003e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e88:	6a38      	ldr	r0, [r7, #32]
 8003e8a:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003e8c:	6a3b      	ldr	r3, [r7, #32]
 8003e8e:	69db      	ldr	r3, [r3, #28]
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d131      	bne.n	8003ef8 <prvProcessReceivedCommands+0x120>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8003e94:	68fa      	ldr	r2, [r7, #12]
 8003e96:	6a3b      	ldr	r3, [r7, #32]
 8003e98:	699b      	ldr	r3, [r3, #24]
 8003e9a:	441a      	add	r2, r3
 8003e9c:	2300      	movs	r3, #0
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	2100      	movs	r1, #0
 8003ea4:	6a38      	ldr	r0, [r7, #32]
 8003ea6:	f7ff fd9d 	bl	80039e4 <xTimerGenericCommand>
 8003eaa:	61b8      	str	r0, [r7, #24]
							configASSERT( xResult );
 8003eac:	69bb      	ldr	r3, [r7, #24]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d122      	bne.n	8003ef8 <prvProcessReceivedCommands+0x120>
 8003eb2:	f240 3221 	movw	r2, #801	; 0x321
 8003eb6:	4918      	ldr	r1, [pc, #96]	; (8003f18 <prvProcessReceivedCommands+0x140>)
 8003eb8:	4818      	ldr	r0, [pc, #96]	; (8003f1c <prvProcessReceivedCommands+0x144>)
 8003eba:	f001 ffad 	bl	8005e18 <iprintf>
					}
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
					break;
 8003ebe:	e01b      	b.n	8003ef8 <prvProcessReceivedCommands+0x120>
					There is nothing to do here. */
					break;

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8003ec0:	68fa      	ldr	r2, [r7, #12]
 8003ec2:	6a3b      	ldr	r3, [r7, #32]
 8003ec4:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8003ec6:	6a3b      	ldr	r3, [r7, #32]
 8003ec8:	699b      	ldr	r3, [r3, #24]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d105      	bne.n	8003eda <prvProcessReceivedCommands+0x102>
 8003ece:	f44f 724e 	mov.w	r2, #824	; 0x338
 8003ed2:	4911      	ldr	r1, [pc, #68]	; (8003f18 <prvProcessReceivedCommands+0x140>)
 8003ed4:	4811      	ldr	r0, [pc, #68]	; (8003f1c <prvProcessReceivedCommands+0x144>)
 8003ed6:	f001 ff9f 	bl	8005e18 <iprintf>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8003eda:	6a3b      	ldr	r3, [r7, #32]
 8003edc:	699a      	ldr	r2, [r3, #24]
 8003ede:	69fb      	ldr	r3, [r7, #28]
 8003ee0:	18d1      	adds	r1, r2, r3
 8003ee2:	69fb      	ldr	r3, [r7, #28]
 8003ee4:	69fa      	ldr	r2, [r7, #28]
 8003ee6:	6a38      	ldr	r0, [r7, #32]
 8003ee8:	f7ff ff34 	bl	8003d54 <prvInsertTimerInActiveList>
					break;
 8003eec:	e004      	b.n	8003ef8 <prvProcessReceivedCommands+0x120>
					allocated. */
					#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
					{
						/* The timer can only have been allocated dynamically -
						free it again. */
						vPortFree( pxTimer );
 8003eee:	6a38      	ldr	r0, [r7, #32]
 8003ef0:	f7fd fa9e 	bl	8001430 <vPortFree>
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8003ef4:	e000      	b.n	8003ef8 <prvProcessReceivedCommands+0x120>

				default	:
					/* Don't expect to get here. */
					break;
 8003ef6:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8003ef8:	4b09      	ldr	r3, [pc, #36]	; (8003f20 <prvProcessReceivedCommands+0x148>)
 8003efa:	6818      	ldr	r0, [r3, #0]
 8003efc:	f107 0108 	add.w	r1, r7, #8
 8003f00:	2300      	movs	r3, #0
 8003f02:	2200      	movs	r2, #0
 8003f04:	f7fe f808 	bl	8001f18 <xQueueGenericReceive>
 8003f08:	4603      	mov	r3, r0
 8003f0a:	2b00      	cmp	r3, #0
 8003f0c:	f47f af68 	bne.w	8003de0 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8003f10:	bf00      	nop
 8003f12:	3728      	adds	r7, #40	; 0x28
 8003f14:	46bd      	mov	sp, r7
 8003f16:	bd80      	pop	{r7, pc}
 8003f18:	08006e68 	.word	0x08006e68
 8003f1c:	08006e80 	.word	0x08006e80
 8003f20:	20006444 	.word	0x20006444

08003f24 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003f2a:	e040      	b.n	8003fae <prvSwitchTimerLists+0x8a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f2c:	4b29      	ldr	r3, [pc, #164]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	68db      	ldr	r3, [r3, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	617b      	str	r3, [r7, #20]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 8003f36:	4b27      	ldr	r3, [pc, #156]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	68db      	ldr	r3, [r3, #12]
 8003f3c:	68db      	ldr	r3, [r3, #12]
 8003f3e:	613b      	str	r3, [r7, #16]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	3304      	adds	r3, #4
 8003f44:	4618      	mov	r0, r3
 8003f46:	f7fc ff86 	bl	8000e56 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8003f4a:	693b      	ldr	r3, [r7, #16]
 8003f4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f4e:	6938      	ldr	r0, [r7, #16]
 8003f50:	4798      	blx	r3

		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
 8003f52:	693b      	ldr	r3, [r7, #16]
 8003f54:	69db      	ldr	r3, [r3, #28]
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d129      	bne.n	8003fae <prvSwitchTimerLists+0x8a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8003f5a:	693b      	ldr	r3, [r7, #16]
 8003f5c:	699a      	ldr	r2, [r3, #24]
 8003f5e:	697b      	ldr	r3, [r7, #20]
 8003f60:	4413      	add	r3, r2
 8003f62:	60fb      	str	r3, [r7, #12]
			if( xReloadTime > xNextExpireTime )
 8003f64:	68fa      	ldr	r2, [r7, #12]
 8003f66:	697b      	ldr	r3, [r7, #20]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d90e      	bls.n	8003f8a <prvSwitchTimerLists+0x66>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8003f6c:	693b      	ldr	r3, [r7, #16]
 8003f6e:	68fa      	ldr	r2, [r7, #12]
 8003f70:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8003f72:	693b      	ldr	r3, [r7, #16]
 8003f74:	693a      	ldr	r2, [r7, #16]
 8003f76:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8003f78:	4b16      	ldr	r3, [pc, #88]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	693b      	ldr	r3, [r7, #16]
 8003f7e:	3304      	adds	r3, #4
 8003f80:	4619      	mov	r1, r3
 8003f82:	4610      	mov	r0, r2
 8003f84:	f7fc ff2e 	bl	8000de4 <vListInsert>
 8003f88:	e011      	b.n	8003fae <prvSwitchTimerLists+0x8a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8003f8a:	2300      	movs	r3, #0
 8003f8c:	9300      	str	r3, [sp, #0]
 8003f8e:	2300      	movs	r3, #0
 8003f90:	697a      	ldr	r2, [r7, #20]
 8003f92:	2100      	movs	r1, #0
 8003f94:	6938      	ldr	r0, [r7, #16]
 8003f96:	f7ff fd25 	bl	80039e4 <xTimerGenericCommand>
 8003f9a:	60b8      	str	r0, [r7, #8]
				configASSERT( xResult );
 8003f9c:	68bb      	ldr	r3, [r7, #8]
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d105      	bne.n	8003fae <prvSwitchTimerLists+0x8a>
 8003fa2:	f240 3292 	movw	r2, #914	; 0x392
 8003fa6:	490c      	ldr	r1, [pc, #48]	; (8003fd8 <prvSwitchTimerLists+0xb4>)
 8003fa8:	480c      	ldr	r0, [pc, #48]	; (8003fdc <prvSwitchTimerLists+0xb8>)
 8003faa:	f001 ff35 	bl	8005e18 <iprintf>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8003fae:	4b09      	ldr	r3, [pc, #36]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d1b9      	bne.n	8003f2c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8003fb8:	4b06      	ldr	r3, [pc, #24]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	607b      	str	r3, [r7, #4]
	pxCurrentTimerList = pxOverflowTimerList;
 8003fbe:	4b08      	ldr	r3, [pc, #32]	; (8003fe0 <prvSwitchTimerLists+0xbc>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a04      	ldr	r2, [pc, #16]	; (8003fd4 <prvSwitchTimerLists+0xb0>)
 8003fc4:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8003fc6:	4a06      	ldr	r2, [pc, #24]	; (8003fe0 <prvSwitchTimerLists+0xbc>)
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6013      	str	r3, [r2, #0]
}
 8003fcc:	bf00      	nop
 8003fce:	3718      	adds	r7, #24
 8003fd0:	46bd      	mov	sp, r7
 8003fd2:	bd80      	pop	{r7, pc}
 8003fd4:	2000643c 	.word	0x2000643c
 8003fd8:	08006e68 	.word	0x08006e68
 8003fdc:	08006e80 	.word	0x08006e80
 8003fe0:	20006440 	.word	0x20006440

08003fe4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	af00      	add	r7, sp, #0
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8003fe8:	f7fd f85e 	bl	80010a8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8003fec:	4b12      	ldr	r3, [pc, #72]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d11d      	bne.n	8004030 <prvCheckForValidListAndQueue+0x4c>
		{
			vListInitialise( &xActiveTimerList1 );
 8003ff4:	4811      	ldr	r0, [pc, #68]	; (800403c <prvCheckForValidListAndQueue+0x58>)
 8003ff6:	f7fc fea4 	bl	8000d42 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8003ffa:	4811      	ldr	r0, [pc, #68]	; (8004040 <prvCheckForValidListAndQueue+0x5c>)
 8003ffc:	f7fc fea1 	bl	8000d42 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8004000:	4b10      	ldr	r3, [pc, #64]	; (8004044 <prvCheckForValidListAndQueue+0x60>)
 8004002:	4a0e      	ldr	r2, [pc, #56]	; (800403c <prvCheckForValidListAndQueue+0x58>)
 8004004:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8004006:	4b10      	ldr	r3, [pc, #64]	; (8004048 <prvCheckForValidListAndQueue+0x64>)
 8004008:	4a0d      	ldr	r2, [pc, #52]	; (8004040 <prvCheckForValidListAndQueue+0x5c>)
 800400a:	601a      	str	r2, [r3, #0]

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
			}
			#else
			{
				xTimerQueue = xQueueCreate( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, sizeof( DaemonTaskMessage_t ) );
 800400c:	2200      	movs	r2, #0
 800400e:	2110      	movs	r1, #16
 8004010:	2005      	movs	r0, #5
 8004012:	f7fd fb8d 	bl	8001730 <xQueueGenericCreate>
 8004016:	4602      	mov	r2, r0
 8004018:	4b07      	ldr	r3, [pc, #28]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 800401a:	601a      	str	r2, [r3, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800401c:	4b06      	ldr	r3, [pc, #24]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d005      	beq.n	8004030 <prvCheckForValidListAndQueue+0x4c>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8004024:	4b04      	ldr	r3, [pc, #16]	; (8004038 <prvCheckForValidListAndQueue+0x54>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	4908      	ldr	r1, [pc, #32]	; (800404c <prvCheckForValidListAndQueue+0x68>)
 800402a:	4618      	mov	r0, r3
 800402c:	f7fe fa9c 	bl	8002568 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004030:	f7fd f866 	bl	8001100 <vPortExitCritical>
}
 8004034:	bf00      	nop
 8004036:	bd80      	pop	{r7, pc}
 8004038:	20006444 	.word	0x20006444
 800403c:	20006414 	.word	0x20006414
 8004040:	20006428 	.word	0x20006428
 8004044:	2000643c 	.word	0x2000643c
 8004048:	20006440 	.word	0x20006440
 800404c:	08006e90 	.word	0x08006e90

08004050 <BEEP_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF8		    
//BEEP IO
void BEEP_Init(void)
{   
 8004050:	b580      	push	{r7, lr}
 8004052:	b082      	sub	sp, #8
 8004054:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);//GPIOF
 8004056:	2101      	movs	r1, #1
 8004058:	2020      	movs	r0, #32
 800405a:	f7fc fb99 	bl	8000790 <RCC_AHB1PeriphClockCmd>
  
  //GPIOF8
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_8;//BEEP
 800405e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004062:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;//
 8004064:	2301      	movs	r3, #1
 8004066:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;//
 8004068:	2300      	movs	r3, #0
 800406a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100MHz
 800406c:	2303      	movs	r3, #3
 800406e:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN;//
 8004070:	2302      	movs	r3, #2
 8004072:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOF, &GPIO_InitStructure);//GPIO
 8004074:	463b      	mov	r3, r7
 8004076:	4619      	mov	r1, r3
 8004078:	4805      	ldr	r0, [pc, #20]	; (8004090 <BEEP_Init+0x40>)
 800407a:	f7fc f9d1 	bl	8000420 <GPIO_Init>
	
  GPIO_ResetBits(GPIOF,GPIO_Pin_8);  //GPIOF8 
 800407e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004082:	4803      	ldr	r0, [pc, #12]	; (8004090 <BEEP_Init+0x40>)
 8004084:	f7fc fa83 	bl	800058e <GPIO_ResetBits>
}
 8004088:	bf00      	nop
 800408a:	3708      	adds	r7, #8
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}
 8004090:	40021400 	.word	0x40021400

08004094 <EXTI4_IRQHandler>:
//
 TaskHandle_t Task2Task_Handler;

//4
void EXTI4_IRQHandler(void)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b082      	sub	sp, #8
 8004098:	af00      	add	r7, sp, #0
	BaseType_t YieldRequired;
	
	delay_xms(20);	//
 800409a:	2014      	movs	r0, #20
 800409c:	f000 faec 	bl	8004678 <delay_xms>
	if(KEY0==0)	 
 80040a0:	2110      	movs	r1, #16
 80040a2:	4812      	ldr	r0, [pc, #72]	; (80040ec <EXTI4_IRQHandler+0x58>)
 80040a4:	f7fc fa4a 	bl	800053c <GPIO_ReadInputDataBit>
 80040a8:	4603      	mov	r3, r0
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d116      	bne.n	80040dc <EXTI4_IRQHandler+0x48>
	{				 
		YieldRequired=xTaskResumeFromISR(Task2Task_Handler);//2
 80040ae:	4b10      	ldr	r3, [pc, #64]	; (80040f0 <EXTI4_IRQHandler+0x5c>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe fdae 	bl	8002c14 <xTaskResumeFromISR>
 80040b8:	6078      	str	r0, [r7, #4]
		printf("2!\r\n");
 80040ba:	480e      	ldr	r0, [pc, #56]	; (80040f4 <EXTI4_IRQHandler+0x60>)
 80040bc:	f001 ff20 	bl	8005f00 <puts>
		if(YieldRequired==pdTRUE)
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	2b01      	cmp	r3, #1
 80040c4:	d10a      	bne.n	80040dc <EXTI4_IRQHandler+0x48>
		{
			/*xTaskResumeFromISR()pdTRUE
			(),
			*/
			portYIELD_FROM_ISR(YieldRequired);
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d007      	beq.n	80040dc <EXTI4_IRQHandler+0x48>
 80040cc:	4b0a      	ldr	r3, [pc, #40]	; (80040f8 <EXTI4_IRQHandler+0x64>)
 80040ce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80040d2:	601a      	str	r2, [r3, #0]
 80040d4:	f3bf 8f4f 	dsb	sy
 80040d8:	f3bf 8f6f 	isb	sy
		}
	}		 
	 EXTI_ClearITPendingBit(EXTI_Line4);//LINE4  
 80040dc:	2010      	movs	r0, #16
 80040de:	f7fc f98f 	bl	8000400 <EXTI_ClearITPendingBit>
}
 80040e2:	bf00      	nop
 80040e4:	3708      	adds	r7, #8
 80040e6:	46bd      	mov	sp, r7
 80040e8:	bd80      	pop	{r7, pc}
 80040ea:	bf00      	nop
 80040ec:	40021000 	.word	0x40021000
 80040f0:	20006b68 	.word	0x20006b68
 80040f4:	08006e98 	.word	0x08006e98
 80040f8:	e000ed04 	.word	0xe000ed04

080040fc <KEY_Init>:
//All rights reserved									  
////////////////////////////////////////////////////////////////////////////////// 	 

//
void KEY_Init(void)
{
 80040fc:	b580      	push	{r7, lr}
 80040fe:	b082      	sub	sp, #8
 8004100:	af00      	add	r7, sp, #0
	
	GPIO_InitTypeDef  GPIO_InitStructure;

  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA|RCC_AHB1Periph_GPIOE, ENABLE);//GPIOA,GPIOE
 8004102:	2101      	movs	r1, #1
 8004104:	2011      	movs	r0, #17
 8004106:	f7fc fb43 	bl	8000790 <RCC_AHB1PeriphClockCmd>
 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_2|GPIO_Pin_3|GPIO_Pin_4; //KEY0 KEY1 KEY2
 800410a:	231c      	movs	r3, #28
 800410c:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_IN;//
 800410e:	2300      	movs	r3, #0
 8004110:	713b      	strb	r3, [r7, #4]
  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;//100M
 8004112:	2303      	movs	r3, #3
 8004114:	717b      	strb	r3, [r7, #5]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;//
 8004116:	2301      	movs	r3, #1
 8004118:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOE, &GPIO_InitStructure);//GPIOE2,3,4
 800411a:	463b      	mov	r3, r7
 800411c:	4619      	mov	r1, r3
 800411e:	4808      	ldr	r0, [pc, #32]	; (8004140 <KEY_Init+0x44>)
 8004120:	f7fc f97e 	bl	8000420 <GPIO_Init>
	
	 
  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_0;//WK_UPPA0
 8004124:	2301      	movs	r3, #1
 8004126:	603b      	str	r3, [r7, #0]
  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_DOWN ;//
 8004128:	2302      	movs	r3, #2
 800412a:	71fb      	strb	r3, [r7, #7]
  GPIO_Init(GPIOA, &GPIO_InitStructure);//GPIOA0
 800412c:	463b      	mov	r3, r7
 800412e:	4619      	mov	r1, r3
 8004130:	4804      	ldr	r0, [pc, #16]	; (8004144 <KEY_Init+0x48>)
 8004132:	f7fc f975 	bl	8000420 <GPIO_Init>
 
} 
 8004136:	bf00      	nop
 8004138:	3708      	adds	r7, #8
 800413a:	46bd      	mov	sp, r7
 800413c:	bd80      	pop	{r7, pc}
 800413e:	bf00      	nop
 8004140:	40021000 	.word	0x40021000
 8004144:	40020000 	.word	0x40020000

08004148 <LED_Init>:
////////////////////////////////////////////////////////////////////////////////// 	 

//PF9PF10.		    
//LED IO
void LED_Init(void)
{    	 
 8004148:	b580      	push	{r7, lr}
 800414a:	b082      	sub	sp, #8
 800414c:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef  GPIO_InitStructure;

	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	//GPIOF
 800414e:	2101      	movs	r1, #1
 8004150:	2020      	movs	r0, #32
 8004152:	f7fc fb1d 	bl	8000790 <RCC_AHB1PeriphClockCmd>

	//GPIOF9,F10
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10;	//LED0LED1IO
 8004156:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800415a:	603b      	str	r3, [r7, #0]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;			//
 800415c:	2301      	movs	r3, #1
 800415e:	713b      	strb	r3, [r7, #4]
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;			//
 8004160:	2300      	movs	r3, #0
 8004162:	71bb      	strb	r3, [r7, #6]
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;		//100MHz
 8004164:	2303      	movs	r3, #3
 8004166:	717b      	strb	r3, [r7, #5]
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP;			//
 8004168:	2301      	movs	r3, #1
 800416a:	71fb      	strb	r3, [r7, #7]
	GPIO_Init(GPIOF, &GPIO_InitStructure);					//GPIO
 800416c:	463b      	mov	r3, r7
 800416e:	4619      	mov	r1, r3
 8004170:	4805      	ldr	r0, [pc, #20]	; (8004188 <LED_Init+0x40>)
 8004172:	f7fc f955 	bl	8000420 <GPIO_Init>
	GPIO_SetBits(GPIOF,GPIO_Pin_9 | GPIO_Pin_10);			//GPIOF9,F10
 8004176:	f44f 61c0 	mov.w	r1, #1536	; 0x600
 800417a:	4803      	ldr	r0, [pc, #12]	; (8004188 <LED_Init+0x40>)
 800417c:	f7fc f9f8 	bl	8000570 <GPIO_SetBits>

}
 8004180:	bf00      	nop
 8004182:	3708      	adds	r7, #8
 8004184:	46bd      	mov	sp, r7
 8004186:	bd80      	pop	{r7, pc}
 8004188:	40021400 	.word	0x40021400

0800418c <ConfigureTimeForRunTimeStats>:
//FreeRTOS
volatile unsigned long long FreeRTOSRunTimeTicks;

//TIM3FreeRTOS
void ConfigureTimeForRunTimeStats(void)
{
 800418c:	b598      	push	{r3, r4, r7, lr}
 800418e:	af00      	add	r7, sp, #0
	//384M84-13
	//84M/84=1M50-150us
	FreeRTOSRunTimeTicks=0;
 8004190:	4a06      	ldr	r2, [pc, #24]	; (80041ac <ConfigureTimeForRunTimeStats+0x20>)
 8004192:	f04f 0300 	mov.w	r3, #0
 8004196:	f04f 0400 	mov.w	r4, #0
 800419a:	e882 0018 	stmia.w	r2, {r3, r4}
	TIM3_Int_Init(50-1,84-1);	//TIM3
 800419e:	2153      	movs	r1, #83	; 0x53
 80041a0:	2031      	movs	r0, #49	; 0x31
 80041a2:	f000 f805 	bl	80041b0 <TIM3_Int_Init>
}
 80041a6:	bf00      	nop
 80041a8:	bd98      	pop	{r3, r4, r7, pc}
 80041aa:	bf00      	nop
 80041ac:	20006b70 	.word	0x20006b70

080041b0 <TIM3_Int_Init>:
//psc
//:Tout=((arr+1)*(psc+1))/Ft us.
//Ft=,:Mhz
//3!
void TIM3_Int_Init(u16 arr,u16 psc)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b086      	sub	sp, #24
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	4603      	mov	r3, r0
 80041b8:	460a      	mov	r2, r1
 80041ba:	80fb      	strh	r3, [r7, #6]
 80041bc:	4613      	mov	r3, r2
 80041be:	80bb      	strh	r3, [r7, #4]
	TIM_TimeBaseInitTypeDef TIM_TimeBaseInitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3,ENABLE);  ///TIM3
 80041c0:	2101      	movs	r1, #1
 80041c2:	2002      	movs	r0, #2
 80041c4:	f7fc fb04 	bl	80007d0 <RCC_APB1PeriphClockCmd>
	
	TIM_TimeBaseInitStructure.TIM_Period = arr; 	//
 80041c8:	88fb      	ldrh	r3, [r7, #6]
 80041ca:	613b      	str	r3, [r7, #16]
	TIM_TimeBaseInitStructure.TIM_Prescaler=psc;  //
 80041cc:	88bb      	ldrh	r3, [r7, #4]
 80041ce:	81bb      	strh	r3, [r7, #12]
	TIM_TimeBaseInitStructure.TIM_CounterMode=TIM_CounterMode_Up; //
 80041d0:	2300      	movs	r3, #0
 80041d2:	81fb      	strh	r3, [r7, #14]
	TIM_TimeBaseInitStructure.TIM_ClockDivision=TIM_CKD_DIV1; 
 80041d4:	2300      	movs	r3, #0
 80041d6:	82bb      	strh	r3, [r7, #20]
	
	TIM_TimeBaseInit(TIM3,&TIM_TimeBaseInitStructure);//TIM3
 80041d8:	f107 030c 	add.w	r3, r7, #12
 80041dc:	4619      	mov	r1, r3
 80041de:	480e      	ldr	r0, [pc, #56]	; (8004218 <TIM3_Int_Init+0x68>)
 80041e0:	f7fc fb36 	bl	8000850 <TIM_TimeBaseInit>
	
	TIM_ITConfig(TIM3,TIM_IT_Update,ENABLE); //3
 80041e4:	2201      	movs	r2, #1
 80041e6:	2101      	movs	r1, #1
 80041e8:	480b      	ldr	r0, [pc, #44]	; (8004218 <TIM3_Int_Init+0x68>)
 80041ea:	f7fc fbbd 	bl	8000968 <TIM_ITConfig>
	TIM_Cmd(TIM3,ENABLE); //3
 80041ee:	2101      	movs	r1, #1
 80041f0:	4809      	ldr	r0, [pc, #36]	; (8004218 <TIM3_Int_Init+0x68>)
 80041f2:	f7fc fb99 	bl	8000928 <TIM_Cmd>
	
	NVIC_InitStructure.NVIC_IRQChannel=TIM3_IRQn; //3
 80041f6:	231d      	movs	r3, #29
 80041f8:	723b      	strb	r3, [r7, #8]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=0x01; //1
 80041fa:	2301      	movs	r3, #1
 80041fc:	727b      	strb	r3, [r7, #9]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority=0x00; //0
 80041fe:	2300      	movs	r3, #0
 8004200:	72bb      	strb	r3, [r7, #10]
	NVIC_InitStructure.NVIC_IRQChannelCmd=ENABLE;
 8004202:	2301      	movs	r3, #1
 8004204:	72fb      	strb	r3, [r7, #11]
	NVIC_Init(&NVIC_InitStructure);
 8004206:	f107 0308 	add.w	r3, r7, #8
 800420a:	4618      	mov	r0, r3
 800420c:	f7fc f87a 	bl	8000304 <NVIC_Init>
}
 8004210:	bf00      	nop
 8004212:	3718      	adds	r7, #24
 8004214:	46bd      	mov	sp, r7
 8004216:	bd80      	pop	{r7, pc}
 8004218:	40000400 	.word	0x40000400

0800421c <TIM3_IRQHandler>:

//3
void TIM3_IRQHandler(void)
{
 800421c:	b598      	push	{r3, r4, r7, lr}
 800421e:	af00      	add	r7, sp, #0
	if(TIM_GetITStatus(TIM3,TIM_IT_Update)==SET) //
 8004220:	2101      	movs	r1, #1
 8004222:	480a      	ldr	r0, [pc, #40]	; (800424c <TIM3_IRQHandler+0x30>)
 8004224:	f7fc fbc4 	bl	80009b0 <TIM_GetITStatus>
 8004228:	4603      	mov	r3, r0
 800422a:	2b01      	cmp	r3, #1
 800422c:	d107      	bne.n	800423e <TIM3_IRQHandler+0x22>
	{
		FreeRTOSRunTimeTicks++;
 800422e:	4b08      	ldr	r3, [pc, #32]	; (8004250 <TIM3_IRQHandler+0x34>)
 8004230:	cb18      	ldmia	r3, {r3, r4}
 8004232:	3301      	adds	r3, #1
 8004234:	f144 0400 	adc.w	r4, r4, #0
 8004238:	4a05      	ldr	r2, [pc, #20]	; (8004250 <TIM3_IRQHandler+0x34>)
 800423a:	e882 0018 	stmia.w	r2, {r3, r4}
	}
	TIM_ClearITPendingBit(TIM3,TIM_IT_Update);  //
 800423e:	2101      	movs	r1, #1
 8004240:	4802      	ldr	r0, [pc, #8]	; (800424c <TIM3_IRQHandler+0x30>)
 8004242:	f7fc fbdf 	bl	8000a04 <TIM_ClearITPendingBit>
}
 8004246:	bf00      	nop
 8004248:	bd98      	pop	{r3, r4, r7, pc}
 800424a:	bf00      	nop
 800424c:	40000400 	.word	0x40000400
 8004250:	20006b70 	.word	0x20006b70

08004254 <mymemset>:
//
//*s:
//c :
//count:()
void mymemset(void *s,u8 c,u32 count)  
{  
 8004254:	b480      	push	{r7}
 8004256:	b087      	sub	sp, #28
 8004258:	af00      	add	r7, sp, #0
 800425a:	60f8      	str	r0, [r7, #12]
 800425c:	460b      	mov	r3, r1
 800425e:	607a      	str	r2, [r7, #4]
 8004260:	72fb      	strb	r3, [r7, #11]
    u8 *xs = s;  
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	617b      	str	r3, [r7, #20]
    while(count--)*xs++=c;  
 8004266:	e004      	b.n	8004272 <mymemset+0x1e>
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	1c5a      	adds	r2, r3, #1
 800426c:	617a      	str	r2, [r7, #20]
 800426e:	7afa      	ldrb	r2, [r7, #11]
 8004270:	701a      	strb	r2, [r3, #0]
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	1e5a      	subs	r2, r3, #1
 8004276:	607a      	str	r2, [r7, #4]
 8004278:	2b00      	cmp	r3, #0
 800427a:	d1f5      	bne.n	8004268 <mymemset+0x14>
}	   
 800427c:	bf00      	nop
 800427e:	371c      	adds	r7, #28
 8004280:	46bd      	mov	sp, r7
 8004282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004286:	4770      	bx	lr

08004288 <my_mem_init>:
//  
//memx:
void my_mem_init(u8 memx)  
{  
 8004288:	b580      	push	{r7, lr}
 800428a:	b082      	sub	sp, #8
 800428c:	af00      	add	r7, sp, #0
 800428e:	4603      	mov	r3, r0
 8004290:	71fb      	strb	r3, [r7, #7]
    mymemset(mallco_dev.memmap[memx], 0,memtblsize[memx]*2);//  
 8004292:	79fb      	ldrb	r3, [r7, #7]
 8004294:	4a12      	ldr	r2, [pc, #72]	; (80042e0 <my_mem_init+0x58>)
 8004296:	3304      	adds	r3, #4
 8004298:	009b      	lsls	r3, r3, #2
 800429a:	4413      	add	r3, r2
 800429c:	6858      	ldr	r0, [r3, #4]
 800429e:	79fb      	ldrb	r3, [r7, #7]
 80042a0:	4a10      	ldr	r2, [pc, #64]	; (80042e4 <my_mem_init+0x5c>)
 80042a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042a6:	005b      	lsls	r3, r3, #1
 80042a8:	461a      	mov	r2, r3
 80042aa:	2100      	movs	r1, #0
 80042ac:	f7ff ffd2 	bl	8004254 <mymemset>
	mymemset(mallco_dev.membase[memx], 0,memsize[memx]);	//  
 80042b0:	79fb      	ldrb	r3, [r7, #7]
 80042b2:	4a0b      	ldr	r2, [pc, #44]	; (80042e0 <my_mem_init+0x58>)
 80042b4:	3302      	adds	r3, #2
 80042b6:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80042ba:	79fb      	ldrb	r3, [r7, #7]
 80042bc:	4a0a      	ldr	r2, [pc, #40]	; (80042e8 <my_mem_init+0x60>)
 80042be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80042c2:	461a      	mov	r2, r3
 80042c4:	2100      	movs	r1, #0
 80042c6:	f7ff ffc5 	bl	8004254 <mymemset>
	mallco_dev.memrdy[memx]=1;								//OK  
 80042ca:	79fb      	ldrb	r3, [r7, #7]
 80042cc:	4a04      	ldr	r2, [pc, #16]	; (80042e0 <my_mem_init+0x58>)
 80042ce:	4413      	add	r3, r2
 80042d0:	2201      	movs	r2, #1
 80042d2:	f883 2020 	strb.w	r2, [r3, #32]
}  
 80042d6:	bf00      	nop
 80042d8:	3708      	adds	r7, #8
 80042da:	46bd      	mov	sp, r7
 80042dc:	bd80      	pop	{r7, pc}
 80042de:	bf00      	nop
 80042e0:	20000014 	.word	0x20000014
 80042e4:	080071e8 	.word	0x080071e8
 80042e8:	08007200 	.word	0x08007200

080042ec <my_mem_perused>:
//
//memx:
//:(0~100)
u8 my_mem_perused(u8 memx)  
{  
 80042ec:	b480      	push	{r7}
 80042ee:	b085      	sub	sp, #20
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	4603      	mov	r3, r0
 80042f4:	71fb      	strb	r3, [r7, #7]
    u32 used=0;  
 80042f6:	2300      	movs	r3, #0
 80042f8:	60fb      	str	r3, [r7, #12]
    u32 i;  
    for(i=0;i<memtblsize[memx];i++)  
 80042fa:	2300      	movs	r3, #0
 80042fc:	60bb      	str	r3, [r7, #8]
 80042fe:	e011      	b.n	8004324 <my_mem_perused+0x38>
    {  
        if(mallco_dev.memmap[memx][i])used++; 
 8004300:	79fb      	ldrb	r3, [r7, #7]
 8004302:	4a14      	ldr	r2, [pc, #80]	; (8004354 <my_mem_perused+0x68>)
 8004304:	3304      	adds	r3, #4
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	4413      	add	r3, r2
 800430a:	685a      	ldr	r2, [r3, #4]
 800430c:	68bb      	ldr	r3, [r7, #8]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	4413      	add	r3, r2
 8004312:	881b      	ldrh	r3, [r3, #0]
 8004314:	2b00      	cmp	r3, #0
 8004316:	d002      	beq.n	800431e <my_mem_perused+0x32>
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	3301      	adds	r3, #1
 800431c:	60fb      	str	r3, [r7, #12]
    for(i=0;i<memtblsize[memx];i++)  
 800431e:	68bb      	ldr	r3, [r7, #8]
 8004320:	3301      	adds	r3, #1
 8004322:	60bb      	str	r3, [r7, #8]
 8004324:	79fb      	ldrb	r3, [r7, #7]
 8004326:	4a0c      	ldr	r2, [pc, #48]	; (8004358 <my_mem_perused+0x6c>)
 8004328:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800432c:	68bb      	ldr	r3, [r7, #8]
 800432e:	429a      	cmp	r2, r3
 8004330:	d8e6      	bhi.n	8004300 <my_mem_perused+0x14>
    } 
    return (used*100)/(memtblsize[memx]);  
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	2264      	movs	r2, #100	; 0x64
 8004336:	fb02 f203 	mul.w	r2, r2, r3
 800433a:	79fb      	ldrb	r3, [r7, #7]
 800433c:	4906      	ldr	r1, [pc, #24]	; (8004358 <my_mem_perused+0x6c>)
 800433e:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8004342:	fbb2 f3f3 	udiv	r3, r2, r3
 8004346:	b2db      	uxtb	r3, r3
}  
 8004348:	4618      	mov	r0, r3
 800434a:	3714      	adds	r7, #20
 800434c:	46bd      	mov	sp, r7
 800434e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004352:	4770      	bx	lr
 8004354:	20000014 	.word	0x20000014
 8004358:	080071e8 	.word	0x080071e8

0800435c <my_mem_malloc>:
//()
//memx:
//size:()
//:0XFFFFFFFF,;, 
u32 my_mem_malloc(u8 memx,u32 size)  
{  
 800435c:	b580      	push	{r7, lr}
 800435e:	b086      	sub	sp, #24
 8004360:	af00      	add	r7, sp, #0
 8004362:	4603      	mov	r3, r0
 8004364:	6039      	str	r1, [r7, #0]
 8004366:	71fb      	strb	r3, [r7, #7]
    signed long offset=0;  
 8004368:	2300      	movs	r3, #0
 800436a:	617b      	str	r3, [r7, #20]
    u32 nmemb;	//  
	u32 cmemb=0;//
 800436c:	2300      	movs	r3, #0
 800436e:	60fb      	str	r3, [r7, #12]
    u32 i;  
    if(!mallco_dev.memrdy[memx])mallco_dev.init(memx);//, 
 8004370:	79fb      	ldrb	r3, [r7, #7]
 8004372:	4a38      	ldr	r2, [pc, #224]	; (8004454 <my_mem_malloc+0xf8>)
 8004374:	4413      	add	r3, r2
 8004376:	f893 3020 	ldrb.w	r3, [r3, #32]
 800437a:	2b00      	cmp	r3, #0
 800437c:	d104      	bne.n	8004388 <my_mem_malloc+0x2c>
 800437e:	4b35      	ldr	r3, [pc, #212]	; (8004454 <my_mem_malloc+0xf8>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	79fa      	ldrb	r2, [r7, #7]
 8004384:	4610      	mov	r0, r2
 8004386:	4798      	blx	r3
    if(size==0)return 0XFFFFFFFF;//
 8004388:	683b      	ldr	r3, [r7, #0]
 800438a:	2b00      	cmp	r3, #0
 800438c:	d102      	bne.n	8004394 <my_mem_malloc+0x38>
 800438e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004392:	e05b      	b.n	800444c <my_mem_malloc+0xf0>
    nmemb=size/memblksize[memx];  	//
 8004394:	79fb      	ldrb	r3, [r7, #7]
 8004396:	4a30      	ldr	r2, [pc, #192]	; (8004458 <my_mem_malloc+0xfc>)
 8004398:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800439c:	683a      	ldr	r2, [r7, #0]
 800439e:	fbb2 f3f3 	udiv	r3, r2, r3
 80043a2:	613b      	str	r3, [r7, #16]
    if(size%memblksize[memx])nmemb++;  
 80043a4:	79fb      	ldrb	r3, [r7, #7]
 80043a6:	4a2c      	ldr	r2, [pc, #176]	; (8004458 <my_mem_malloc+0xfc>)
 80043a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80043ac:	683b      	ldr	r3, [r7, #0]
 80043ae:	fbb3 f1f2 	udiv	r1, r3, r2
 80043b2:	fb02 f201 	mul.w	r2, r2, r1
 80043b6:	1a9b      	subs	r3, r3, r2
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d002      	beq.n	80043c2 <my_mem_malloc+0x66>
 80043bc:	693b      	ldr	r3, [r7, #16]
 80043be:	3301      	adds	r3, #1
 80043c0:	613b      	str	r3, [r7, #16]
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 80043c2:	79fb      	ldrb	r3, [r7, #7]
 80043c4:	4a25      	ldr	r2, [pc, #148]	; (800445c <my_mem_malloc+0x100>)
 80043c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043ca:	3b01      	subs	r3, #1
 80043cc:	617b      	str	r3, [r7, #20]
 80043ce:	e038      	b.n	8004442 <my_mem_malloc+0xe6>
    {     
		if(!mallco_dev.memmap[memx][offset])cmemb++;//
 80043d0:	79fb      	ldrb	r3, [r7, #7]
 80043d2:	4a20      	ldr	r2, [pc, #128]	; (8004454 <my_mem_malloc+0xf8>)
 80043d4:	3304      	adds	r3, #4
 80043d6:	009b      	lsls	r3, r3, #2
 80043d8:	4413      	add	r3, r2
 80043da:	685a      	ldr	r2, [r3, #4]
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	005b      	lsls	r3, r3, #1
 80043e0:	4413      	add	r3, r2
 80043e2:	881b      	ldrh	r3, [r3, #0]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d103      	bne.n	80043f0 <my_mem_malloc+0x94>
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	3301      	adds	r3, #1
 80043ec:	60fb      	str	r3, [r7, #12]
 80043ee:	e001      	b.n	80043f4 <my_mem_malloc+0x98>
		else cmemb=0;								//
 80043f0:	2300      	movs	r3, #0
 80043f2:	60fb      	str	r3, [r7, #12]
		if(cmemb==nmemb)							//nmemb
 80043f4:	68fa      	ldr	r2, [r7, #12]
 80043f6:	693b      	ldr	r3, [r7, #16]
 80043f8:	429a      	cmp	r2, r3
 80043fa:	d11f      	bne.n	800443c <my_mem_malloc+0xe0>
		{
            for(i=0;i<nmemb;i++)  					// 
 80043fc:	2300      	movs	r3, #0
 80043fe:	60bb      	str	r3, [r7, #8]
 8004400:	e010      	b.n	8004424 <my_mem_malloc+0xc8>
            {  
                mallco_dev.memmap[memx][offset+i]=nmemb;  
 8004402:	79fb      	ldrb	r3, [r7, #7]
 8004404:	4a13      	ldr	r2, [pc, #76]	; (8004454 <my_mem_malloc+0xf8>)
 8004406:	3304      	adds	r3, #4
 8004408:	009b      	lsls	r3, r3, #2
 800440a:	4413      	add	r3, r2
 800440c:	685a      	ldr	r2, [r3, #4]
 800440e:	6979      	ldr	r1, [r7, #20]
 8004410:	68bb      	ldr	r3, [r7, #8]
 8004412:	440b      	add	r3, r1
 8004414:	005b      	lsls	r3, r3, #1
 8004416:	4413      	add	r3, r2
 8004418:	693a      	ldr	r2, [r7, #16]
 800441a:	b292      	uxth	r2, r2
 800441c:	801a      	strh	r2, [r3, #0]
            for(i=0;i<nmemb;i++)  					// 
 800441e:	68bb      	ldr	r3, [r7, #8]
 8004420:	3301      	adds	r3, #1
 8004422:	60bb      	str	r3, [r7, #8]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	693b      	ldr	r3, [r7, #16]
 8004428:	429a      	cmp	r2, r3
 800442a:	d3ea      	bcc.n	8004402 <my_mem_malloc+0xa6>
            }  
            return (offset*memblksize[memx]);//  
 800442c:	79fb      	ldrb	r3, [r7, #7]
 800442e:	4a0a      	ldr	r2, [pc, #40]	; (8004458 <my_mem_malloc+0xfc>)
 8004430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004434:	697a      	ldr	r2, [r7, #20]
 8004436:	fb02 f303 	mul.w	r3, r2, r3
 800443a:	e007      	b.n	800444c <my_mem_malloc+0xf0>
    for(offset=memtblsize[memx]-1;offset>=0;offset--)//  
 800443c:	697b      	ldr	r3, [r7, #20]
 800443e:	3b01      	subs	r3, #1
 8004440:	617b      	str	r3, [r7, #20]
 8004442:	697b      	ldr	r3, [r7, #20]
 8004444:	2b00      	cmp	r3, #0
 8004446:	dac3      	bge.n	80043d0 <my_mem_malloc+0x74>
		}
    }  
    return 0XFFFFFFFF;//  
 8004448:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}  
 800444c:	4618      	mov	r0, r3
 800444e:	3718      	adds	r7, #24
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	20000014 	.word	0x20000014
 8004458:	080071f4 	.word	0x080071f4
 800445c:	080071e8 	.word	0x080071e8

08004460 <my_mem_free>:
//() 
//memx:
//offset:
//:0,;1,;  
u8 my_mem_free(u8 memx,u32 offset)  
{  
 8004460:	b580      	push	{r7, lr}
 8004462:	b086      	sub	sp, #24
 8004464:	af00      	add	r7, sp, #0
 8004466:	4603      	mov	r3, r0
 8004468:	6039      	str	r1, [r7, #0]
 800446a:	71fb      	strb	r3, [r7, #7]
    int i;  
    if(!mallco_dev.memrdy[memx])//,
 800446c:	79fb      	ldrb	r3, [r7, #7]
 800446e:	4a22      	ldr	r2, [pc, #136]	; (80044f8 <my_mem_free+0x98>)
 8004470:	4413      	add	r3, r2
 8004472:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004476:	2b00      	cmp	r3, #0
 8004478:	d106      	bne.n	8004488 <my_mem_free+0x28>
	{
		mallco_dev.init(memx);    
 800447a:	4b1f      	ldr	r3, [pc, #124]	; (80044f8 <my_mem_free+0x98>)
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	79fa      	ldrb	r2, [r7, #7]
 8004480:	4610      	mov	r0, r2
 8004482:	4798      	blx	r3
        return 1;//  
 8004484:	2301      	movs	r3, #1
 8004486:	e033      	b.n	80044f0 <my_mem_free+0x90>
    }  
    if(offset<memsize[memx])//. 
 8004488:	79fb      	ldrb	r3, [r7, #7]
 800448a:	4a1c      	ldr	r2, [pc, #112]	; (80044fc <my_mem_free+0x9c>)
 800448c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	429a      	cmp	r2, r3
 8004494:	d92b      	bls.n	80044ee <my_mem_free+0x8e>
    {  
        int index=offset/memblksize[memx];			//  
 8004496:	79fb      	ldrb	r3, [r7, #7]
 8004498:	4a19      	ldr	r2, [pc, #100]	; (8004500 <my_mem_free+0xa0>)
 800449a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800449e:	683a      	ldr	r2, [r7, #0]
 80044a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a4:	613b      	str	r3, [r7, #16]
        int nmemb=mallco_dev.memmap[memx][index];	//
 80044a6:	79fb      	ldrb	r3, [r7, #7]
 80044a8:	4a13      	ldr	r2, [pc, #76]	; (80044f8 <my_mem_free+0x98>)
 80044aa:	3304      	adds	r3, #4
 80044ac:	009b      	lsls	r3, r3, #2
 80044ae:	4413      	add	r3, r2
 80044b0:	685a      	ldr	r2, [r3, #4]
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	005b      	lsls	r3, r3, #1
 80044b6:	4413      	add	r3, r2
 80044b8:	881b      	ldrh	r3, [r3, #0]
 80044ba:	60fb      	str	r3, [r7, #12]
        for(i=0;i<nmemb;i++)  						//
 80044bc:	2300      	movs	r3, #0
 80044be:	617b      	str	r3, [r7, #20]
 80044c0:	e00f      	b.n	80044e2 <my_mem_free+0x82>
        {  
            mallco_dev.memmap[memx][index+i]=0;  
 80044c2:	79fb      	ldrb	r3, [r7, #7]
 80044c4:	4a0c      	ldr	r2, [pc, #48]	; (80044f8 <my_mem_free+0x98>)
 80044c6:	3304      	adds	r3, #4
 80044c8:	009b      	lsls	r3, r3, #2
 80044ca:	4413      	add	r3, r2
 80044cc:	685a      	ldr	r2, [r3, #4]
 80044ce:	6939      	ldr	r1, [r7, #16]
 80044d0:	697b      	ldr	r3, [r7, #20]
 80044d2:	440b      	add	r3, r1
 80044d4:	005b      	lsls	r3, r3, #1
 80044d6:	4413      	add	r3, r2
 80044d8:	2200      	movs	r2, #0
 80044da:	801a      	strh	r2, [r3, #0]
        for(i=0;i<nmemb;i++)  						//
 80044dc:	697b      	ldr	r3, [r7, #20]
 80044de:	3301      	adds	r3, #1
 80044e0:	617b      	str	r3, [r7, #20]
 80044e2:	697a      	ldr	r2, [r7, #20]
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	429a      	cmp	r2, r3
 80044e8:	dbeb      	blt.n	80044c2 <my_mem_free+0x62>
        }  
        return 0;  
 80044ea:	2300      	movs	r3, #0
 80044ec:	e000      	b.n	80044f0 <my_mem_free+0x90>
    }else return 2;//.  
 80044ee:	2302      	movs	r3, #2
}  
 80044f0:	4618      	mov	r0, r3
 80044f2:	3718      	adds	r7, #24
 80044f4:	46bd      	mov	sp, r7
 80044f6:	bd80      	pop	{r7, pc}
 80044f8:	20000014 	.word	0x20000014
 80044fc:	08007200 	.word	0x08007200
 8004500:	080071f4 	.word	0x080071f4

08004504 <myfree>:
//() 
//memx:
//ptr: 
void myfree(u8 memx,void *ptr)  
{  
 8004504:	b580      	push	{r7, lr}
 8004506:	b084      	sub	sp, #16
 8004508:	af00      	add	r7, sp, #0
 800450a:	4603      	mov	r3, r0
 800450c:	6039      	str	r1, [r7, #0]
 800450e:	71fb      	strb	r3, [r7, #7]
	u32 offset;   
	if(ptr==NULL)return;//0.  
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	2b00      	cmp	r3, #0
 8004514:	d00d      	beq.n	8004532 <myfree+0x2e>
 	offset=(u32)ptr-(u32)mallco_dev.membase[memx];     
 8004516:	683b      	ldr	r3, [r7, #0]
 8004518:	79fa      	ldrb	r2, [r7, #7]
 800451a:	4908      	ldr	r1, [pc, #32]	; (800453c <myfree+0x38>)
 800451c:	3202      	adds	r2, #2
 800451e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004522:	1a9b      	subs	r3, r3, r2
 8004524:	60fb      	str	r3, [r7, #12]
    my_mem_free(memx,offset);	//      
 8004526:	79fb      	ldrb	r3, [r7, #7]
 8004528:	68f9      	ldr	r1, [r7, #12]
 800452a:	4618      	mov	r0, r3
 800452c:	f7ff ff98 	bl	8004460 <my_mem_free>
 8004530:	e000      	b.n	8004534 <myfree+0x30>
	if(ptr==NULL)return;//0.  
 8004532:	bf00      	nop
}  
 8004534:	3710      	adds	r7, #16
 8004536:	46bd      	mov	sp, r7
 8004538:	bd80      	pop	{r7, pc}
 800453a:	bf00      	nop
 800453c:	20000014 	.word	0x20000014

08004540 <mymalloc>:
//()
//memx:
//size:()
//:.
void *mymalloc(u8 memx,u32 size)  
{  
 8004540:	b580      	push	{r7, lr}
 8004542:	b084      	sub	sp, #16
 8004544:	af00      	add	r7, sp, #0
 8004546:	4603      	mov	r3, r0
 8004548:	6039      	str	r1, [r7, #0]
 800454a:	71fb      	strb	r3, [r7, #7]
    u32 offset;   
	offset=my_mem_malloc(memx,size);  	   	 	   
 800454c:	79fb      	ldrb	r3, [r7, #7]
 800454e:	6839      	ldr	r1, [r7, #0]
 8004550:	4618      	mov	r0, r3
 8004552:	f7ff ff03 	bl	800435c <my_mem_malloc>
 8004556:	60f8      	str	r0, [r7, #12]
    if(offset==0XFFFFFFFF)return NULL;  
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800455e:	d101      	bne.n	8004564 <mymalloc+0x24>
 8004560:	2300      	movs	r3, #0
 8004562:	e007      	b.n	8004574 <mymalloc+0x34>
    else return (void*)((u32)mallco_dev.membase[memx]+offset);  
 8004564:	79fb      	ldrb	r3, [r7, #7]
 8004566:	4a05      	ldr	r2, [pc, #20]	; (800457c <mymalloc+0x3c>)
 8004568:	3302      	adds	r3, #2
 800456a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800456e:	461a      	mov	r2, r3
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	4413      	add	r3, r2
}  
 8004574:	4618      	mov	r0, r3
 8004576:	3710      	adds	r7, #16
 8004578:	46bd      	mov	sp, r7
 800457a:	bd80      	pop	{r7, pc}
 800457c:	20000014 	.word	0x20000014

08004580 <SysTick_Handler>:
 
extern void xPortSysTickHandler(void);
 
//systick,OS
void SysTick_Handler(void)
{	
 8004580:	b580      	push	{r7, lr}
 8004582:	af00      	add	r7, sp, #0
    if(xTaskGetSchedulerState()!=taskSCHEDULER_NOT_STARTED)//
 8004584:	f7ff f854 	bl	8003630 <xTaskGetSchedulerState>
 8004588:	4603      	mov	r3, r0
 800458a:	2b01      	cmp	r3, #1
 800458c:	d001      	beq.n	8004592 <SysTick_Handler+0x12>
    {
        xPortSysTickHandler();	
 800458e:	f7fc fe13 	bl	80011b8 <xPortSysTickHandler>
    }
}
 8004592:	bf00      	nop
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <delay_init>:
//
//SYSTICKAHBSYSTICKAHB/8
//FreeRTOSSYSTICKAHB
//SYSCLK:
void delay_init(u8 SYSCLK)
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b084      	sub	sp, #16
 800459c:	af00      	add	r7, sp, #0
 800459e:	4603      	mov	r3, r0
 80045a0:	71fb      	strb	r3, [r7, #7]
	u32 reload;
 	SysTick_CLKSourceConfig(SysTick_CLKSource_HCLK); 
 80045a2:	2004      	movs	r0, #4
 80045a4:	f7fb ff10 	bl	80003c8 <SysTick_CLKSourceConfig>
	fac_us=SYSCLK;							//OS,fac_us
 80045a8:	4a10      	ldr	r2, [pc, #64]	; (80045ec <delay_init+0x54>)
 80045aa:	79fb      	ldrb	r3, [r7, #7]
 80045ac:	7013      	strb	r3, [r2, #0]
	reload=SYSCLK;							// M	   
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	60fb      	str	r3, [r7, #12]
	reload*=1000000/configTICK_RATE_HZ;		//delay_ostickspersec
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80045b8:	fb02 f303 	mul.w	r3, r2, r3
 80045bc:	60fb      	str	r3, [r7, #12]
											//reload24,:16777216,168M,0.0998s	
	fac_ms=1000/configTICK_RATE_HZ;			//OS	   
 80045be:	4b0c      	ldr	r3, [pc, #48]	; (80045f0 <delay_init+0x58>)
 80045c0:	2201      	movs	r2, #1
 80045c2:	801a      	strh	r2, [r3, #0]
	SysTick->CTRL|=SysTick_CTRL_TICKINT_Msk;//SYSTICK
 80045c4:	4a0b      	ldr	r2, [pc, #44]	; (80045f4 <delay_init+0x5c>)
 80045c6:	4b0b      	ldr	r3, [pc, #44]	; (80045f4 <delay_init+0x5c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f043 0302 	orr.w	r3, r3, #2
 80045ce:	6013      	str	r3, [r2, #0]
	SysTick->LOAD=reload; 					//1/configTICK_RATE_HZ	
 80045d0:	4a08      	ldr	r2, [pc, #32]	; (80045f4 <delay_init+0x5c>)
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	6053      	str	r3, [r2, #4]
	SysTick->CTRL|=SysTick_CTRL_ENABLE_Msk; //SYSTICK     
 80045d6:	4a07      	ldr	r2, [pc, #28]	; (80045f4 <delay_init+0x5c>)
 80045d8:	4b06      	ldr	r3, [pc, #24]	; (80045f4 <delay_init+0x5c>)
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f043 0301 	orr.w	r3, r3, #1
 80045e0:	6013      	str	r3, [r2, #0]
}								    
 80045e2:	bf00      	nop
 80045e4:	3710      	adds	r7, #16
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
 80045ea:	bf00      	nop
 80045ec:	20006450 	.word	0x20006450
 80045f0:	20006452 	.word	0x20006452
 80045f4:	e000e010 	.word	0xe000e010

080045f8 <delay_us>:

//nus
//nus:us.	
//nus:0~204522252(2^32/fac_us@fac_us=168)	    								   
void delay_us(u32 nus)
{		
 80045f8:	b480      	push	{r7}
 80045fa:	b089      	sub	sp, #36	; 0x24
 80045fc:	af00      	add	r7, sp, #0
 80045fe:	6078      	str	r0, [r7, #4]
	u32 ticks;
	u32 told,tnow,tcnt=0;
 8004600:	2300      	movs	r3, #0
 8004602:	61bb      	str	r3, [r7, #24]
	u32 reload=SysTick->LOAD;				//LOAD	    	 
 8004604:	4b1a      	ldr	r3, [pc, #104]	; (8004670 <delay_us+0x78>)
 8004606:	685b      	ldr	r3, [r3, #4]
 8004608:	617b      	str	r3, [r7, #20]
	ticks=nus*fac_us; 						// 
 800460a:	4b1a      	ldr	r3, [pc, #104]	; (8004674 <delay_us+0x7c>)
 800460c:	781b      	ldrb	r3, [r3, #0]
 800460e:	461a      	mov	r2, r3
 8004610:	687b      	ldr	r3, [r7, #4]
 8004612:	fb03 f302 	mul.w	r3, r3, r2
 8004616:	613b      	str	r3, [r7, #16]
	told=SysTick->VAL;        				//
 8004618:	4b15      	ldr	r3, [pc, #84]	; (8004670 <delay_us+0x78>)
 800461a:	689b      	ldr	r3, [r3, #8]
 800461c:	61fb      	str	r3, [r7, #28]
	while(1)
	{
		tnow=SysTick->VAL;	
 800461e:	4b14      	ldr	r3, [pc, #80]	; (8004670 <delay_us+0x78>)
 8004620:	689b      	ldr	r3, [r3, #8]
 8004622:	60fb      	str	r3, [r7, #12]
		if(tnow!=told)
 8004624:	68fa      	ldr	r2, [r7, #12]
 8004626:	69fb      	ldr	r3, [r7, #28]
 8004628:	429a      	cmp	r2, r3
 800462a:	d0f8      	beq.n	800461e <delay_us+0x26>
		{	    
			if(tnow<told)tcnt+=told-tnow;	//SYSTICK.
 800462c:	68fa      	ldr	r2, [r7, #12]
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	429a      	cmp	r2, r3
 8004632:	d206      	bcs.n	8004642 <delay_us+0x4a>
 8004634:	69fa      	ldr	r2, [r7, #28]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	1ad3      	subs	r3, r2, r3
 800463a:	69ba      	ldr	r2, [r7, #24]
 800463c:	4413      	add	r3, r2
 800463e:	61bb      	str	r3, [r7, #24]
 8004640:	e007      	b.n	8004652 <delay_us+0x5a>
			else tcnt+=reload-tnow+told;	    
 8004642:	697a      	ldr	r2, [r7, #20]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	1ad2      	subs	r2, r2, r3
 8004648:	69fb      	ldr	r3, [r7, #28]
 800464a:	4413      	add	r3, r2
 800464c:	69ba      	ldr	r2, [r7, #24]
 800464e:	4413      	add	r3, r2
 8004650:	61bb      	str	r3, [r7, #24]
			told=tnow;
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	61fb      	str	r3, [r7, #28]
			if(tcnt>=ticks)break;			///,.
 8004656:	69ba      	ldr	r2, [r7, #24]
 8004658:	693b      	ldr	r3, [r7, #16]
 800465a:	429a      	cmp	r2, r3
 800465c:	d200      	bcs.n	8004660 <delay_us+0x68>
		tnow=SysTick->VAL;	
 800465e:	e7de      	b.n	800461e <delay_us+0x26>
			if(tcnt>=ticks)break;			///,.
 8004660:	bf00      	nop
		}  
	};										    
}  
 8004662:	bf00      	nop
 8004664:	3724      	adds	r7, #36	; 0x24
 8004666:	46bd      	mov	sp, r7
 8004668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800466c:	4770      	bx	lr
 800466e:	bf00      	nop
 8004670:	e000e010 	.word	0xe000e010
 8004674:	20006450 	.word	0x20006450

08004678 <delay_xms>:
}

//nms,
//nms:ms
void delay_xms(u32 nms)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
	u32 i;
	for(i=0;i<nms;i++) delay_us(1000);
 8004680:	2300      	movs	r3, #0
 8004682:	60fb      	str	r3, [r7, #12]
 8004684:	e006      	b.n	8004694 <delay_xms+0x1c>
 8004686:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800468a:	f7ff ffb5 	bl	80045f8 <delay_us>
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	3301      	adds	r3, #1
 8004692:	60fb      	str	r3, [r7, #12]
 8004694:	68fa      	ldr	r2, [r7, #12]
 8004696:	687b      	ldr	r3, [r7, #4]
 8004698:	429a      	cmp	r2, r3
 800469a:	d3f4      	bcc.n	8004686 <delay_xms+0xe>
}
 800469c:	bf00      	nop
 800469e:	3710      	adds	r7, #16
 80046a0:	46bd      	mov	sp, r7
 80046a2:	bd80      	pop	{r7, pc}

080046a4 <WFI_SET>:
//
//////////////////////////////////////////////////////////////////////////////////  

//THUMB
//WFI  
void WFI_SET(void) {
 80046a4:	b480      	push	{r7}
 80046a6:	af00      	add	r7, sp, #0
	__asm volatile("WFI \n");
 80046a8:	bf30      	wfi
}
 80046aa:	bf00      	nop
 80046ac:	46bd      	mov	sp, r7
 80046ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046b2:	4770      	bx	lr

080046b4 <uart_init>:
//bit13~0	
u16 USART_RX_STA=0;       //	

//IO 1 
//bound:
void uart_init(u32 bound){
 80046b4:	b580      	push	{r7, lr}
 80046b6:	b08a      	sub	sp, #40	; 0x28
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
	//GPIO
	GPIO_InitTypeDef GPIO_InitStructure;
	USART_InitTypeDef USART_InitStructure;
	NVIC_InitTypeDef NVIC_InitStructure;
	
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOA,ENABLE); //GPIOA
 80046bc:	2101      	movs	r1, #1
 80046be:	2001      	movs	r0, #1
 80046c0:	f7fc f866 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_APB2PeriphClockCmd(RCC_APB2Periph_USART1,ENABLE);//USART1
 80046c4:	2101      	movs	r1, #1
 80046c6:	2010      	movs	r0, #16
 80046c8:	f7fc f8a2 	bl	8000810 <RCC_APB2PeriphClockCmd>
 
	//1
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource9,GPIO_AF_USART1); //GPIOA9USART1
 80046cc:	2207      	movs	r2, #7
 80046ce:	2109      	movs	r1, #9
 80046d0:	4824      	ldr	r0, [pc, #144]	; (8004764 <uart_init+0xb0>)
 80046d2:	f7fb ff6b 	bl	80005ac <GPIO_PinAFConfig>
	GPIO_PinAFConfig(GPIOA,GPIO_PinSource10,GPIO_AF_USART1); //GPIOA10USART1
 80046d6:	2207      	movs	r2, #7
 80046d8:	210a      	movs	r1, #10
 80046da:	4822      	ldr	r0, [pc, #136]	; (8004764 <uart_init+0xb0>)
 80046dc:	f7fb ff66 	bl	80005ac <GPIO_PinAFConfig>
	
	//USART1
	GPIO_InitStructure.GPIO_Pin = GPIO_Pin_9 | GPIO_Pin_10; //GPIOA9GPIOA10
 80046e0:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80046e4:	623b      	str	r3, [r7, #32]
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;//
 80046e6:	2302      	movs	r3, #2
 80046e8:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;	//50MHz
 80046ec:	2302      	movs	r3, #2
 80046ee:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP; //
 80046f2:	2300      	movs	r3, #0
 80046f4:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_UP; //
 80046f8:	2301      	movs	r3, #1
 80046fa:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	GPIO_Init(GPIOA,&GPIO_InitStructure); //PA9PA10
 80046fe:	f107 0320 	add.w	r3, r7, #32
 8004702:	4619      	mov	r1, r3
 8004704:	4817      	ldr	r0, [pc, #92]	; (8004764 <uart_init+0xb0>)
 8004706:	f7fb fe8b 	bl	8000420 <GPIO_Init>

   //USART1 
	USART_InitStructure.USART_BaudRate = bound;//
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	613b      	str	r3, [r7, #16]
	USART_InitStructure.USART_WordLength = USART_WordLength_8b;//8
 800470e:	2300      	movs	r3, #0
 8004710:	82bb      	strh	r3, [r7, #20]
	USART_InitStructure.USART_StopBits = USART_StopBits_1;//
 8004712:	2300      	movs	r3, #0
 8004714:	82fb      	strh	r3, [r7, #22]
	USART_InitStructure.USART_Parity = USART_Parity_No;//
 8004716:	2300      	movs	r3, #0
 8004718:	833b      	strh	r3, [r7, #24]
	USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;//
 800471a:	2300      	movs	r3, #0
 800471c:	83bb      	strh	r3, [r7, #28]
	USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;	//
 800471e:	230c      	movs	r3, #12
 8004720:	837b      	strh	r3, [r7, #26]
	USART_Init(USART1, &USART_InitStructure); //1
 8004722:	f107 0310 	add.w	r3, r7, #16
 8004726:	4619      	mov	r1, r3
 8004728:	480f      	ldr	r0, [pc, #60]	; (8004768 <uart_init+0xb4>)
 800472a:	f7fc f97d 	bl	8000a28 <USART_Init>
	
	USART_Cmd(USART1, ENABLE);  //1 
 800472e:	2101      	movs	r1, #1
 8004730:	480d      	ldr	r0, [pc, #52]	; (8004768 <uart_init+0xb4>)
 8004732:	f7fc fa33 	bl	8000b9c <USART_Cmd>
	
	//USART_ClearFlag(USART1, USART_FLAG_TC);
	
#if EN_USART1_RX	
	USART_ITConfig(USART1, USART_IT_RXNE, ENABLE);//
 8004736:	2201      	movs	r2, #1
 8004738:	f240 5125 	movw	r1, #1317	; 0x525
 800473c:	480a      	ldr	r0, [pc, #40]	; (8004768 <uart_init+0xb4>)
 800473e:	f7fc fa5d 	bl	8000bfc <USART_ITConfig>

	//Usart1 NVIC 
	NVIC_InitStructure.NVIC_IRQChannel = USART1_IRQn;//1
 8004742:	2325      	movs	r3, #37	; 0x25
 8004744:	733b      	strb	r3, [r7, #12]
	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority=7;//7
 8004746:	2307      	movs	r3, #7
 8004748:	737b      	strb	r3, [r7, #13]
	NVIC_InitStructure.NVIC_IRQChannelSubPriority =0;		//0
 800474a:	2300      	movs	r3, #0
 800474c:	73bb      	strb	r3, [r7, #14]
	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;			//IRQ
 800474e:	2301      	movs	r3, #1
 8004750:	73fb      	strb	r3, [r7, #15]
	NVIC_Init(&NVIC_InitStructure);	//VIC
 8004752:	f107 030c 	add.w	r3, r7, #12
 8004756:	4618      	mov	r0, r3
 8004758:	f7fb fdd4 	bl	8000304 <NVIC_Init>

#endif
	
}
 800475c:	bf00      	nop
 800475e:	3728      	adds	r7, #40	; 0x28
 8004760:	46bd      	mov	sp, r7
 8004762:	bd80      	pop	{r7, pc}
 8004764:	40020000 	.word	0x40020000
 8004768:	40011000 	.word	0x40011000

0800476c <USART1_IRQHandler>:

extern SemaphoreHandle_t BinarySemaphore;	//

void USART1_IRQHandler(void)                	//1
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b082      	sub	sp, #8
 8004770:	af00      	add	r7, sp, #0
	u8 Res;
	BaseType_t xHigherPriorityTaskWoken;
	
	if(USART_GetITStatus(USART1, USART_IT_RXNE) != RESET)  //(0x0d 0x0a)
 8004772:	f240 5125 	movw	r1, #1317	; 0x525
 8004776:	4832      	ldr	r0, [pc, #200]	; (8004840 <USART1_IRQHandler+0xd4>)
 8004778:	f7fc fa88 	bl	8000c8c <USART_GetITStatus>
 800477c:	4603      	mov	r3, r0
 800477e:	2b00      	cmp	r3, #0
 8004780:	d03f      	beq.n	8004802 <USART1_IRQHandler+0x96>
	{
		Res =USART_ReceiveData(USART1);//(USART1->DR);	//
 8004782:	482f      	ldr	r0, [pc, #188]	; (8004840 <USART1_IRQHandler+0xd4>)
 8004784:	f7fc fa2a 	bl	8000bdc <USART_ReceiveData>
 8004788:	4603      	mov	r3, r0
 800478a:	71fb      	strb	r3, [r7, #7]
		
		if((USART_RX_STA&0x8000)==0)//
 800478c:	4b2d      	ldr	r3, [pc, #180]	; (8004844 <USART1_IRQHandler+0xd8>)
 800478e:	881b      	ldrh	r3, [r3, #0]
 8004790:	b21b      	sxth	r3, r3
 8004792:	2b00      	cmp	r3, #0
 8004794:	db35      	blt.n	8004802 <USART1_IRQHandler+0x96>
		{
			if(USART_RX_STA&0x4000)//0x0d
 8004796:	4b2b      	ldr	r3, [pc, #172]	; (8004844 <USART1_IRQHandler+0xd8>)
 8004798:	881b      	ldrh	r3, [r3, #0]
 800479a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d010      	beq.n	80047c4 <USART1_IRQHandler+0x58>
			{
				if(Res!=0x0a)USART_RX_STA=0;//,
 80047a2:	79fb      	ldrb	r3, [r7, #7]
 80047a4:	2b0a      	cmp	r3, #10
 80047a6:	d003      	beq.n	80047b0 <USART1_IRQHandler+0x44>
 80047a8:	4b26      	ldr	r3, [pc, #152]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047aa:	2200      	movs	r2, #0
 80047ac:	801a      	strh	r2, [r3, #0]
 80047ae:	e028      	b.n	8004802 <USART1_IRQHandler+0x96>
				else USART_RX_STA|=0x8000;	// 
 80047b0:	4b24      	ldr	r3, [pc, #144]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047b2:	881b      	ldrh	r3, [r3, #0]
 80047b4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80047b8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80047bc:	b29a      	uxth	r2, r3
 80047be:	4b21      	ldr	r3, [pc, #132]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047c0:	801a      	strh	r2, [r3, #0]
 80047c2:	e01e      	b.n	8004802 <USART1_IRQHandler+0x96>
			}
			else //0X0D
			{	
				if(Res==0x0d)USART_RX_STA|=0x4000;
 80047c4:	79fb      	ldrb	r3, [r7, #7]
 80047c6:	2b0d      	cmp	r3, #13
 80047c8:	d107      	bne.n	80047da <USART1_IRQHandler+0x6e>
 80047ca:	4b1e      	ldr	r3, [pc, #120]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047cc:	881b      	ldrh	r3, [r3, #0]
 80047ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047d2:	b29a      	uxth	r2, r3
 80047d4:	4b1b      	ldr	r3, [pc, #108]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047d6:	801a      	strh	r2, [r3, #0]
 80047d8:	e013      	b.n	8004802 <USART1_IRQHandler+0x96>
				else
				{
					USART_RX_BUF[USART_RX_STA&0X3FFF]=Res ;
 80047da:	4b1a      	ldr	r3, [pc, #104]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047dc:	881b      	ldrh	r3, [r3, #0]
 80047de:	f3c3 030d 	ubfx	r3, r3, #0, #14
 80047e2:	4919      	ldr	r1, [pc, #100]	; (8004848 <USART1_IRQHandler+0xdc>)
 80047e4:	79fa      	ldrb	r2, [r7, #7]
 80047e6:	54ca      	strb	r2, [r1, r3]
					USART_RX_STA++;
 80047e8:	4b16      	ldr	r3, [pc, #88]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047ea:	881b      	ldrh	r3, [r3, #0]
 80047ec:	3301      	adds	r3, #1
 80047ee:	b29a      	uxth	r2, r3
 80047f0:	4b14      	ldr	r3, [pc, #80]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047f2:	801a      	strh	r2, [r3, #0]
					if(USART_RX_STA>(USART_REC_LEN-1))USART_RX_STA=0;//,	  
 80047f4:	4b13      	ldr	r3, [pc, #76]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047f6:	881b      	ldrh	r3, [r3, #0]
 80047f8:	2bc7      	cmp	r3, #199	; 0xc7
 80047fa:	d902      	bls.n	8004802 <USART1_IRQHandler+0x96>
 80047fc:	4b11      	ldr	r3, [pc, #68]	; (8004844 <USART1_IRQHandler+0xd8>)
 80047fe:	2200      	movs	r2, #0
 8004800:	801a      	strh	r2, [r3, #0]
			}
		}   		 
	} 
	
	//
	if((USART_RX_STA&0x8000)&&(BinarySemaphore!=NULL))//
 8004802:	4b10      	ldr	r3, [pc, #64]	; (8004844 <USART1_IRQHandler+0xd8>)
 8004804:	881b      	ldrh	r3, [r3, #0]
 8004806:	b21b      	sxth	r3, r3
 8004808:	2b00      	cmp	r3, #0
 800480a:	da15      	bge.n	8004838 <USART1_IRQHandler+0xcc>
 800480c:	4b0f      	ldr	r3, [pc, #60]	; (800484c <USART1_IRQHandler+0xe0>)
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	2b00      	cmp	r3, #0
 8004812:	d011      	beq.n	8004838 <USART1_IRQHandler+0xcc>
	{
		xSemaphoreGiveFromISR(BinarySemaphore,&xHigherPriorityTaskWoken);	//
 8004814:	4b0d      	ldr	r3, [pc, #52]	; (800484c <USART1_IRQHandler+0xe0>)
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	463a      	mov	r2, r7
 800481a:	4611      	mov	r1, r2
 800481c:	4618      	mov	r0, r3
 800481e:	f7fd fa97 	bl	8001d50 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(xHigherPriorityTaskWoken);//
 8004822:	683b      	ldr	r3, [r7, #0]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d007      	beq.n	8004838 <USART1_IRQHandler+0xcc>
 8004828:	4b09      	ldr	r3, [pc, #36]	; (8004850 <USART1_IRQHandler+0xe4>)
 800482a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800482e:	601a      	str	r2, [r3, #0]
 8004830:	f3bf 8f4f 	dsb	sy
 8004834:	f3bf 8f6f 	isb	sy
	}
} 
 8004838:	bf00      	nop
 800483a:	3708      	adds	r7, #8
 800483c:	46bd      	mov	sp, r7
 800483e:	bd80      	pop	{r7, pc}
 8004840:	40011000 	.word	0x40011000
 8004844:	20006454 	.word	0x20006454
 8004848:	20015538 	.word	0x20015538
 800484c:	20016aa4 	.word	0x20016aa4
 8004850:	e000ed04 	.word	0xe000ed04

08004854 <_DoInit>:
*
*/
#define INIT()  do {                                            \
                  if (_SEGGER_RTT.acID[0] == '\0') { _DoInit(); }  \
                } while (0)
static void _DoInit(void) {
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
  SEGGER_RTT_CB* p;
  //
  // Initialize control block
  //
  p = &_SEGGER_RTT;
 800485a:	4b21      	ldr	r3, [pc, #132]	; (80048e0 <_DoInit+0x8c>)
 800485c:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	2203      	movs	r2, #3
 8004862:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2203      	movs	r2, #3
 8004868:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	4a1d      	ldr	r2, [pc, #116]	; (80048e4 <_DoInit+0x90>)
 800486e:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a1d      	ldr	r2, [pc, #116]	; (80048e8 <_DoInit+0x94>)
 8004874:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = sizeof(_acUpBuffer);
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	2240      	movs	r2, #64	; 0x40
 800487a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	2200      	movs	r2, #0
 8004880:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	2200      	movs	r2, #0
 8004886:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8004888:	687b      	ldr	r3, [r7, #4]
 800488a:	2200      	movs	r2, #0
 800488c:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	4a14      	ldr	r2, [pc, #80]	; (80048e4 <_DoInit+0x90>)
 8004892:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	4a15      	ldr	r2, [pc, #84]	; (80048ec <_DoInit+0x98>)
 8004898:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = sizeof(_acDownBuffer);
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2210      	movs	r2, #16
 800489e:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2200      	movs	r2, #0
 80048a4:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2200      	movs	r2, #0
 80048aa:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  strcpy(&p->acID[7], "RTT");
 80048b2:	687b      	ldr	r3, [r7, #4]
 80048b4:	3307      	adds	r3, #7
 80048b6:	4a0e      	ldr	r2, [pc, #56]	; (80048f0 <_DoInit+0x9c>)
 80048b8:	6810      	ldr	r0, [r2, #0]
 80048ba:	6018      	str	r0, [r3, #0]
  strcpy(&p->acID[0], "SEGGER");
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	4a0d      	ldr	r2, [pc, #52]	; (80048f4 <_DoInit+0xa0>)
 80048c0:	6810      	ldr	r0, [r2, #0]
 80048c2:	6018      	str	r0, [r3, #0]
 80048c4:	8891      	ldrh	r1, [r2, #4]
 80048c6:	7992      	ldrb	r2, [r2, #6]
 80048c8:	8099      	strh	r1, [r3, #4]
 80048ca:	719a      	strb	r2, [r3, #6]
  p->acID[6] = ' ';
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	2220      	movs	r2, #32
 80048d0:	719a      	strb	r2, [r3, #6]
}
 80048d2:	bf00      	nop
 80048d4:	370c      	adds	r7, #12
 80048d6:	46bd      	mov	sp, r7
 80048d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048dc:	4770      	bx	lr
 80048de:	bf00      	nop
 80048e0:	20015668 	.word	0x20015668
 80048e4:	08006ec4 	.word	0x08006ec4
 80048e8:	20006458 	.word	0x20006458
 80048ec:	20006498 	.word	0x20006498
 80048f0:	08006ed0 	.word	0x08006ed0
 80048f4:	08006ed4 	.word	0x08006ed4

080048f8 <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 80048f8:	b580      	push	{r7, lr}
 80048fa:	b088      	sub	sp, #32
 80048fc:	af00      	add	r7, sp, #0
 80048fe:	60f8      	str	r0, [r7, #12]
 8004900:	60b9      	str	r1, [r7, #8]
 8004902:	607a      	str	r2, [r7, #4]
  unsigned RdOff;
  unsigned WrOff;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8004904:	2300      	movs	r3, #0
 8004906:	61bb      	str	r3, [r7, #24]
  WrOff = pRing->WrOff;
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	68db      	ldr	r3, [r3, #12]
 800490c:	617b      	str	r3, [r7, #20]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 800490e:	68fb      	ldr	r3, [r7, #12]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	613b      	str	r3, [r7, #16]
    if (RdOff > WrOff) {
 8004914:	693a      	ldr	r2, [r7, #16]
 8004916:	697b      	ldr	r3, [r7, #20]
 8004918:	429a      	cmp	r2, r3
 800491a:	d905      	bls.n	8004928 <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 800491c:	693a      	ldr	r2, [r7, #16]
 800491e:	697b      	ldr	r3, [r7, #20]
 8004920:	1ad3      	subs	r3, r2, r3
 8004922:	3b01      	subs	r3, #1
 8004924:	61fb      	str	r3, [r7, #28]
 8004926:	e007      	b.n	8004938 <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	689a      	ldr	r2, [r3, #8]
 800492c:	6939      	ldr	r1, [r7, #16]
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	1acb      	subs	r3, r1, r3
 8004932:	4413      	add	r3, r2
 8004934:	3b01      	subs	r3, #1
 8004936:	61fb      	str	r3, [r7, #28]
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	689a      	ldr	r2, [r3, #8]
 800493c:	697b      	ldr	r3, [r7, #20]
 800493e:	1ad3      	subs	r3, r2, r3
 8004940:	69fa      	ldr	r2, [r7, #28]
 8004942:	4293      	cmp	r3, r2
 8004944:	bf28      	it	cs
 8004946:	4613      	movcs	r3, r2
 8004948:	61fb      	str	r3, [r7, #28]
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 800494a:	69fa      	ldr	r2, [r7, #28]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	4293      	cmp	r3, r2
 8004950:	bf28      	it	cs
 8004952:	4613      	movcs	r3, r2
 8004954:	61fb      	str	r3, [r7, #28]
    memcpy(pRing->pBuffer + WrOff, pBuffer, NumBytesToWrite);
 8004956:	68fb      	ldr	r3, [r7, #12]
 8004958:	685a      	ldr	r2, [r3, #4]
 800495a:	697b      	ldr	r3, [r7, #20]
 800495c:	4413      	add	r3, r2
 800495e:	69fa      	ldr	r2, [r7, #28]
 8004960:	68b9      	ldr	r1, [r7, #8]
 8004962:	4618      	mov	r0, r3
 8004964:	f001 fa44 	bl	8005df0 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8004968:	69ba      	ldr	r2, [r7, #24]
 800496a:	69fb      	ldr	r3, [r7, #28]
 800496c:	4413      	add	r3, r2
 800496e:	61bb      	str	r3, [r7, #24]
    pBuffer         += NumBytesToWrite;
 8004970:	68ba      	ldr	r2, [r7, #8]
 8004972:	69fb      	ldr	r3, [r7, #28]
 8004974:	4413      	add	r3, r2
 8004976:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8004978:	687a      	ldr	r2, [r7, #4]
 800497a:	69fb      	ldr	r3, [r7, #28]
 800497c:	1ad3      	subs	r3, r2, r3
 800497e:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8004980:	697a      	ldr	r2, [r7, #20]
 8004982:	69fb      	ldr	r3, [r7, #28]
 8004984:	4413      	add	r3, r2
 8004986:	617b      	str	r3, [r7, #20]
    if (WrOff == pRing->SizeOfBuffer) {
 8004988:	68fb      	ldr	r3, [r7, #12]
 800498a:	689a      	ldr	r2, [r3, #8]
 800498c:	697b      	ldr	r3, [r7, #20]
 800498e:	429a      	cmp	r2, r3
 8004990:	d101      	bne.n	8004996 <_WriteBlocking+0x9e>
      WrOff = 0u;
 8004992:	2300      	movs	r3, #0
 8004994:	617b      	str	r3, [r7, #20]
    }
    pRing->WrOff = WrOff;
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	697a      	ldr	r2, [r7, #20]
 800499a:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d1b5      	bne.n	800490e <_WriteBlocking+0x16>
  //
  return NumBytesWritten;
 80049a2:	69bb      	ldr	r3, [r7, #24]
}
 80049a4:	4618      	mov	r0, r3
 80049a6:	3720      	adds	r7, #32
 80049a8:	46bd      	mov	sp, r7
 80049aa:	bd80      	pop	{r7, pc}

080049ac <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 80049ac:	b580      	push	{r7, lr}
 80049ae:	b088      	sub	sp, #32
 80049b0:	af00      	add	r7, sp, #0
 80049b2:	60f8      	str	r0, [r7, #12]
 80049b4:	60b9      	str	r1, [r7, #8]
 80049b6:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;

  WrOff = pRing->WrOff;
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	68db      	ldr	r3, [r3, #12]
 80049bc:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	689a      	ldr	r2, [r3, #8]
 80049c2:	69fb      	ldr	r3, [r7, #28]
 80049c4:	1ad3      	subs	r3, r2, r3
 80049c6:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 80049c8:	69ba      	ldr	r2, [r7, #24]
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	429a      	cmp	r2, r3
 80049ce:	d90e      	bls.n	80049ee <_WriteNoCheck+0x42>
    //
    // All data fits before wrap around
    //
    memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	685a      	ldr	r2, [r3, #4]
 80049d4:	69fb      	ldr	r3, [r7, #28]
 80049d6:	4413      	add	r3, r2
 80049d8:	687a      	ldr	r2, [r7, #4]
 80049da:	68b9      	ldr	r1, [r7, #8]
 80049dc:	4618      	mov	r0, r3
 80049de:	f001 fa07 	bl	8005df0 <memcpy>
    pRing->WrOff = WrOff + NumBytes;
 80049e2:	69fa      	ldr	r2, [r7, #28]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	441a      	add	r2, r3
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	60da      	str	r2, [r3, #12]
    memcpy(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
    NumBytesAtOnce = NumBytes - Rem;
    memcpy(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
    pRing->WrOff = NumBytesAtOnce;
  }
}
 80049ec:	e01a      	b.n	8004a24 <_WriteNoCheck+0x78>
    NumBytesAtOnce = Rem;
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	617b      	str	r3, [r7, #20]
    memcpy(pRing->pBuffer + WrOff, pData, NumBytesAtOnce);
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	685a      	ldr	r2, [r3, #4]
 80049f6:	69fb      	ldr	r3, [r7, #28]
 80049f8:	4413      	add	r3, r2
 80049fa:	697a      	ldr	r2, [r7, #20]
 80049fc:	68b9      	ldr	r1, [r7, #8]
 80049fe:	4618      	mov	r0, r3
 8004a00:	f001 f9f6 	bl	8005df0 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8004a04:	687a      	ldr	r2, [r7, #4]
 8004a06:	69bb      	ldr	r3, [r7, #24]
 8004a08:	1ad3      	subs	r3, r2, r3
 8004a0a:	617b      	str	r3, [r7, #20]
    memcpy(pRing->pBuffer, pData + Rem, NumBytesAtOnce);
 8004a0c:	68fb      	ldr	r3, [r7, #12]
 8004a0e:	6858      	ldr	r0, [r3, #4]
 8004a10:	68ba      	ldr	r2, [r7, #8]
 8004a12:	69bb      	ldr	r3, [r7, #24]
 8004a14:	4413      	add	r3, r2
 8004a16:	697a      	ldr	r2, [r7, #20]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	f001 f9e9 	bl	8005df0 <memcpy>
    pRing->WrOff = NumBytesAtOnce;
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	697a      	ldr	r2, [r7, #20]
 8004a22:	60da      	str	r2, [r3, #12]
}
 8004a24:	bf00      	nop
 8004a26:	3720      	adds	r7, #32
 8004a28:	46bd      	mov	sp, r7
 8004a2a:	bd80      	pop	{r7, pc}

08004a2c <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8004a2c:	b480      	push	{r7}
 8004a2e:	b087      	sub	sp, #28
 8004a30:	af00      	add	r7, sp, #0
 8004a32:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	691b      	ldr	r3, [r3, #16]
 8004a38:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	68db      	ldr	r3, [r3, #12]
 8004a3e:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8004a40:	693a      	ldr	r2, [r7, #16]
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	429a      	cmp	r2, r3
 8004a46:	d808      	bhi.n	8004a5a <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	689a      	ldr	r2, [r3, #8]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	1ad2      	subs	r2, r2, r3
 8004a50:	693b      	ldr	r3, [r7, #16]
 8004a52:	4413      	add	r3, r2
 8004a54:	3b01      	subs	r3, #1
 8004a56:	617b      	str	r3, [r7, #20]
 8004a58:	e004      	b.n	8004a64 <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8004a5a:	693a      	ldr	r2, [r7, #16]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	1ad3      	subs	r3, r2, r3
 8004a60:	3b01      	subs	r3, #1
 8004a62:	617b      	str	r3, [r7, #20]
  }
  return r;
 8004a64:	697b      	ldr	r3, [r7, #20]
}
 8004a66:	4618      	mov	r0, r3
 8004a68:	371c      	adds	r7, #28
 8004a6a:	46bd      	mov	sp, r7
 8004a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a70:	4770      	bx	lr
	...

08004a74 <SEGGER_RTT_WriteNoLock>:
*    (1) If there is not enough space in the "Up"-buffer, remaining characters of pBuffer are dropped.
*    (2) For performance reasons this function does not call Init()
*        and may only be called after RTT has been initialized.
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*/
unsigned SEGGER_RTT_WriteNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004a74:	b580      	push	{r7, lr}
 8004a76:	b088      	sub	sp, #32
 8004a78:	af00      	add	r7, sp, #0
 8004a7a:	60f8      	str	r0, [r7, #12]
 8004a7c:	60b9      	str	r1, [r7, #8]
 8004a7e:	607a      	str	r2, [r7, #4]
  unsigned              Status;
  unsigned              Avail;
  const char*           pData;
  SEGGER_RTT_BUFFER_UP* pRing;

  pData = (const char *)pBuffer;
 8004a80:	68bb      	ldr	r3, [r7, #8]
 8004a82:	61bb      	str	r3, [r7, #24]
  //
  // Get "to-host" ring buffer.
  //
  pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	1c5a      	adds	r2, r3, #1
 8004a88:	4613      	mov	r3, r2
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	4413      	add	r3, r2
 8004a8e:	00db      	lsls	r3, r3, #3
 8004a90:	4a1e      	ldr	r2, [pc, #120]	; (8004b0c <SEGGER_RTT_WriteNoLock+0x98>)
 8004a92:	4413      	add	r3, r2
 8004a94:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8004a96:	697b      	ldr	r3, [r7, #20]
 8004a98:	695b      	ldr	r3, [r3, #20]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d017      	beq.n	8004ace <SEGGER_RTT_WriteNoLock+0x5a>
 8004a9e:	2b01      	cmp	r3, #1
 8004aa0:	d302      	bcc.n	8004aa8 <SEGGER_RTT_WriteNoLock+0x34>
 8004aa2:	2b02      	cmp	r3, #2
 8004aa4:	d023      	beq.n	8004aee <SEGGER_RTT_WriteNoLock+0x7a>
 8004aa6:	e029      	b.n	8004afc <SEGGER_RTT_WriteNoLock+0x88>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004aa8:	6978      	ldr	r0, [r7, #20]
 8004aaa:	f7ff ffbf 	bl	8004a2c <_GetAvailWriteSpace>
 8004aae:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8004ab0:	693a      	ldr	r2, [r7, #16]
 8004ab2:	687b      	ldr	r3, [r7, #4]
 8004ab4:	429a      	cmp	r2, r3
 8004ab6:	d202      	bcs.n	8004abe <SEGGER_RTT_WriteNoLock+0x4a>
      Status = 0u;
 8004ab8:	2300      	movs	r3, #0
 8004aba:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8004abc:	e021      	b.n	8004b02 <SEGGER_RTT_WriteNoLock+0x8e>
      Status = NumBytes;
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8004ac2:	687a      	ldr	r2, [r7, #4]
 8004ac4:	69b9      	ldr	r1, [r7, #24]
 8004ac6:	6978      	ldr	r0, [r7, #20]
 8004ac8:	f7ff ff70 	bl	80049ac <_WriteNoCheck>
    break;
 8004acc:	e019      	b.n	8004b02 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8004ace:	6978      	ldr	r0, [r7, #20]
 8004ad0:	f7ff ffac 	bl	8004a2c <_GetAvailWriteSpace>
 8004ad4:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8004ad6:	687a      	ldr	r2, [r7, #4]
 8004ad8:	693b      	ldr	r3, [r7, #16]
 8004ada:	4293      	cmp	r3, r2
 8004adc:	bf28      	it	cs
 8004ade:	4613      	movcs	r3, r2
 8004ae0:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8004ae2:	69fa      	ldr	r2, [r7, #28]
 8004ae4:	69b9      	ldr	r1, [r7, #24]
 8004ae6:	6978      	ldr	r0, [r7, #20]
 8004ae8:	f7ff ff60 	bl	80049ac <_WriteNoCheck>
    break;
 8004aec:	e009      	b.n	8004b02 <SEGGER_RTT_WriteNoLock+0x8e>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8004aee:	687a      	ldr	r2, [r7, #4]
 8004af0:	69b9      	ldr	r1, [r7, #24]
 8004af2:	6978      	ldr	r0, [r7, #20]
 8004af4:	f7ff ff00 	bl	80048f8 <_WriteBlocking>
 8004af8:	61f8      	str	r0, [r7, #28]
    break;
 8004afa:	e002      	b.n	8004b02 <SEGGER_RTT_WriteNoLock+0x8e>
  default:
    Status = 0u;
 8004afc:	2300      	movs	r3, #0
 8004afe:	61fb      	str	r3, [r7, #28]
    break;
 8004b00:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8004b02:	69fb      	ldr	r3, [r7, #28]
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3720      	adds	r7, #32
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}
 8004b0c:	20015668 	.word	0x20015668

08004b10 <SEGGER_RTT_Write>:
*    Number of bytes which have been stored in the "Up"-buffer.
*
*  Notes
*    (1) If there is not enough space in the "Up"-buffer, remaining characters of pBuffer are dropped.
*/
unsigned SEGGER_RTT_Write(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b086      	sub	sp, #24
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	60f8      	str	r0, [r7, #12]
 8004b18:	60b9      	str	r1, [r7, #8]
 8004b1a:	607a      	str	r2, [r7, #4]
  unsigned Status;
  //
  INIT();
 8004b1c:	4b0d      	ldr	r3, [pc, #52]	; (8004b54 <SEGGER_RTT_Write+0x44>)
 8004b1e:	781b      	ldrb	r3, [r3, #0]
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d101      	bne.n	8004b28 <SEGGER_RTT_Write+0x18>
 8004b24:	f7ff fe96 	bl	8004854 <_DoInit>
  SEGGER_RTT_LOCK();
 8004b28:	f3ef 8311 	mrs	r3, BASEPRI
 8004b2c:	f04f 0120 	mov.w	r1, #32
 8004b30:	f381 8811 	msr	BASEPRI, r1
 8004b34:	617b      	str	r3, [r7, #20]
  //
  // Call the non-locking write function
  //
  Status = SEGGER_RTT_WriteNoLock(BufferIndex, pBuffer, NumBytes);
 8004b36:	687a      	ldr	r2, [r7, #4]
 8004b38:	68b9      	ldr	r1, [r7, #8]
 8004b3a:	68f8      	ldr	r0, [r7, #12]
 8004b3c:	f7ff ff9a 	bl	8004a74 <SEGGER_RTT_WriteNoLock>
 8004b40:	6138      	str	r0, [r7, #16]
  //
  // Finish up.
  //
  SEGGER_RTT_UNLOCK();
 8004b42:	697b      	ldr	r3, [r7, #20]
 8004b44:	f383 8811 	msr	BASEPRI, r3
  //
  return Status;
 8004b48:	693b      	ldr	r3, [r7, #16]
}
 8004b4a:	4618      	mov	r0, r3
 8004b4c:	3718      	adds	r7, #24
 8004b4e:	46bd      	mov	sp, r7
 8004b50:	bd80      	pop	{r7, pc}
 8004b52:	bf00      	nop
 8004b54:	20015668 	.word	0x20015668

08004b58 <prvTraceOnBegin>:
 * prvTraceOnBegin
 *
 * Called on trace begin.
 ******************************************************************************/
void prvTraceOnBegin()
{
 8004b58:	b480      	push	{r7}
 8004b5a:	af00      	add	r7, sp, #0
	TRC_STREAM_PORT_ON_TRACE_BEGIN();
}
 8004b5c:	bf00      	nop
 8004b5e:	46bd      	mov	sp, r7
 8004b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b64:	4770      	bx	lr

08004b66 <prvTraceOnEnd>:
 * prvTraceOnEnd
 *
 * Called on trace end.
 ******************************************************************************/
void prvTraceOnEnd()
{
 8004b66:	b480      	push	{r7}
 8004b68:	af00      	add	r7, sp, #0
	TRC_STREAM_PORT_ON_TRACE_END();
}
 8004b6a:	bf00      	nop
 8004b6c:	46bd      	mov	sp, r7
 8004b6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b72:	4770      	bx	lr

08004b74 <prvTraceGetCurrentTaskHandle>:
 *
 * Function that returns the handle to the currently executing task.
 *
 ******************************************************************************/
void* prvTraceGetCurrentTaskHandle(void)
{
 8004b74:	b580      	push	{r7, lr}
 8004b76:	af00      	add	r7, sp, #0
	return xTaskGetCurrentTaskHandle();
 8004b78:	f7fe fd4a 	bl	8003610 <xTaskGetCurrentTaskHandle>
 8004b7c:	4603      	mov	r3, r0
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	bd80      	pop	{r7, pc}
	...

08004b84 <prvIsNewTCB>:
 *
 * Tells if this task is already executing, or if there has been a task-switch.
 * Assumed to be called within a trace hook in kernel context.
 ******************************************************************************/
uint32_t prvIsNewTCB(void* pNewTCB)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
	if (pCurrentTCB != pNewTCB)
 8004b8c:	4b08      	ldr	r3, [pc, #32]	; (8004bb0 <prvIsNewTCB+0x2c>)
 8004b8e:	681a      	ldr	r2, [r3, #0]
 8004b90:	687b      	ldr	r3, [r7, #4]
 8004b92:	429a      	cmp	r2, r3
 8004b94:	d004      	beq.n	8004ba0 <prvIsNewTCB+0x1c>
	{
		pCurrentTCB = pNewTCB;
 8004b96:	4a06      	ldr	r2, [pc, #24]	; (8004bb0 <prvIsNewTCB+0x2c>)
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6013      	str	r3, [r2, #0]
		return 1;
 8004b9c:	2301      	movs	r3, #1
 8004b9e:	e000      	b.n	8004ba2 <prvIsNewTCB+0x1e>
	}
	return 0;
 8004ba0:	2300      	movs	r3, #0
}
 8004ba2:	4618      	mov	r0, r3
 8004ba4:	370c      	adds	r7, #12
 8004ba6:	46bd      	mov	sp, r7
 8004ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bac:	4770      	bx	lr
 8004bae:	bf00      	nop
 8004bb0:	200064a8 	.word	0x200064a8

08004bb4 <vTracePrintF>:
 * one data argument, the maximum string length is 48 chars. If this is exceeded
 * the string is truncated (4 bytes at a time).
 *
 ******************************************************************************/
void vTracePrintF(traceString chn, const char* fmt, ...)
{
 8004bb4:	b40e      	push	{r1, r2, r3}
 8004bb6:	b580      	push	{r7, lr}
 8004bb8:	b089      	sub	sp, #36	; 0x24
 8004bba:	af02      	add	r7, sp, #8
 8004bbc:	6078      	str	r0, [r7, #4]
	va_list vl;
	int i = 0;
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	617b      	str	r3, [r7, #20]

	int nArgs = 0;
 8004bc2:	2300      	movs	r3, #0
 8004bc4:	613b      	str	r3, [r7, #16]

	/* Count the number of arguments in the format string (e.g., %d) */
	for (i = 0; (fmt[i] != 0) && (i < 52); i++)
 8004bc6:	2300      	movs	r3, #0
 8004bc8:	617b      	str	r3, [r7, #20]
 8004bca:	e015      	b.n	8004bf8 <vTracePrintF+0x44>
	{
		if (fmt[i] == '%')
 8004bcc:	697b      	ldr	r3, [r7, #20]
 8004bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bd0:	4413      	add	r3, r2
 8004bd2:	781b      	ldrb	r3, [r3, #0]
 8004bd4:	2b25      	cmp	r3, #37	; 0x25
 8004bd6:	d10c      	bne.n	8004bf2 <vTracePrintF+0x3e>
		{
			if (fmt[i + 1] != '%')
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	3301      	adds	r3, #1
 8004bdc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bde:	4413      	add	r3, r2
 8004be0:	781b      	ldrb	r3, [r3, #0]
 8004be2:	2b25      	cmp	r3, #37	; 0x25
 8004be4:	d002      	beq.n	8004bec <vTracePrintF+0x38>
			{
				nArgs++;        /* Found an argument */
 8004be6:	693b      	ldr	r3, [r7, #16]
 8004be8:	3301      	adds	r3, #1
 8004bea:	613b      	str	r3, [r7, #16]
			}
			
			i++;      /* Move past format specifier or non-argument '%' */
 8004bec:	697b      	ldr	r3, [r7, #20]
 8004bee:	3301      	adds	r3, #1
 8004bf0:	617b      	str	r3, [r7, #20]
	for (i = 0; (fmt[i] != 0) && (i < 52); i++)
 8004bf2:	697b      	ldr	r3, [r7, #20]
 8004bf4:	3301      	adds	r3, #1
 8004bf6:	617b      	str	r3, [r7, #20]
 8004bf8:	697b      	ldr	r3, [r7, #20]
 8004bfa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004bfc:	4413      	add	r3, r2
 8004bfe:	781b      	ldrb	r3, [r3, #0]
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d002      	beq.n	8004c0a <vTracePrintF+0x56>
 8004c04:	697b      	ldr	r3, [r7, #20]
 8004c06:	2b33      	cmp	r3, #51	; 0x33
 8004c08:	dde0      	ble.n	8004bcc <vTracePrintF+0x18>
		}
	}

	va_start(vl, fmt);
 8004c0a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004c0e:	60fb      	str	r3, [r7, #12]
	
	if (chn != NULL)
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	2b00      	cmp	r3, #0
 8004c14:	d00c      	beq.n	8004c30 <vTracePrintF+0x7c>
	{
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs + 1), chn, fmt, &vl);
 8004c16:	693b      	ldr	r3, [r7, #16]
 8004c18:	b29b      	uxth	r3, r3
 8004c1a:	3391      	adds	r3, #145	; 0x91
 8004c1c:	b299      	uxth	r1, r3
 8004c1e:	f107 030c 	add.w	r3, r7, #12
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c26:	687a      	ldr	r2, [r7, #4]
 8004c28:	6938      	ldr	r0, [r7, #16]
 8004c2a:	f000 fb43 	bl	80052b4 <prvTraceStoreStringEventHelper>
	{
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs), chn, fmt, &vl);
	}

	va_end(vl);
}
 8004c2e:	e00b      	b.n	8004c48 <vTracePrintF+0x94>
		prvTraceStoreStringEventHelper(nArgs, (uint16_t)(PSF_EVENT_USER_EVENT + nArgs), chn, fmt, &vl);
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	b29b      	uxth	r3, r3
 8004c34:	3390      	adds	r3, #144	; 0x90
 8004c36:	b299      	uxth	r1, r3
 8004c38:	f107 030c 	add.w	r3, r7, #12
 8004c3c:	9300      	str	r3, [sp, #0]
 8004c3e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c40:	687a      	ldr	r2, [r7, #4]
 8004c42:	6938      	ldr	r0, [r7, #16]
 8004c44:	f000 fb36 	bl	80052b4 <prvTraceStoreStringEventHelper>
}
 8004c48:	bf00      	nop
 8004c4a:	371c      	adds	r7, #28
 8004c4c:	46bd      	mov	sp, r7
 8004c4e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004c52:	b003      	add	sp, #12
 8004c54:	4770      	bx	lr
	...

08004c58 <prvSetRecorderEnabled>:
/*** INTERNAL FUNCTIONS *******************************************************/
/******************************************************************************/

/* Internal function for starting/stopping the recorder. */
static void prvSetRecorderEnabled(uint32_t isEnabled)
{
 8004c58:	b590      	push	{r4, r7, lr}
 8004c5a:	b089      	sub	sp, #36	; 0x24
 8004c5c:	af00      	add	r7, sp, #0
 8004c5e:	6078      	str	r0, [r7, #4]
  	void* currentTask;
	
	TRACE_ALLOC_CRITICAL_SECTION();
	
	currentTask = TRACE_GET_CURRENT_TASK();
 8004c60:	f7ff ff88 	bl	8004b74 <prvTraceGetCurrentTaskHandle>
 8004c64:	61f8      	str	r0, [r7, #28]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004c66:	f3ef 8310 	mrs	r3, PRIMASK
 8004c6a:	613b      	str	r3, [r7, #16]
  return(result);
 8004c6c:	693b      	ldr	r3, [r7, #16]

	TRACE_ENTER_CRITICAL_SECTION();
 8004c6e:	61bb      	str	r3, [r7, #24]
 8004c70:	2301      	movs	r3, #1
 8004c72:	617b      	str	r3, [r7, #20]

    \param [in]    priMask  Priority Mask
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	f383 8810 	msr	PRIMASK, r3

    RecorderEnabled = isEnabled;
 8004c7a:	4a1b      	ldr	r2, [pc, #108]	; (8004ce8 <prvSetRecorderEnabled+0x90>)
 8004c7c:	687b      	ldr	r3, [r7, #4]
 8004c7e:	6013      	str	r3, [r2, #0]

    if (currentTask == NULL)
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	2b00      	cmp	r3, #0
 8004c84:	d101      	bne.n	8004c8a <prvSetRecorderEnabled+0x32>
    {
		currentTask = (void*)HANDLE_NO_TASK;
 8004c86:	2302      	movs	r3, #2
 8004c88:	61fb      	str	r3, [r7, #28]
	}

	if (RecorderEnabled)
 8004c8a:	4b17      	ldr	r3, [pc, #92]	; (8004ce8 <prvSetRecorderEnabled+0x90>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	2b00      	cmp	r3, #0
 8004c90:	d01f      	beq.n	8004cd2 <prvSetRecorderEnabled+0x7a>
	{
        prvTraceOnBegin();
 8004c92:	f7ff ff61 	bl	8004b58 <prvTraceOnBegin>
        
     	eventCounter = 0;
 8004c96:	4b15      	ldr	r3, [pc, #84]	; (8004cec <prvSetRecorderEnabled+0x94>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	601a      	str	r2, [r3, #0]
        ISR_stack_index = -1;
 8004c9c:	4b14      	ldr	r3, [pc, #80]	; (8004cf0 <prvSetRecorderEnabled+0x98>)
 8004c9e:	22ff      	movs	r2, #255	; 0xff
 8004ca0:	701a      	strb	r2, [r3, #0]
        prvTraceStoreHeader();
 8004ca2:	f000 f8bf 	bl	8004e24 <prvTraceStoreHeader>
		prvTraceStoreSymbolTable();
 8004ca6:	f000 f829 	bl	8004cfc <prvTraceStoreSymbolTable>
    	prvTraceStoreObjectDataTable();
 8004caa:	f000 f871 	bl	8004d90 <prvTraceStoreObjectDataTable>
        prvTraceStoreEvent3(	PSF_EVENT_TRACE_START,
 8004cae:	4b11      	ldr	r3, [pc, #68]	; (8004cf4 <prvSetRecorderEnabled+0x9c>)
 8004cb0:	6818      	ldr	r0, [r3, #0]
 8004cb2:	69fc      	ldr	r4, [r7, #28]
 8004cb4:	4b10      	ldr	r3, [pc, #64]	; (8004cf8 <prvSetRecorderEnabled+0xa0>)
 8004cb6:	681b      	ldr	r3, [r3, #0]
 8004cb8:	1c5a      	adds	r2, r3, #1
 8004cba:	490f      	ldr	r1, [pc, #60]	; (8004cf8 <prvSetRecorderEnabled+0xa0>)
 8004cbc:	600a      	str	r2, [r1, #0]
 8004cbe:	4622      	mov	r2, r4
 8004cc0:	4601      	mov	r1, r0
 8004cc2:	2001      	movs	r0, #1
 8004cc4:	f000 fa1a 	bl	80050fc <prvTraceStoreEvent3>
							(uint32_t)TRACE_GET_OS_TICKS(),
							(uint32_t)currentTask,
							SessionCounter++);
        prvTraceStoreTSConfig();
 8004cc8:	f000 fdd6 	bl	8005878 <prvTraceStoreTSConfig>
		prvTraceStoreWarnings();
 8004ccc:	f000 f8f4 	bl	8004eb8 <prvTraceStoreWarnings>
 8004cd0:	e001      	b.n	8004cd6 <prvSetRecorderEnabled+0x7e>
	}
    else
    {
        prvTraceOnEnd();
 8004cd2:	f7ff ff48 	bl	8004b66 <prvTraceOnEnd>
 8004cd6:	69bb      	ldr	r3, [r7, #24]
 8004cd8:	60fb      	str	r3, [r7, #12]
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f383 8810 	msr	PRIMASK, r3
    }

	TRACE_EXIT_CRITICAL_SECTION();
}
 8004ce0:	bf00      	nop
 8004ce2:	3724      	adds	r7, #36	; 0x24
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd90      	pop	{r4, r7, pc}
 8004ce8:	20006afc 	.word	0x20006afc
 8004cec:	20006b00 	.word	0x20006b00
 8004cf0:	20000038 	.word	0x20000038
 8004cf4:	20006b04 	.word	0x20006b04
 8004cf8:	20006af8 	.word	0x20006af8

08004cfc <prvTraceStoreSymbolTable>:

/* Stores the symbol table on Start */
static void prvTraceStoreSymbolTable()
{
 8004cfc:	b580      	push	{r7, lr}
 8004cfe:	b090      	sub	sp, #64	; 0x40
 8004d00:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8004d02:	2300      	movs	r3, #0
 8004d04:	63fb      	str	r3, [r7, #60]	; 0x3c
	uint32_t j = 0;
 8004d06:	2300      	movs	r3, #0
 8004d08:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d0a:	f3ef 8310 	mrs	r3, PRIMASK
 8004d0e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004d10:	6abb      	ldr	r3, [r7, #40]	; 0x28
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004d12:	637b      	str	r3, [r7, #52]	; 0x34
 8004d14:	2301      	movs	r3, #1
 8004d16:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004d18:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d1a:	f383 8810 	msr	PRIMASK, r3
	
	if (RecorderEnabled)
 8004d1e:	4b1a      	ldr	r3, [pc, #104]	; (8004d88 <prvTraceStoreSymbolTable+0x8c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d027      	beq.n	8004d76 <prvTraceStoreSymbolTable+0x7a>
	{
		for (i = 0; i < (sizeof(SymbolTable) / sizeof(uint32_t)); i += (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)))
 8004d26:	2300      	movs	r3, #0
 8004d28:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d2a:	e020      	b.n	8004d6e <prvTraceStoreSymbolTable+0x72>
		{
            TRC_STREAM_PORT_ALLOCATE_EVENT(uint32_t, data, SYMBOL_TABLE_SLOT_SIZE);
 8004d2c:	1d3b      	adds	r3, r7, #4
 8004d2e:	633b      	str	r3, [r7, #48]	; 0x30
            if (data != NULL)
 8004d30:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d018      	beq.n	8004d68 <prvTraceStoreSymbolTable+0x6c>
            {
                for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004d36:	2300      	movs	r3, #0
 8004d38:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d3a:	e00d      	b.n	8004d58 <prvTraceStoreSymbolTable+0x5c>
                {
                        data[j] = symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i+j];
 8004d3c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3e:	009b      	lsls	r3, r3, #2
 8004d40:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004d42:	4413      	add	r3, r2
 8004d44:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d46:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004d48:	440a      	add	r2, r1
 8004d4a:	4910      	ldr	r1, [pc, #64]	; (8004d8c <prvTraceStoreSymbolTable+0x90>)
 8004d4c:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004d50:	601a      	str	r2, [r3, #0]
                for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d54:	3301      	adds	r3, #1
 8004d56:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d5a:	2b07      	cmp	r3, #7
 8004d5c:	d9ee      	bls.n	8004d3c <prvTraceStoreSymbolTable+0x40>
                }
			    TRC_STREAM_PORT_COMMIT_EVENT(data, SYMBOL_TABLE_SLOT_SIZE);
 8004d5e:	2220      	movs	r2, #32
 8004d60:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004d62:	2001      	movs	r0, #1
 8004d64:	f7ff fed4 	bl	8004b10 <SEGGER_RTT_Write>
		for (i = 0; i < (sizeof(SymbolTable) / sizeof(uint32_t)); i += (SYMBOL_TABLE_SLOT_SIZE / sizeof(uint32_t)))
 8004d68:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d6a:	3308      	adds	r3, #8
 8004d6c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d6e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d70:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8004d74:	d3da      	bcc.n	8004d2c <prvTraceStoreSymbolTable+0x30>
 8004d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d78:	627b      	str	r3, [r7, #36]	; 0x24
 8004d7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d7c:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004d80:	bf00      	nop
 8004d82:	3740      	adds	r7, #64	; 0x40
 8004d84:	46bd      	mov	sp, r7
 8004d86:	bd80      	pop	{r7, pc}
 8004d88:	20006afc 	.word	0x20006afc
 8004d8c:	200064ac 	.word	0x200064ac

08004d90 <prvTraceStoreObjectDataTable>:

/* Stores the object table on Start */
static void prvTraceStoreObjectDataTable()
{
 8004d90:	b580      	push	{r7, lr}
 8004d92:	b08a      	sub	sp, #40	; 0x28
 8004d94:	af00      	add	r7, sp, #0
	uint32_t i = 0;
 8004d96:	2300      	movs	r3, #0
 8004d98:	627b      	str	r3, [r7, #36]	; 0x24
	uint32_t j = 0;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004d9e:	f3ef 8310 	mrs	r3, PRIMASK
 8004da2:	613b      	str	r3, [r7, #16]
  return(result);
 8004da4:	693b      	ldr	r3, [r7, #16]
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004da6:	61fb      	str	r3, [r7, #28]
 8004da8:	2301      	movs	r3, #1
 8004daa:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004db2:	4b1a      	ldr	r3, [pc, #104]	; (8004e1c <prvTraceStoreObjectDataTable+0x8c>)
 8004db4:	681b      	ldr	r3, [r3, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d026      	beq.n	8004e08 <prvTraceStoreObjectDataTable+0x78>
	{
		for (i = 0; i < (sizeof(ObjectDataTable) / sizeof(uint32_t)); i += (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)))
 8004dba:	2300      	movs	r3, #0
 8004dbc:	627b      	str	r3, [r7, #36]	; 0x24
 8004dbe:	e020      	b.n	8004e02 <prvTraceStoreObjectDataTable+0x72>
        {
            TRC_STREAM_PORT_ALLOCATE_EVENT(uint32_t, data, OBJECT_DATA_SLOT_SIZE);
 8004dc0:	1d3b      	adds	r3, r7, #4
 8004dc2:	61bb      	str	r3, [r7, #24]
            if (data != NULL)
 8004dc4:	69bb      	ldr	r3, [r7, #24]
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d018      	beq.n	8004dfc <prvTraceStoreObjectDataTable+0x6c>
            {
                for (j = 0; j < (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004dca:	2300      	movs	r3, #0
 8004dcc:	623b      	str	r3, [r7, #32]
 8004dce:	e00d      	b.n	8004dec <prvTraceStoreObjectDataTable+0x5c>
                {
                        data[j] = objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i+j];
 8004dd0:	6a3b      	ldr	r3, [r7, #32]
 8004dd2:	009b      	lsls	r3, r3, #2
 8004dd4:	69ba      	ldr	r2, [r7, #24]
 8004dd6:	4413      	add	r3, r2
 8004dd8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004dda:	6a3a      	ldr	r2, [r7, #32]
 8004ddc:	440a      	add	r2, r1
 8004dde:	4910      	ldr	r1, [pc, #64]	; (8004e20 <prvTraceStoreObjectDataTable+0x90>)
 8004de0:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8004de4:	601a      	str	r2, [r3, #0]
                for (j = 0; j < (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)); j++)
 8004de6:	6a3b      	ldr	r3, [r7, #32]
 8004de8:	3301      	adds	r3, #1
 8004dea:	623b      	str	r3, [r7, #32]
 8004dec:	6a3b      	ldr	r3, [r7, #32]
 8004dee:	2b01      	cmp	r3, #1
 8004df0:	d9ee      	bls.n	8004dd0 <prvTraceStoreObjectDataTable+0x40>
                }
                TRC_STREAM_PORT_COMMIT_EVENT(data, OBJECT_DATA_SLOT_SIZE);
 8004df2:	2208      	movs	r2, #8
 8004df4:	69b9      	ldr	r1, [r7, #24]
 8004df6:	2001      	movs	r0, #1
 8004df8:	f7ff fe8a 	bl	8004b10 <SEGGER_RTT_Write>
		for (i = 0; i < (sizeof(ObjectDataTable) / sizeof(uint32_t)); i += (OBJECT_DATA_SLOT_SIZE / sizeof(uint32_t)))
 8004dfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004dfe:	3302      	adds	r3, #2
 8004e00:	627b      	str	r3, [r7, #36]	; 0x24
 8004e02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e04:	2b4f      	cmp	r3, #79	; 0x4f
 8004e06:	d9db      	bls.n	8004dc0 <prvTraceStoreObjectDataTable+0x30>
 8004e08:	69fb      	ldr	r3, [r7, #28]
 8004e0a:	60fb      	str	r3, [r7, #12]
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	f383 8810 	msr	PRIMASK, r3
			}
        }
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004e12:	bf00      	nop
 8004e14:	3728      	adds	r7, #40	; 0x28
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	20006afc 	.word	0x20006afc
 8004e20:	200069b0 	.word	0x200069b0

08004e24 <prvTraceStoreHeader>:

/* Stores the header information on Start */
static void prvTraceStoreHeader()
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08a      	sub	sp, #40	; 0x28
 8004e28:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004e2a:	f3ef 8310 	mrs	r3, PRIMASK
 8004e2e:	61bb      	str	r3, [r7, #24]
  return(result);
 8004e30:	69bb      	ldr	r3, [r7, #24]
  	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004e32:	627b      	str	r3, [r7, #36]	; 0x24
 8004e34:	2301      	movs	r3, #1
 8004e36:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004e38:	69fb      	ldr	r3, [r7, #28]
 8004e3a:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004e3e:	4b1b      	ldr	r3, [pc, #108]	; (8004eac <prvTraceStoreHeader+0x88>)
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d028      	beq.n	8004e98 <prvTraceStoreHeader+0x74>
	{
	  	TRC_STREAM_PORT_ALLOCATE_EVENT(PSFHeaderInfo, header, sizeof(PSFHeaderInfo));
 8004e46:	463b      	mov	r3, r7
 8004e48:	623b      	str	r3, [r7, #32]
		if (header != NULL)
 8004e4a:	6a3b      	ldr	r3, [r7, #32]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d023      	beq.n	8004e98 <prvTraceStoreHeader+0x74>
		{
			header->psf = PSFEndianessIdentifier;
 8004e50:	4b17      	ldr	r3, [pc, #92]	; (8004eb0 <prvTraceStoreHeader+0x8c>)
 8004e52:	681a      	ldr	r2, [r3, #0]
 8004e54:	6a3b      	ldr	r3, [r7, #32]
 8004e56:	601a      	str	r2, [r3, #0]
			header->version = FormatVersion;
 8004e58:	4b16      	ldr	r3, [pc, #88]	; (8004eb4 <prvTraceStoreHeader+0x90>)
 8004e5a:	881a      	ldrh	r2, [r3, #0]
 8004e5c:	6a3b      	ldr	r3, [r7, #32]
 8004e5e:	809a      	strh	r2, [r3, #4]
			header->platform = TRACE_KERNEL_VERSION;
 8004e60:	6a3b      	ldr	r3, [r7, #32]
 8004e62:	f641 22a1 	movw	r2, #6817	; 0x1aa1
 8004e66:	80da      	strh	r2, [r3, #6]
            header->options = 0;
 8004e68:	6a3b      	ldr	r3, [r7, #32]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	609a      	str	r2, [r3, #8]
            /* Lowest bit used for TRC_IRQ_PRIORITY_ORDER */
            header->options = header->options | (TRC_IRQ_PRIORITY_ORDER << 0);
 8004e6e:	6a3b      	ldr	r3, [r7, #32]
 8004e70:	689a      	ldr	r2, [r3, #8]
 8004e72:	6a3b      	ldr	r3, [r7, #32]
 8004e74:	609a      	str	r2, [r3, #8]
			header->symbolSize = SYMBOL_TABLE_SLOT_SIZE;
 8004e76:	6a3b      	ldr	r3, [r7, #32]
 8004e78:	2220      	movs	r2, #32
 8004e7a:	819a      	strh	r2, [r3, #12]
			header->symbolCount = (TRC_CFG_SYMBOL_TABLE_SLOTS);
 8004e7c:	6a3b      	ldr	r3, [r7, #32]
 8004e7e:	2228      	movs	r2, #40	; 0x28
 8004e80:	81da      	strh	r2, [r3, #14]
			header->objectDataSize = 8;
 8004e82:	6a3b      	ldr	r3, [r7, #32]
 8004e84:	2208      	movs	r2, #8
 8004e86:	821a      	strh	r2, [r3, #16]
			header->objectDataCount = TRC_CFG_OBJECT_DATA_SLOTS;
 8004e88:	6a3b      	ldr	r3, [r7, #32]
 8004e8a:	2228      	movs	r2, #40	; 0x28
 8004e8c:	825a      	strh	r2, [r3, #18]
			TRC_STREAM_PORT_COMMIT_EVENT(header, sizeof(PSFHeaderInfo));
 8004e8e:	2214      	movs	r2, #20
 8004e90:	6a39      	ldr	r1, [r7, #32]
 8004e92:	2001      	movs	r0, #1
 8004e94:	f7ff fe3c 	bl	8004b10 <SEGGER_RTT_Write>
 8004e98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004e9a:	617b      	str	r3, [r7, #20]
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	f383 8810 	msr	PRIMASK, r3
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004ea2:	bf00      	nop
 8004ea4:	3728      	adds	r7, #40	; 0x28
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	20006afc 	.word	0x20006afc
 8004eb0:	2000003c 	.word	0x2000003c
 8004eb4:	20000040 	.word	0x20000040

08004eb8 <prvTraceStoreWarnings>:

/* Store the current warnings */
static void prvTraceStoreWarnings()
{
 8004eb8:	b580      	push	{r7, lr}
 8004eba:	b084      	sub	sp, #16
 8004ebc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004ebe:	f3ef 8310 	mrs	r3, PRIMASK
 8004ec2:	607b      	str	r3, [r7, #4]
  return(result);
 8004ec4:	687b      	ldr	r3, [r7, #4]
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8004ec6:	60fb      	str	r3, [r7, #12]
 8004ec8:	2301      	movs	r3, #1
 8004eca:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004ecc:	68bb      	ldr	r3, [r7, #8]
 8004ece:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004ed2:	4b2f      	ldr	r3, [pc, #188]	; (8004f90 <prvTraceStoreWarnings+0xd8>)
 8004ed4:	681b      	ldr	r3, [r3, #0]
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d050      	beq.n	8004f7c <prvTraceStoreWarnings+0xc4>
	{
		if (NoRoomForSymbol > 0)
 8004eda:	4b2e      	ldr	r3, [pc, #184]	; (8004f94 <prvTraceStoreWarnings+0xdc>)
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d007      	beq.n	8004ef2 <prvTraceStoreWarnings+0x3a>
		{
			vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_TABLE_SLOTS too small. Add %d slots.", NoRoomForSymbol);
 8004ee2:	4b2d      	ldr	r3, [pc, #180]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004ee4:	6818      	ldr	r0, [r3, #0]
 8004ee6:	4b2b      	ldr	r3, [pc, #172]	; (8004f94 <prvTraceStoreWarnings+0xdc>)
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	461a      	mov	r2, r3
 8004eec:	492b      	ldr	r1, [pc, #172]	; (8004f9c <prvTraceStoreWarnings+0xe4>)
 8004eee:	f7ff fe61 	bl	8004bb4 <vTracePrintF>
		}

		if (LongestSymbolName > 0)
 8004ef2:	4b2b      	ldr	r3, [pc, #172]	; (8004fa0 <prvTraceStoreWarnings+0xe8>)
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d00c      	beq.n	8004f14 <prvTraceStoreWarnings+0x5c>
		{
			if (LongestSymbolName > (TRC_CFG_SYMBOL_MAX_LENGTH))
 8004efa:	4b29      	ldr	r3, [pc, #164]	; (8004fa0 <prvTraceStoreWarnings+0xe8>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	2b19      	cmp	r3, #25
 8004f00:	d908      	bls.n	8004f14 <prvTraceStoreWarnings+0x5c>
			{
				vTracePrintF(trcWarningChannel, "TRC_CFG_SYMBOL_MAX_LENGTH too small. Add %d chars.", LongestSymbolName - (TRC_CFG_SYMBOL_MAX_LENGTH));
 8004f02:	4b25      	ldr	r3, [pc, #148]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004f04:	6818      	ldr	r0, [r3, #0]
 8004f06:	4b26      	ldr	r3, [pc, #152]	; (8004fa0 <prvTraceStoreWarnings+0xe8>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	3b19      	subs	r3, #25
 8004f0c:	461a      	mov	r2, r3
 8004f0e:	4925      	ldr	r1, [pc, #148]	; (8004fa4 <prvTraceStoreWarnings+0xec>)
 8004f10:	f7ff fe50 	bl	8004bb4 <vTracePrintF>
			}
		}

		if (NoRoomForObjectData > 0)
 8004f14:	4b24      	ldr	r3, [pc, #144]	; (8004fa8 <prvTraceStoreWarnings+0xf0>)
 8004f16:	681b      	ldr	r3, [r3, #0]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d005      	beq.n	8004f28 <prvTraceStoreWarnings+0x70>
		{
			/* We don't know how many objects we actually need to make room for since NoRoomForObjectData can be increased multiple times for the same object! */
			vTracePrintF(trcWarningChannel, "TRC_CFG_OBJECT_DATA_SLOTS too small. Add more slots.");
 8004f1c:	4b1e      	ldr	r3, [pc, #120]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	4922      	ldr	r1, [pc, #136]	; (8004fac <prvTraceStoreWarnings+0xf4>)
 8004f22:	4618      	mov	r0, r3
 8004f24:	f7ff fe46 	bl	8004bb4 <vTracePrintF>
		}

		if (MaxBytesTruncated > 0)
 8004f28:	4b21      	ldr	r3, [pc, #132]	; (8004fb0 <prvTraceStoreWarnings+0xf8>)
 8004f2a:	681b      	ldr	r3, [r3, #0]
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d007      	beq.n	8004f40 <prvTraceStoreWarnings+0x88>

			A PSF event may store maximum 60 bytes payload, including data arguments
			and string characters. For User Events, also the User Event Channel ptr
			must be squeezed in, if a channel is specified. */

			vTracePrintF(trcWarningChannel, "String event too long, up to %d bytes truncated.", MaxBytesTruncated);
 8004f30:	4b19      	ldr	r3, [pc, #100]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004f32:	6818      	ldr	r0, [r3, #0]
 8004f34:	4b1e      	ldr	r3, [pc, #120]	; (8004fb0 <prvTraceStoreWarnings+0xf8>)
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	461a      	mov	r2, r3
 8004f3a:	491e      	ldr	r1, [pc, #120]	; (8004fb4 <prvTraceStoreWarnings+0xfc>)
 8004f3c:	f7ff fe3a 	bl	8004bb4 <vTracePrintF>
		}

		switch (errorCode)
 8004f40:	4b1d      	ldr	r3, [pc, #116]	; (8004fb8 <prvTraceStoreWarnings+0x100>)
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	3b01      	subs	r3, #1
 8004f46:	2b03      	cmp	r3, #3
 8004f48:	d818      	bhi.n	8004f7c <prvTraceStoreWarnings+0xc4>
 8004f4a:	a201      	add	r2, pc, #4	; (adr r2, 8004f50 <prvTraceStoreWarnings+0x98>)
 8004f4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004f50:	08004f7d 	.word	0x08004f7d
 8004f54:	08004f7d 	.word	0x08004f7d
 8004f58:	08004f61 	.word	0x08004f61
 8004f5c:	08004f6f 	.word	0x08004f6f
		case PSF_ERROR_EVENT_CODE_TOO_LARGE:
			break;
		case PSF_ERROR_ISR_NESTING_OVERFLOW:			
			break;
		case PSF_ERROR_DWT_NOT_SUPPORTED:
			vTracePrintF(trcWarningChannel, "DWT not supported, see prvTraceInitCortexM.");
 8004f60:	4b0d      	ldr	r3, [pc, #52]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	4915      	ldr	r1, [pc, #84]	; (8004fbc <prvTraceStoreWarnings+0x104>)
 8004f66:	4618      	mov	r0, r3
 8004f68:	f7ff fe24 	bl	8004bb4 <vTracePrintF>
			break;
 8004f6c:	e006      	b.n	8004f7c <prvTraceStoreWarnings+0xc4>
		case PSF_ERROR_DWT_CYCCNT_NOT_SUPPORTED:
			vTracePrintF(trcWarningChannel, "DWT_CYCCNT not supported, see prvTraceInitCortexM.");
 8004f6e:	4b0a      	ldr	r3, [pc, #40]	; (8004f98 <prvTraceStoreWarnings+0xe0>)
 8004f70:	681b      	ldr	r3, [r3, #0]
 8004f72:	4913      	ldr	r1, [pc, #76]	; (8004fc0 <prvTraceStoreWarnings+0x108>)
 8004f74:	4618      	mov	r0, r3
 8004f76:	f7ff fe1d 	bl	8004bb4 <vTracePrintF>
			break;
 8004f7a:	bf00      	nop
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	603b      	str	r3, [r7, #0]
 8004f80:	683b      	ldr	r3, [r7, #0]
 8004f82:	f383 8810 	msr	PRIMASK, r3
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8004f86:	bf00      	nop
 8004f88:	3710      	adds	r7, #16
 8004f8a:	46bd      	mov	sp, r7
 8004f8c:	bd80      	pop	{r7, pc}
 8004f8e:	bf00      	nop
 8004f90:	20006afc 	.word	0x20006afc
 8004f94:	20006b0c 	.word	0x20006b0c
 8004f98:	20016a98 	.word	0x20016a98
 8004f9c:	08006ff8 	.word	0x08006ff8
 8004fa0:	20006b14 	.word	0x20006b14
 8004fa4:	0800702c 	.word	0x0800702c
 8004fa8:	20006b10 	.word	0x20006b10
 8004fac:	08007060 	.word	0x08007060
 8004fb0:	20006b18 	.word	0x20006b18
 8004fb4:	08007098 	.word	0x08007098
 8004fb8:	20006af4 	.word	0x20006af4
 8004fbc:	080070cc 	.word	0x080070cc
 8004fc0:	080070f8 	.word	0x080070f8

08004fc4 <prvTraceStoreEvent1>:
	TRACE_EXIT_CRITICAL_SECTION();
}

/* Store an event with one 32-bit parameter (pointer address or an int) */
void prvTraceStoreEvent1(uint16_t eventID, uint32_t param1)
{
 8004fc4:	b580      	push	{r7, lr}
 8004fc6:	b08a      	sub	sp, #40	; 0x28
 8004fc8:	af00      	add	r7, sp, #0
 8004fca:	4603      	mov	r3, r0
 8004fcc:	6039      	str	r1, [r7, #0]
 8004fce:	80fb      	strh	r3, [r7, #6]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 8004fd0:	88fb      	ldrh	r3, [r7, #6]
 8004fd2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004fd6:	d303      	bcc.n	8004fe0 <prvTraceStoreEvent1+0x1c>
 8004fd8:	2001      	movs	r0, #1
 8004fda:	f000 fc21 	bl	8005820 <prvTraceError>
 8004fde:	e035      	b.n	800504c <prvTraceStoreEvent1+0x88>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8004fe0:	f3ef 8310 	mrs	r3, PRIMASK
 8004fe4:	61bb      	str	r3, [r7, #24]
  return(result);
 8004fe6:	69bb      	ldr	r3, [r7, #24]

	TRACE_ENTER_CRITICAL_SECTION();
 8004fe8:	627b      	str	r3, [r7, #36]	; 0x24
 8004fea:	2301      	movs	r3, #1
 8004fec:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004fee:	69fb      	ldr	r3, [r7, #28]
 8004ff0:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8004ff4:	4b17      	ldr	r3, [pc, #92]	; (8005054 <prvTraceStoreEvent1+0x90>)
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d022      	beq.n	8005042 <prvTraceStoreEvent1+0x7e>
	{
		eventCounter++;
 8004ffc:	4b16      	ldr	r3, [pc, #88]	; (8005058 <prvTraceStoreEvent1+0x94>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	3301      	adds	r3, #1
 8005002:	4a15      	ldr	r2, [pc, #84]	; (8005058 <prvTraceStoreEvent1+0x94>)
 8005004:	6013      	str	r3, [r2, #0]
		
		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_1, event, sizeof(EventWithParam_1));
 8005006:	f107 0308 	add.w	r3, r7, #8
 800500a:	623b      	str	r3, [r7, #32]
			if (event != NULL)
 800500c:	6a3b      	ldr	r3, [r7, #32]
 800500e:	2b00      	cmp	r3, #0
 8005010:	d017      	beq.n	8005042 <prvTraceStoreEvent1+0x7e>
			{
				event->base.EventID = eventID | PARAM_COUNT(1);
 8005012:	88fb      	ldrh	r3, [r7, #6]
 8005014:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005018:	b29a      	uxth	r2, r3
 800501a:	6a3b      	ldr	r3, [r7, #32]
 800501c:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 800501e:	4b0e      	ldr	r3, [pc, #56]	; (8005058 <prvTraceStoreEvent1+0x94>)
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	b29a      	uxth	r2, r3
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8005028:	f000 fc1a 	bl	8005860 <prvGetTimestamp32>
 800502c:	4602      	mov	r2, r0
 800502e:	6a3b      	ldr	r3, [r7, #32]
 8005030:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 8005032:	6a3b      	ldr	r3, [r7, #32]
 8005034:	683a      	ldr	r2, [r7, #0]
 8005036:	609a      	str	r2, [r3, #8]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_1));
 8005038:	220c      	movs	r2, #12
 800503a:	6a39      	ldr	r1, [r7, #32]
 800503c:	2001      	movs	r0, #1
 800503e:	f7ff fd67 	bl	8004b10 <SEGGER_RTT_Write>
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	617b      	str	r3, [r7, #20]
 8005046:	697b      	ldr	r3, [r7, #20]
 8005048:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 800504c:	3728      	adds	r7, #40	; 0x28
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	20006afc 	.word	0x20006afc
 8005058:	20006b00 	.word	0x20006b00

0800505c <prvTraceStoreEvent2>:

/* Store an event with two 32-bit parameters */
void prvTraceStoreEvent2(uint16_t eventID, uint32_t param1, uint32_t param2)
{
 800505c:	b580      	push	{r7, lr}
 800505e:	b08e      	sub	sp, #56	; 0x38
 8005060:	af00      	add	r7, sp, #0
 8005062:	4603      	mov	r3, r0
 8005064:	60b9      	str	r1, [r7, #8]
 8005066:	607a      	str	r2, [r7, #4]
 8005068:	81fb      	strh	r3, [r7, #14]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 800506a:	89fb      	ldrh	r3, [r7, #14]
 800506c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005070:	d303      	bcc.n	800507a <prvTraceStoreEvent2+0x1e>
 8005072:	2001      	movs	r0, #1
 8005074:	f000 fbd4 	bl	8005820 <prvTraceError>
 8005078:	e038      	b.n	80050ec <prvTraceStoreEvent2+0x90>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800507a:	f3ef 8310 	mrs	r3, PRIMASK
 800507e:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005080:	6abb      	ldr	r3, [r7, #40]	; 0x28

	TRACE_ENTER_CRITICAL_SECTION();
 8005082:	637b      	str	r3, [r7, #52]	; 0x34
 8005084:	2301      	movs	r3, #1
 8005086:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800508a:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 800508e:	4b19      	ldr	r3, [pc, #100]	; (80050f4 <prvTraceStoreEvent2+0x98>)
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d025      	beq.n	80050e2 <prvTraceStoreEvent2+0x86>
	{
		eventCounter++;
 8005096:	4b18      	ldr	r3, [pc, #96]	; (80050f8 <prvTraceStoreEvent2+0x9c>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	3301      	adds	r3, #1
 800509c:	4a16      	ldr	r2, [pc, #88]	; (80050f8 <prvTraceStoreEvent2+0x9c>)
 800509e:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_2, event, sizeof(EventWithParam_2));
 80050a0:	f107 0314 	add.w	r3, r7, #20
 80050a4:	633b      	str	r3, [r7, #48]	; 0x30
			if (event != NULL)
 80050a6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050a8:	2b00      	cmp	r3, #0
 80050aa:	d01a      	beq.n	80050e2 <prvTraceStoreEvent2+0x86>
			{
				event->base.EventID = eventID | PARAM_COUNT(2);
 80050ac:	89fb      	ldrh	r3, [r7, #14]
 80050ae:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80050b2:	b29a      	uxth	r2, r3
 80050b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050b6:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 80050b8:	4b0f      	ldr	r3, [pc, #60]	; (80050f8 <prvTraceStoreEvent2+0x9c>)
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	b29a      	uxth	r2, r3
 80050be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050c0:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 80050c2:	f000 fbcd 	bl	8005860 <prvGetTimestamp32>
 80050c6:	4602      	mov	r2, r0
 80050c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ca:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 80050cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	609a      	str	r2, [r3, #8]
				event->param2 = param2;
 80050d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80050d4:	687a      	ldr	r2, [r7, #4]
 80050d6:	60da      	str	r2, [r3, #12]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_2));
 80050d8:	2210      	movs	r2, #16
 80050da:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80050dc:	2001      	movs	r0, #1
 80050de:	f7ff fd17 	bl	8004b10 <SEGGER_RTT_Write>
 80050e2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80050e4:	627b      	str	r3, [r7, #36]	; 0x24
 80050e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80050e8:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 80050ec:	3738      	adds	r7, #56	; 0x38
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
 80050f2:	bf00      	nop
 80050f4:	20006afc 	.word	0x20006afc
 80050f8:	20006b00 	.word	0x20006b00

080050fc <prvTraceStoreEvent3>:
/* Store an event with three 32-bit parameters */
void prvTraceStoreEvent3(	uint16_t eventID,
						uint32_t param1,
						uint32_t param2,
						uint32_t param3)
{
 80050fc:	b580      	push	{r7, lr}
 80050fe:	b08e      	sub	sp, #56	; 0x38
 8005100:	af00      	add	r7, sp, #0
 8005102:	60b9      	str	r1, [r7, #8]
 8005104:	607a      	str	r2, [r7, #4]
 8005106:	603b      	str	r3, [r7, #0]
 8005108:	4603      	mov	r3, r0
 800510a:	81fb      	strh	r3, [r7, #14]
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 800510c:	89fb      	ldrh	r3, [r7, #14]
 800510e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005112:	d303      	bcc.n	800511c <prvTraceStoreEvent3+0x20>
 8005114:	2001      	movs	r0, #1
 8005116:	f000 fb83 	bl	8005820 <prvTraceError>
 800511a:	e03b      	b.n	8005194 <prvTraceStoreEvent3+0x98>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800511c:	f3ef 8310 	mrs	r3, PRIMASK
 8005120:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8005122:	6abb      	ldr	r3, [r7, #40]	; 0x28

	TRACE_ENTER_CRITICAL_SECTION();
 8005124:	637b      	str	r3, [r7, #52]	; 0x34
 8005126:	2301      	movs	r3, #1
 8005128:	62fb      	str	r3, [r7, #44]	; 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800512a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800512c:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8005130:	4b1a      	ldr	r3, [pc, #104]	; (800519c <prvTraceStoreEvent3+0xa0>)
 8005132:	681b      	ldr	r3, [r3, #0]
 8005134:	2b00      	cmp	r3, #0
 8005136:	d028      	beq.n	800518a <prvTraceStoreEvent3+0x8e>
	{
  		eventCounter++;
 8005138:	4b19      	ldr	r3, [pc, #100]	; (80051a0 <prvTraceStoreEvent3+0xa4>)
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	3301      	adds	r3, #1
 800513e:	4a18      	ldr	r2, [pc, #96]	; (80051a0 <prvTraceStoreEvent3+0xa4>)
 8005140:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_EVENT(EventWithParam_3, event, sizeof(EventWithParam_3));
 8005142:	f107 0310 	add.w	r3, r7, #16
 8005146:	633b      	str	r3, [r7, #48]	; 0x30
			if (event != NULL)
 8005148:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800514a:	2b00      	cmp	r3, #0
 800514c:	d01d      	beq.n	800518a <prvTraceStoreEvent3+0x8e>
			{
				event->base.EventID = eventID | PARAM_COUNT(3);
 800514e:	89fb      	ldrh	r3, [r7, #14]
 8005150:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8005154:	b29a      	uxth	r2, r3
 8005156:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005158:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 800515a:	4b11      	ldr	r3, [pc, #68]	; (80051a0 <prvTraceStoreEvent3+0xa4>)
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	b29a      	uxth	r2, r3
 8005160:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005162:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8005164:	f000 fb7c 	bl	8005860 <prvGetTimestamp32>
 8005168:	4602      	mov	r2, r0
 800516a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800516c:	605a      	str	r2, [r3, #4]
				event->param1 = (uint32_t)param1;
 800516e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	609a      	str	r2, [r3, #8]
				event->param2 = param2;
 8005174:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005176:	687a      	ldr	r2, [r7, #4]
 8005178:	60da      	str	r2, [r3, #12]
				event->param3 = param3;
 800517a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800517c:	683a      	ldr	r2, [r7, #0]
 800517e:	611a      	str	r2, [r3, #16]
				TRC_STREAM_PORT_COMMIT_EVENT(event, sizeof(EventWithParam_3));
 8005180:	2214      	movs	r2, #20
 8005182:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005184:	2001      	movs	r0, #1
 8005186:	f7ff fcc3 	bl	8004b10 <SEGGER_RTT_Write>
 800518a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800518c:	627b      	str	r3, [r7, #36]	; 0x24
 800518e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005190:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 8005194:	3738      	adds	r7, #56	; 0x38
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20006afc 	.word	0x20006afc
 80051a0:	20006b00 	.word	0x20006b00

080051a4 <prvTraceStoreEvent>:

/* Stores an event with <nParam> 32-bit integer parameters */
void prvTraceStoreEvent(int nParam, uint16_t eventID, ...)
{
 80051a4:	b40e      	push	{r1, r2, r3}
 80051a6:	b580      	push	{r7, lr}
 80051a8:	b09d      	sub	sp, #116	; 0x74
 80051aa:	af00      	add	r7, sp, #0
 80051ac:	6078      	str	r0, [r7, #4]
	va_list vl;
	int i;
    TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 80051ae:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 80051b2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80051b6:	d303      	bcc.n	80051c0 <prvTraceStoreEvent+0x1c>
 80051b8:	2001      	movs	r0, #1
 80051ba:	f000 fb31 	bl	8005820 <prvTraceError>
 80051be:	e054      	b.n	800526a <prvTraceStoreEvent+0xc6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80051c0:	f3ef 8310 	mrs	r3, PRIMASK
 80051c4:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 80051c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54

	TRACE_ENTER_CRITICAL_SECTION();
 80051c8:	66bb      	str	r3, [r7, #104]	; 0x68
 80051ca:	2301      	movs	r3, #1
 80051cc:	65bb      	str	r3, [r7, #88]	; 0x58
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80051ce:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80051d0:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 80051d4:	4b28      	ldr	r3, [pc, #160]	; (8005278 <prvTraceStoreEvent+0xd4>)
 80051d6:	681b      	ldr	r3, [r3, #0]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d041      	beq.n	8005260 <prvTraceStoreEvent+0xbc>
	{
	  	int eventSize = (int)sizeof(BaseEvent) + nParam * (int)sizeof(uint32_t);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	3302      	adds	r3, #2
 80051e0:	009b      	lsls	r3, r3, #2
 80051e2:	667b      	str	r3, [r7, #100]	; 0x64

		eventCounter++;
 80051e4:	4b25      	ldr	r3, [pc, #148]	; (800527c <prvTraceStoreEvent+0xd8>)
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	3301      	adds	r3, #1
 80051ea:	4a24      	ldr	r2, [pc, #144]	; (800527c <prvTraceStoreEvent+0xd8>)
 80051ec:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_DYNAMIC_EVENT(largestEventType, event, eventSize);
 80051ee:	f107 0308 	add.w	r3, r7, #8
 80051f2:	663b      	str	r3, [r7, #96]	; 0x60
			if (event != NULL)
 80051f4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d032      	beq.n	8005260 <prvTraceStoreEvent+0xbc>
			{
				event->base.EventID = eventID | (uint16_t)PARAM_COUNT(nParam);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	b29b      	uxth	r3, r3
 80051fe:	031b      	lsls	r3, r3, #12
 8005200:	b29a      	uxth	r2, r3
 8005202:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8005206:	4313      	orrs	r3, r2
 8005208:	b29a      	uxth	r2, r3
 800520a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800520c:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 800520e:	4b1b      	ldr	r3, [pc, #108]	; (800527c <prvTraceStoreEvent+0xd8>)
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	b29a      	uxth	r2, r3
 8005214:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005216:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 8005218:	f000 fb22 	bl	8005860 <prvGetTimestamp32>
 800521c:	4602      	mov	r2, r0
 800521e:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005220:	605a      	str	r2, [r3, #4]

				va_start(vl, eventID);
 8005222:	f107 0380 	add.w	r3, r7, #128	; 0x80
 8005226:	64fb      	str	r3, [r7, #76]	; 0x4c
				for (i = 0; i < nParam; i++)
 8005228:	2300      	movs	r3, #0
 800522a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800522c:	e00e      	b.n	800524c <prvTraceStoreEvent+0xa8>
				{
					uint32_t* tmp = (uint32_t*) &(event->data[i]);
 800522e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005230:	3302      	adds	r3, #2
 8005232:	009b      	lsls	r3, r3, #2
 8005234:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 8005236:	4413      	add	r3, r2
 8005238:	65fb      	str	r3, [r7, #92]	; 0x5c
					*tmp = va_arg(vl, uint32_t);
 800523a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800523c:	1d1a      	adds	r2, r3, #4
 800523e:	64fa      	str	r2, [r7, #76]	; 0x4c
 8005240:	681a      	ldr	r2, [r3, #0]
 8005242:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8005244:	601a      	str	r2, [r3, #0]
				for (i = 0; i < nParam; i++)
 8005246:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005248:	3301      	adds	r3, #1
 800524a:	66fb      	str	r3, [r7, #108]	; 0x6c
 800524c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	429a      	cmp	r2, r3
 8005252:	dbec      	blt.n	800522e <prvTraceStoreEvent+0x8a>
				}
				va_end(vl);

				TRC_STREAM_PORT_COMMIT_EVENT(event, (uint32_t)eventSize);
 8005254:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005256:	461a      	mov	r2, r3
 8005258:	6e39      	ldr	r1, [r7, #96]	; 0x60
 800525a:	2001      	movs	r0, #1
 800525c:	f7ff fc58 	bl	8004b10 <SEGGER_RTT_Write>
 8005260:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8005262:	653b      	str	r3, [r7, #80]	; 0x50
 8005264:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005266:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	TRACE_EXIT_CRITICAL_SECTION();
}
 800526a:	3774      	adds	r7, #116	; 0x74
 800526c:	46bd      	mov	sp, r7
 800526e:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005272:	b003      	add	sp, #12
 8005274:	4770      	bx	lr
 8005276:	bf00      	nop
 8005278:	20006afc 	.word	0x20006afc
 800527c:	20006b00 	.word	0x20006b00

08005280 <prvTraceStoreStringEvent>:

/* Stories an event with a string and <nParam> 32-bit integer parameters */
void prvTraceStoreStringEvent(int nArgs, uint16_t eventID, const char* str, ...)
{
 8005280:	b40c      	push	{r2, r3}
 8005282:	b580      	push	{r7, lr}
 8005284:	b086      	sub	sp, #24
 8005286:	af02      	add	r7, sp, #8
 8005288:	6078      	str	r0, [r7, #4]
 800528a:	460b      	mov	r3, r1
 800528c:	807b      	strh	r3, [r7, #2]
  	va_list vl;

	va_start(vl, str);
 800528e:	f107 031c 	add.w	r3, r7, #28
 8005292:	60fb      	str	r3, [r7, #12]
	prvTraceStoreStringEventHelper(nArgs, eventID, NULL, str, &vl);
 8005294:	8879      	ldrh	r1, [r7, #2]
 8005296:	f107 030c 	add.w	r3, r7, #12
 800529a:	9300      	str	r3, [sp, #0]
 800529c:	69bb      	ldr	r3, [r7, #24]
 800529e:	2200      	movs	r2, #0
 80052a0:	6878      	ldr	r0, [r7, #4]
 80052a2:	f000 f807 	bl	80052b4 <prvTraceStoreStringEventHelper>
	va_end(vl);
}
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80052b0:	b002      	add	sp, #8
 80052b2:	4770      	bx	lr

080052b4 <prvTraceStoreStringEventHelper>:
/* Internal common function for storing string events */
static void prvTraceStoreStringEventHelper(	int nArgs,
										uint16_t eventID,
										traceString userEvtChannel,
										const char* str, va_list* vl)
{
 80052b4:	b580      	push	{r7, lr}
 80052b6:	b0a4      	sub	sp, #144	; 0x90
 80052b8:	af00      	add	r7, sp, #0
 80052ba:	60f8      	str	r0, [r7, #12]
 80052bc:	607a      	str	r2, [r7, #4]
 80052be:	603b      	str	r3, [r7, #0]
 80052c0:	460b      	mov	r3, r1
 80052c2:	817b      	strh	r3, [r7, #10]
	int len;
  	int nWords;
	int nStrWords;
	int i;
	int offset = 0;
 80052c4:	2300      	movs	r3, #0
 80052c6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  	TRACE_ALLOC_CRITICAL_SECTION();

	PSF_ASSERT(eventID < 4096, PSF_ERROR_EVENT_CODE_TOO_LARGE);
 80052ca:	897b      	ldrh	r3, [r7, #10]
 80052cc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d0:	d303      	bcc.n	80052da <prvTraceStoreStringEventHelper+0x26>
 80052d2:	2001      	movs	r0, #1
 80052d4:	f000 faa4 	bl	8005820 <prvTraceError>
 80052d8:	e0e2      	b.n	80054a0 <prvTraceStoreStringEventHelper+0x1ec>

	for (len = 0; (str[len] != 0) && (len < 52); len++); /* empty loop */
 80052da:	2300      	movs	r3, #0
 80052dc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80052e0:	e004      	b.n	80052ec <prvTraceStoreStringEventHelper+0x38>
 80052e2:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052e6:	3301      	adds	r3, #1
 80052e8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80052ec:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052f0:	683a      	ldr	r2, [r7, #0]
 80052f2:	4413      	add	r3, r2
 80052f4:	781b      	ldrb	r3, [r3, #0]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d003      	beq.n	8005302 <prvTraceStoreStringEventHelper+0x4e>
 80052fa:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80052fe:	2b33      	cmp	r3, #51	; 0x33
 8005300:	ddef      	ble.n	80052e2 <prvTraceStoreStringEventHelper+0x2e>
	
	/* The string length in multiples of 32 bit words (+1 for null character) */
	nStrWords = (len+1+3)/4;
 8005302:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005306:	3304      	adds	r3, #4
 8005308:	2b00      	cmp	r3, #0
 800530a:	da00      	bge.n	800530e <prvTraceStoreStringEventHelper+0x5a>
 800530c:	3303      	adds	r3, #3
 800530e:	109b      	asrs	r3, r3, #2
 8005310:	67fb      	str	r3, [r7, #124]	; 0x7c

	/* If a user event channel is specified, add in the list */
	if (userEvtChannel)
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b00      	cmp	r3, #0
 8005316:	d002      	beq.n	800531e <prvTraceStoreStringEventHelper+0x6a>
		nArgs++;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	3301      	adds	r3, #1
 800531c:	60fb      	str	r3, [r7, #12]

	offset = nArgs * 4;
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

	/* The total number of 32-bit words needed for the whole payload */
	nWords = nStrWords + nArgs;
 8005326:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	4413      	add	r3, r2
 800532c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

	if (nWords > 15) /* if attempting to store more than 60 byte (= max) */
 8005330:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005334:	2b0f      	cmp	r3, #15
 8005336:	dd15      	ble.n	8005364 <prvTraceStoreStringEventHelper+0xb0>
		/* Truncate event if too large. The	string characters are stored
		last, so usually only the string is truncated, unless there a lot
		of parameters... */

		/* Diagnostics ... */
		uint32_t bytesTruncated = (uint32_t)(nWords - 15) * 4;
 8005338:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800533c:	3b0f      	subs	r3, #15
 800533e:	009b      	lsls	r3, r3, #2
 8005340:	67bb      	str	r3, [r7, #120]	; 0x78

		if (bytesTruncated > MaxBytesTruncated)
 8005342:	4b59      	ldr	r3, [pc, #356]	; (80054a8 <prvTraceStoreStringEventHelper+0x1f4>)
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	6fba      	ldr	r2, [r7, #120]	; 0x78
 8005348:	429a      	cmp	r2, r3
 800534a:	d902      	bls.n	8005352 <prvTraceStoreStringEventHelper+0x9e>
		{
			MaxBytesTruncated = bytesTruncated;
 800534c:	4a56      	ldr	r2, [pc, #344]	; (80054a8 <prvTraceStoreStringEventHelper+0x1f4>)
 800534e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005350:	6013      	str	r3, [r2, #0]
		}

		nWords = 15;
 8005352:	230f      	movs	r3, #15
 8005354:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
		len = 15 * 4 - offset;
 8005358:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800535c:	f1c3 033c 	rsb	r3, r3, #60	; 0x3c
 8005360:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8005364:	f3ef 8310 	mrs	r3, PRIMASK
 8005368:	65fb      	str	r3, [r7, #92]	; 0x5c
  return(result);
 800536a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
	}

	TRACE_ENTER_CRITICAL_SECTION();
 800536c:	677b      	str	r3, [r7, #116]	; 0x74
 800536e:	2301      	movs	r3, #1
 8005370:	663b      	str	r3, [r7, #96]	; 0x60
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8005372:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005374:	f383 8810 	msr	PRIMASK, r3

	if (RecorderEnabled)
 8005378:	4b4c      	ldr	r3, [pc, #304]	; (80054ac <prvTraceStoreStringEventHelper+0x1f8>)
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	2b00      	cmp	r3, #0
 800537e:	f000 808a 	beq.w	8005496 <prvTraceStoreStringEventHelper+0x1e2>
	{
		int eventSize = (int)sizeof(BaseEvent) + nWords * (int)sizeof(uint32_t);
 8005382:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005386:	3302      	adds	r3, #2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	673b      	str	r3, [r7, #112]	; 0x70

		eventCounter++;
 800538c:	4b48      	ldr	r3, [pc, #288]	; (80054b0 <prvTraceStoreStringEventHelper+0x1fc>)
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	3301      	adds	r3, #1
 8005392:	4a47      	ldr	r2, [pc, #284]	; (80054b0 <prvTraceStoreStringEventHelper+0x1fc>)
 8005394:	6013      	str	r3, [r2, #0]

		{
			TRC_STREAM_PORT_ALLOCATE_DYNAMIC_EVENT(largestEventType, event, eventSize);
 8005396:	f107 0314 	add.w	r3, r7, #20
 800539a:	66fb      	str	r3, [r7, #108]	; 0x6c
			if (event != NULL)
 800539c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d079      	beq.n	8005496 <prvTraceStoreStringEventHelper+0x1e2>
			{
				uint32_t* data32;
				uint8_t* data8;
				event->base.EventID = (eventID) | (uint16_t)PARAM_COUNT(nWords);
 80053a2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80053a6:	b29b      	uxth	r3, r3
 80053a8:	031b      	lsls	r3, r3, #12
 80053aa:	b29a      	uxth	r2, r3
 80053ac:	897b      	ldrh	r3, [r7, #10]
 80053ae:	4313      	orrs	r3, r2
 80053b0:	b29a      	uxth	r2, r3
 80053b2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053b4:	801a      	strh	r2, [r3, #0]
				event->base.EventCount = (uint16_t)eventCounter;
 80053b6:	4b3e      	ldr	r3, [pc, #248]	; (80054b0 <prvTraceStoreStringEventHelper+0x1fc>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	b29a      	uxth	r2, r3
 80053bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053be:	805a      	strh	r2, [r3, #2]
				event->base.TS = prvGetTimestamp32();
 80053c0:	f000 fa4e 	bl	8005860 <prvGetTimestamp32>
 80053c4:	4602      	mov	r2, r0
 80053c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053c8:	605a      	str	r2, [r3, #4]

				/* 32-bit write-pointer for the data argument */
				data32 = (uint32_t*) &(event->data[0]);
 80053ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80053cc:	3308      	adds	r3, #8
 80053ce:	66bb      	str	r3, [r7, #104]	; 0x68

				for (i = 0; i < nArgs; i++)
 80053d0:	2300      	movs	r3, #0
 80053d2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80053d6:	e021      	b.n	800541c <prvTraceStoreStringEventHelper+0x168>
				{
					if ((userEvtChannel != NULL) && (i == 0))
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d00b      	beq.n	80053f6 <prvTraceStoreStringEventHelper+0x142>
 80053de:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d107      	bne.n	80053f6 <prvTraceStoreStringEventHelper+0x142>
					{
						/* First, add the User Event Channel if not NULL */
						data32[i] = (uint32_t)userEvtChannel;
 80053e6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053ea:	009b      	lsls	r3, r3, #2
 80053ec:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053ee:	4413      	add	r3, r2
 80053f0:	687a      	ldr	r2, [r7, #4]
 80053f2:	601a      	str	r2, [r3, #0]
 80053f4:	e00d      	b.n	8005412 <prvTraceStoreStringEventHelper+0x15e>
					}
					else
					{
						/* Add data arguments... */
						data32[i] = va_arg(*vl, uint32_t);
 80053f6:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80053fa:	009b      	lsls	r3, r3, #2
 80053fc:	6eba      	ldr	r2, [r7, #104]	; 0x68
 80053fe:	441a      	add	r2, r3
 8005400:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	1d18      	adds	r0, r3, #4
 8005408:	f8d7 1098 	ldr.w	r1, [r7, #152]	; 0x98
 800540c:	6008      	str	r0, [r1, #0]
 800540e:	681b      	ldr	r3, [r3, #0]
 8005410:	6013      	str	r3, [r2, #0]
				for (i = 0; i < nArgs; i++)
 8005412:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005416:	3301      	adds	r3, #1
 8005418:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800541c:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005420:	68fb      	ldr	r3, [r7, #12]
 8005422:	429a      	cmp	r2, r3
 8005424:	dbd8      	blt.n	80053d8 <prvTraceStoreStringEventHelper+0x124>
					}
				}
				data8 = (uint8_t*)&(event->data[0]);
 8005426:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005428:	3308      	adds	r3, #8
 800542a:	667b      	str	r3, [r7, #100]	; 0x64
				for (i = 0; i < len; i++)
 800542c:	2300      	movs	r3, #0
 800542e:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005432:	e012      	b.n	800545a <prvTraceStoreStringEventHelper+0x1a6>
				{
					data8[offset + i] = str[i];
 8005434:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8005438:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800543c:	4413      	add	r3, r2
 800543e:	461a      	mov	r2, r3
 8005440:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005442:	4413      	add	r3, r2
 8005444:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 8005448:	6839      	ldr	r1, [r7, #0]
 800544a:	440a      	add	r2, r1
 800544c:	7812      	ldrb	r2, [r2, #0]
 800544e:	701a      	strb	r2, [r3, #0]
				for (i = 0; i < len; i++)
 8005450:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8005454:	3301      	adds	r3, #1
 8005456:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 800545a:	f8d7 2084 	ldr.w	r2, [r7, #132]	; 0x84
 800545e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005462:	429a      	cmp	r2, r3
 8005464:	dbe6      	blt.n	8005434 <prvTraceStoreStringEventHelper+0x180>
				}

				if (len < (15 * 4 - offset))
 8005466:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800546a:	f1c3 023c 	rsb	r2, r3, #60	; 0x3c
 800546e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005472:	429a      	cmp	r2, r3
 8005474:	dd09      	ble.n	800548a <prvTraceStoreStringEventHelper+0x1d6>
					data8[offset + len] = 0;	/* Only truncate if we don't fill up the buffer completely */
 8005476:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800547a:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800547e:	4413      	add	r3, r2
 8005480:	461a      	mov	r2, r3
 8005482:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8005484:	4413      	add	r3, r2
 8005486:	2200      	movs	r2, #0
 8005488:	701a      	strb	r2, [r3, #0]
				TRC_STREAM_PORT_COMMIT_EVENT(event, (uint32_t)eventSize);
 800548a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800548c:	461a      	mov	r2, r3
 800548e:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8005490:	2001      	movs	r0, #1
 8005492:	f7ff fb3d 	bl	8004b10 <SEGGER_RTT_Write>
 8005496:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005498:	65bb      	str	r3, [r7, #88]	; 0x58
 800549a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800549c:	f383 8810 	msr	PRIMASK, r3
			}
		}
	}
	
	TRACE_EXIT_CRITICAL_SECTION();
}
 80054a0:	3790      	adds	r7, #144	; 0x90
 80054a2:	46bd      	mov	sp, r7
 80054a4:	bd80      	pop	{r7, pc}
 80054a6:	bf00      	nop
 80054a8:	20006b18 	.word	0x20006b18
 80054ac:	20006afc 	.word	0x20006afc
 80054b0:	20006b00 	.word	0x20006b00

080054b4 <prvTraceSaveSymbol>:
	TRACE_EXIT_CRITICAL_SECTION();
}

/* Saves a symbol name (task name etc.) in symbol table */
void prvTraceSaveSymbol(const void *address, const char *name)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b08b      	sub	sp, #44	; 0x2c
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
 80054bc:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80054be:	f3ef 8310 	mrs	r3, PRIMASK
 80054c2:	60fb      	str	r3, [r7, #12]
  return(result);
 80054c4:	68fb      	ldr	r3, [r7, #12]
	uint32_t foundSlot;
	uint32_t *ptrAddress;
	uint8_t *ptrSymbol;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80054c6:	61fb      	str	r3, [r7, #28]
 80054c8:	2301      	movs	r3, #1
 80054ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80054cc:	693b      	ldr	r3, [r7, #16]
 80054ce:	f383 8810 	msr	PRIMASK, r3
	
	foundSlot = firstFreeSymbolTableIndex;
 80054d2:	4b3a      	ldr	r3, [pc, #232]	; (80055bc <prvTraceSaveSymbol+0x108>)
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	623b      	str	r3, [r7, #32]

	/* First look for previous entries using this address */
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 80054d8:	2300      	movs	r3, #0
 80054da:	627b      	str	r3, [r7, #36]	; 0x24
 80054dc:	e010      	b.n	8005500 <prvTraceSaveSymbol+0x4c>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		ptrAddress = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i / sizeof(uint32_t)];
 80054de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054e0:	089b      	lsrs	r3, r3, #2
 80054e2:	009b      	lsls	r3, r3, #2
 80054e4:	4a36      	ldr	r2, [pc, #216]	; (80055c0 <prvTraceSaveSymbol+0x10c>)
 80054e6:	4413      	add	r3, r2
 80054e8:	61bb      	str	r3, [r7, #24]
		if (*ptrAddress == (uint32_t)address)
 80054ea:	69bb      	ldr	r3, [r7, #24]
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	429a      	cmp	r2, r3
 80054f2:	d102      	bne.n	80054fa <prvTraceSaveSymbol+0x46>
		{
			foundSlot = i;
 80054f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054f6:	623b      	str	r3, [r7, #32]
			break;
 80054f8:	e007      	b.n	800550a <prvTraceSaveSymbol+0x56>
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 80054fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80054fc:	3320      	adds	r3, #32
 80054fe:	627b      	str	r3, [r7, #36]	; 0x24
 8005500:	4b2e      	ldr	r3, [pc, #184]	; (80055bc <prvTraceSaveSymbol+0x108>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005506:	429a      	cmp	r2, r3
 8005508:	d3e9      	bcc.n	80054de <prvTraceSaveSymbol+0x2a>
		}
	}

	if (foundSlot < SYMBOL_TABLE_BUFFER_SIZE)
 800550a:	6a3b      	ldr	r3, [r7, #32]
 800550c:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8005510:	d243      	bcs.n	800559a <prvTraceSaveSymbol+0xe6>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[foundSlot / sizeof(uint32_t)] = (uint32_t)address;
 8005512:	6a3b      	ldr	r3, [r7, #32]
 8005514:	089b      	lsrs	r3, r3, #2
 8005516:	687a      	ldr	r2, [r7, #4]
 8005518:	4929      	ldr	r1, [pc, #164]	; (80055c0 <prvTraceSaveSymbol+0x10c>)
 800551a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		
		/* We access the symbol table via the union member pSymbolTableBufferUINT8 to avoid strict-aliasing issues */
		ptrSymbol = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT8[foundSlot + sizeof(uint32_t)];
 800551e:	6a3b      	ldr	r3, [r7, #32]
 8005520:	3304      	adds	r3, #4
 8005522:	4a27      	ldr	r2, [pc, #156]	; (80055c0 <prvTraceSaveSymbol+0x10c>)
 8005524:	4413      	add	r3, r2
 8005526:	617b      	str	r3, [r7, #20]
		for (i = 0; i < (TRC_CFG_SYMBOL_MAX_LENGTH); i++)
 8005528:	2300      	movs	r3, #0
 800552a:	627b      	str	r3, [r7, #36]	; 0x24
 800552c:	e010      	b.n	8005550 <prvTraceSaveSymbol+0x9c>
        {
			ptrSymbol[i] = (uint8_t)name[i];	/* We do this first to ensure we also get the 0 termination, if there is one */
 800552e:	697a      	ldr	r2, [r7, #20]
 8005530:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005532:	4413      	add	r3, r2
 8005534:	6839      	ldr	r1, [r7, #0]
 8005536:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005538:	440a      	add	r2, r1
 800553a:	7812      	ldrb	r2, [r2, #0]
 800553c:	701a      	strb	r2, [r3, #0]

			if (name[i] == 0)
 800553e:	683a      	ldr	r2, [r7, #0]
 8005540:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005542:	4413      	add	r3, r2
 8005544:	781b      	ldrb	r3, [r3, #0]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d006      	beq.n	8005558 <prvTraceSaveSymbol+0xa4>
		for (i = 0; i < (TRC_CFG_SYMBOL_MAX_LENGTH); i++)
 800554a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800554c:	3301      	adds	r3, #1
 800554e:	627b      	str	r3, [r7, #36]	; 0x24
 8005550:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005552:	2b18      	cmp	r3, #24
 8005554:	d9eb      	bls.n	800552e <prvTraceSaveSymbol+0x7a>
 8005556:	e004      	b.n	8005562 <prvTraceSaveSymbol+0xae>
				break;
 8005558:	bf00      	nop
		}

		/* Check the length of "name", if longer than SYMBOL_MAX_LENGTH */
		while ((name[i] != 0) && i < 128)
 800555a:	e002      	b.n	8005562 <prvTraceSaveSymbol+0xae>
		{
			i++;
 800555c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555e:	3301      	adds	r3, #1
 8005560:	627b      	str	r3, [r7, #36]	; 0x24
		while ((name[i] != 0) && i < 128)
 8005562:	683a      	ldr	r2, [r7, #0]
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	4413      	add	r3, r2
 8005568:	781b      	ldrb	r3, [r3, #0]
 800556a:	2b00      	cmp	r3, #0
 800556c:	d002      	beq.n	8005574 <prvTraceSaveSymbol+0xc0>
 800556e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005570:	2b7f      	cmp	r3, #127	; 0x7f
 8005572:	d9f3      	bls.n	800555c <prvTraceSaveSymbol+0xa8>
		}

		/* Remember the longest symbol name, for diagnostic purposes */
		if (i > LongestSymbolName)
 8005574:	4b13      	ldr	r3, [pc, #76]	; (80055c4 <prvTraceSaveSymbol+0x110>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800557a:	429a      	cmp	r2, r3
 800557c:	d902      	bls.n	8005584 <prvTraceSaveSymbol+0xd0>
		{
			LongestSymbolName = i;
 800557e:	4a11      	ldr	r2, [pc, #68]	; (80055c4 <prvTraceSaveSymbol+0x110>)
 8005580:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005582:	6013      	str	r3, [r2, #0]
		}

		/* Is this the last entry in the symbol table? */
		if (foundSlot == firstFreeSymbolTableIndex)
 8005584:	4b0d      	ldr	r3, [pc, #52]	; (80055bc <prvTraceSaveSymbol+0x108>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	6a3a      	ldr	r2, [r7, #32]
 800558a:	429a      	cmp	r2, r3
 800558c:	d10a      	bne.n	80055a4 <prvTraceSaveSymbol+0xf0>
		{
			firstFreeSymbolTableIndex += SYMBOL_TABLE_SLOT_SIZE;
 800558e:	4b0b      	ldr	r3, [pc, #44]	; (80055bc <prvTraceSaveSymbol+0x108>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	3320      	adds	r3, #32
 8005594:	4a09      	ldr	r2, [pc, #36]	; (80055bc <prvTraceSaveSymbol+0x108>)
 8005596:	6013      	str	r3, [r2, #0]
 8005598:	e004      	b.n	80055a4 <prvTraceSaveSymbol+0xf0>
		}
	}
	else
	{
		NoRoomForSymbol++;
 800559a:	4b0b      	ldr	r3, [pc, #44]	; (80055c8 <prvTraceSaveSymbol+0x114>)
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	3301      	adds	r3, #1
 80055a0:	4a09      	ldr	r2, [pc, #36]	; (80055c8 <prvTraceSaveSymbol+0x114>)
 80055a2:	6013      	str	r3, [r2, #0]
 80055a4:	69fb      	ldr	r3, [r7, #28]
 80055a6:	60bb      	str	r3, [r7, #8]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	f383 8810 	msr	PRIMASK, r3
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 80055ae:	bf00      	nop
 80055b0:	372c      	adds	r7, #44	; 0x2c
 80055b2:	46bd      	mov	sp, r7
 80055b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b8:	4770      	bx	lr
 80055ba:	bf00      	nop
 80055bc:	200069ac 	.word	0x200069ac
 80055c0:	200064ac 	.word	0x200064ac
 80055c4:	20006b14 	.word	0x20006b14
 80055c8:	20006b0c 	.word	0x20006b0c

080055cc <prvTraceDeleteSymbol>:

/* Deletes a symbol name (task name etc.) from symbol table */
void prvTraceDeleteSymbol(void *address)
{
 80055cc:	b480      	push	{r7}
 80055ce:	b08b      	sub	sp, #44	; 0x2c
 80055d0:	af00      	add	r7, sp, #0
 80055d2:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80055d4:	f3ef 8310 	mrs	r3, PRIMASK
 80055d8:	60fb      	str	r3, [r7, #12]
  return(result);
 80055da:	68fb      	ldr	r3, [r7, #12]
	uint32_t i, j;
	uint32_t *ptr, *lastEntryPtr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80055dc:	61fb      	str	r3, [r7, #28]
 80055de:	2301      	movs	r3, #1
 80055e0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	f383 8810 	msr	PRIMASK, r3

	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 80055e8:	2300      	movs	r3, #0
 80055ea:	627b      	str	r3, [r7, #36]	; 0x24
 80055ec:	e040      	b.n	8005670 <prvTraceDeleteSymbol+0xa4>
	{
		/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[i / sizeof(uint32_t)];
 80055ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80055f0:	089b      	lsrs	r3, r3, #2
 80055f2:	009b      	lsls	r3, r3, #2
 80055f4:	4a26      	ldr	r2, [pc, #152]	; (8005690 <prvTraceDeleteSymbol+0xc4>)
 80055f6:	4413      	add	r3, r2
 80055f8:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 80055fa:	69bb      	ldr	r3, [r7, #24]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	429a      	cmp	r2, r3
 8005602:	d132      	bne.n	800566a <prvTraceDeleteSymbol+0x9e>
		{
			/* See if we have another entry in the table, and that this isn't already the last entry */
			if (firstFreeSymbolTableIndex > SYMBOL_TABLE_SLOT_SIZE && i != (firstFreeSymbolTableIndex - SYMBOL_TABLE_SLOT_SIZE))
 8005604:	4b23      	ldr	r3, [pc, #140]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	2b20      	cmp	r3, #32
 800560a:	d925      	bls.n	8005658 <prvTraceDeleteSymbol+0x8c>
 800560c:	4b21      	ldr	r3, [pc, #132]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	f1a3 0220 	sub.w	r2, r3, #32
 8005614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005616:	429a      	cmp	r2, r3
 8005618:	d01e      	beq.n	8005658 <prvTraceDeleteSymbol+0x8c>
			{
				/* Another entry is available, get pointer to the last one */
				/* We access the symbol table via the union member pSymbolTableBufferUINT32 to avoid strict-aliasing issues */
				lastEntryPtr = &symbolTable.SymbolTableBuffer.pSymbolTableBufferUINT32[(firstFreeSymbolTableIndex - SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t)];
 800561a:	4b1e      	ldr	r3, [pc, #120]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	3b20      	subs	r3, #32
 8005620:	089b      	lsrs	r3, r3, #2
 8005622:	009b      	lsls	r3, r3, #2
 8005624:	4a1a      	ldr	r2, [pc, #104]	; (8005690 <prvTraceDeleteSymbol+0xc4>)
 8005626:	4413      	add	r3, r2
 8005628:	617b      	str	r3, [r7, #20]
				
				/* Copy last entry to this position */
				for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t); j++)
 800562a:	2300      	movs	r3, #0
 800562c:	623b      	str	r3, [r7, #32]
 800562e:	e00c      	b.n	800564a <prvTraceDeleteSymbol+0x7e>
				{
					ptr[j] = lastEntryPtr[j];
 8005630:	6a3b      	ldr	r3, [r7, #32]
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	69ba      	ldr	r2, [r7, #24]
 8005636:	4413      	add	r3, r2
 8005638:	6a3a      	ldr	r2, [r7, #32]
 800563a:	0092      	lsls	r2, r2, #2
 800563c:	6979      	ldr	r1, [r7, #20]
 800563e:	440a      	add	r2, r1
 8005640:	6812      	ldr	r2, [r2, #0]
 8005642:	601a      	str	r2, [r3, #0]
				for (j = 0; j < (SYMBOL_TABLE_SLOT_SIZE) / sizeof(uint32_t); j++)
 8005644:	6a3b      	ldr	r3, [r7, #32]
 8005646:	3301      	adds	r3, #1
 8005648:	623b      	str	r3, [r7, #32]
 800564a:	6a3b      	ldr	r3, [r7, #32]
 800564c:	2b07      	cmp	r3, #7
 800564e:	d9ef      	bls.n	8005630 <prvTraceDeleteSymbol+0x64>
				}

				/* For good measure we also zero out the original position */
				*lastEntryPtr = 0;
 8005650:	697b      	ldr	r3, [r7, #20]
 8005652:	2200      	movs	r2, #0
 8005654:	601a      	str	r2, [r3, #0]
 8005656:	e002      	b.n	800565e <prvTraceDeleteSymbol+0x92>
			}
			else
				*ptr = 0; /* No other entry found, or this is the last entry */
 8005658:	69bb      	ldr	r3, [r7, #24]
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]

			/* Lower index */
			firstFreeSymbolTableIndex -= SYMBOL_TABLE_SLOT_SIZE;
 800565e:	4b0d      	ldr	r3, [pc, #52]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	3b20      	subs	r3, #32
 8005664:	4a0b      	ldr	r2, [pc, #44]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 8005666:	6013      	str	r3, [r2, #0]

			break;
 8005668:	e007      	b.n	800567a <prvTraceDeleteSymbol+0xae>
	for (i = 0; i < firstFreeSymbolTableIndex; i += SYMBOL_TABLE_SLOT_SIZE)
 800566a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800566c:	3320      	adds	r3, #32
 800566e:	627b      	str	r3, [r7, #36]	; 0x24
 8005670:	4b08      	ldr	r3, [pc, #32]	; (8005694 <prvTraceDeleteSymbol+0xc8>)
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005676:	429a      	cmp	r2, r3
 8005678:	d3b9      	bcc.n	80055ee <prvTraceDeleteSymbol+0x22>
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	60bb      	str	r3, [r7, #8]
 800567e:	68bb      	ldr	r3, [r7, #8]
 8005680:	f383 8810 	msr	PRIMASK, r3
		}
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 8005684:	bf00      	nop
 8005686:	372c      	adds	r7, #44	; 0x2c
 8005688:	46bd      	mov	sp, r7
 800568a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568e:	4770      	bx	lr
 8005690:	200064ac 	.word	0x200064ac
 8005694:	200069ac 	.word	0x200069ac

08005698 <prvTraceSaveObjectData>:

/* Saves an object data entry (current task priority) in object data table */
void prvTraceSaveObjectData(const void *address, uint32_t data)
{
 8005698:	b480      	push	{r7}
 800569a:	b08b      	sub	sp, #44	; 0x2c
 800569c:	af00      	add	r7, sp, #0
 800569e:	6078      	str	r0, [r7, #4]
 80056a0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80056a2:	f3ef 8310 	mrs	r3, PRIMASK
 80056a6:	613b      	str	r3, [r7, #16]
  return(result);
 80056a8:	693b      	ldr	r3, [r7, #16]
	uint32_t i;
	uint32_t foundSlot;
	uint32_t *ptr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 80056aa:	61fb      	str	r3, [r7, #28]
 80056ac:	2301      	movs	r3, #1
 80056ae:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	f383 8810 	msr	PRIMASK, r3
	
	foundSlot = firstFreeObjectDataTableIndex;
 80056b6:	4b24      	ldr	r3, [pc, #144]	; (8005748 <prvTraceSaveObjectData+0xb0>)
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	623b      	str	r3, [r7, #32]

	/* First look for previous entries using this address */
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 80056bc:	2300      	movs	r3, #0
 80056be:	627b      	str	r3, [r7, #36]	; 0x24
 80056c0:	e010      	b.n	80056e4 <prvTraceSaveObjectData+0x4c>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i / sizeof(uint32_t)];
 80056c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056c4:	089b      	lsrs	r3, r3, #2
 80056c6:	009b      	lsls	r3, r3, #2
 80056c8:	4a20      	ldr	r2, [pc, #128]	; (800574c <prvTraceSaveObjectData+0xb4>)
 80056ca:	4413      	add	r3, r2
 80056cc:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 80056ce:	69bb      	ldr	r3, [r7, #24]
 80056d0:	681a      	ldr	r2, [r3, #0]
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	429a      	cmp	r2, r3
 80056d6:	d102      	bne.n	80056de <prvTraceSaveObjectData+0x46>
		{
			foundSlot = i;
 80056d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056da:	623b      	str	r3, [r7, #32]
			break;
 80056dc:	e007      	b.n	80056ee <prvTraceSaveObjectData+0x56>
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 80056de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056e0:	3308      	adds	r3, #8
 80056e2:	627b      	str	r3, [r7, #36]	; 0x24
 80056e4:	4b18      	ldr	r3, [pc, #96]	; (8005748 <prvTraceSaveObjectData+0xb0>)
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80056ea:	429a      	cmp	r2, r3
 80056ec:	d3e9      	bcc.n	80056c2 <prvTraceSaveObjectData+0x2a>
		}
	}

	if (foundSlot < OBJECT_DATA_TABLE_BUFFER_SIZE)
 80056ee:	6a3b      	ldr	r3, [r7, #32]
 80056f0:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 80056f4:	d217      	bcs.n	8005726 <prvTraceSaveObjectData+0x8e>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[foundSlot / sizeof(uint32_t)] = (uint32_t)address;
 80056f6:	6a3b      	ldr	r3, [r7, #32]
 80056f8:	089b      	lsrs	r3, r3, #2
 80056fa:	687a      	ldr	r2, [r7, #4]
 80056fc:	4913      	ldr	r1, [pc, #76]	; (800574c <prvTraceSaveObjectData+0xb4>)
 80056fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[foundSlot / sizeof(uint32_t) + 1] = data;
 8005702:	6a3b      	ldr	r3, [r7, #32]
 8005704:	089b      	lsrs	r3, r3, #2
 8005706:	3301      	adds	r3, #1
 8005708:	4910      	ldr	r1, [pc, #64]	; (800574c <prvTraceSaveObjectData+0xb4>)
 800570a:	683a      	ldr	r2, [r7, #0]
 800570c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

		/* Is this the last entry in the object data table? */
		if (foundSlot == firstFreeObjectDataTableIndex)
 8005710:	4b0d      	ldr	r3, [pc, #52]	; (8005748 <prvTraceSaveObjectData+0xb0>)
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6a3a      	ldr	r2, [r7, #32]
 8005716:	429a      	cmp	r2, r3
 8005718:	d10a      	bne.n	8005730 <prvTraceSaveObjectData+0x98>
		{
			firstFreeObjectDataTableIndex += OBJECT_DATA_SLOT_SIZE;
 800571a:	4b0b      	ldr	r3, [pc, #44]	; (8005748 <prvTraceSaveObjectData+0xb0>)
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	3308      	adds	r3, #8
 8005720:	4a09      	ldr	r2, [pc, #36]	; (8005748 <prvTraceSaveObjectData+0xb0>)
 8005722:	6013      	str	r3, [r2, #0]
 8005724:	e004      	b.n	8005730 <prvTraceSaveObjectData+0x98>
		}
	}
	else
	{
		NoRoomForObjectData++;
 8005726:	4b0a      	ldr	r3, [pc, #40]	; (8005750 <prvTraceSaveObjectData+0xb8>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	3301      	adds	r3, #1
 800572c:	4a08      	ldr	r2, [pc, #32]	; (8005750 <prvTraceSaveObjectData+0xb8>)
 800572e:	6013      	str	r3, [r2, #0]
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	60fb      	str	r3, [r7, #12]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	f383 8810 	msr	PRIMASK, r3
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 800573a:	bf00      	nop
 800573c:	372c      	adds	r7, #44	; 0x2c
 800573e:	46bd      	mov	sp, r7
 8005740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005744:	4770      	bx	lr
 8005746:	bf00      	nop
 8005748:	20006af0 	.word	0x20006af0
 800574c:	200069b0 	.word	0x200069b0
 8005750:	20006b10 	.word	0x20006b10

08005754 <prvTraceDeleteObjectData>:

/* Removes an object data entry (task base priority) from object data table */
void prvTraceDeleteObjectData(void *address)
{
 8005754:	b480      	push	{r7}
 8005756:	b08b      	sub	sp, #44	; 0x2c
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 800575c:	f3ef 8310 	mrs	r3, PRIMASK
 8005760:	60fb      	str	r3, [r7, #12]
  return(result);
 8005762:	68fb      	ldr	r3, [r7, #12]
	uint32_t i, j;
	uint32_t *ptr, *lastEntryPtr;
	TRACE_ALLOC_CRITICAL_SECTION();

	TRACE_ENTER_CRITICAL_SECTION();
 8005764:	61fb      	str	r3, [r7, #28]
 8005766:	2301      	movs	r3, #1
 8005768:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f383 8810 	msr	PRIMASK, r3

	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 8005770:	2300      	movs	r3, #0
 8005772:	627b      	str	r3, [r7, #36]	; 0x24
 8005774:	e040      	b.n	80057f8 <prvTraceDeleteObjectData+0xa4>
	{
		/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
		ptr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[i / sizeof(uint32_t)];
 8005776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005778:	089b      	lsrs	r3, r3, #2
 800577a:	009b      	lsls	r3, r3, #2
 800577c:	4a26      	ldr	r2, [pc, #152]	; (8005818 <prvTraceDeleteObjectData+0xc4>)
 800577e:	4413      	add	r3, r2
 8005780:	61bb      	str	r3, [r7, #24]
		if (*ptr == (uint32_t)address)
 8005782:	69bb      	ldr	r3, [r7, #24]
 8005784:	681a      	ldr	r2, [r3, #0]
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	429a      	cmp	r2, r3
 800578a:	d132      	bne.n	80057f2 <prvTraceDeleteObjectData+0x9e>
		{
			/* See if we have another entry in the table, and that this isn't already the last entry */
			if (firstFreeObjectDataTableIndex > OBJECT_DATA_SLOT_SIZE && i != (firstFreeObjectDataTableIndex - OBJECT_DATA_SLOT_SIZE))
 800578c:	4b23      	ldr	r3, [pc, #140]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2b08      	cmp	r3, #8
 8005792:	d925      	bls.n	80057e0 <prvTraceDeleteObjectData+0x8c>
 8005794:	4b21      	ldr	r3, [pc, #132]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	f1a3 0208 	sub.w	r2, r3, #8
 800579c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800579e:	429a      	cmp	r2, r3
 80057a0:	d01e      	beq.n	80057e0 <prvTraceDeleteObjectData+0x8c>
			{
				/* Another entry is available, get pointer to the last one */
				/* We access the data table via the union member pObjectDataTableBufferUINT32 to avoid strict-aliasing issues */
				lastEntryPtr = &objectDataTable.ObjectDataTableBuffer.pObjectDataTableBufferUINT32[(firstFreeObjectDataTableIndex - OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t)];
 80057a2:	4b1e      	ldr	r3, [pc, #120]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 80057a4:	681b      	ldr	r3, [r3, #0]
 80057a6:	3b08      	subs	r3, #8
 80057a8:	089b      	lsrs	r3, r3, #2
 80057aa:	009b      	lsls	r3, r3, #2
 80057ac:	4a1a      	ldr	r2, [pc, #104]	; (8005818 <prvTraceDeleteObjectData+0xc4>)
 80057ae:	4413      	add	r3, r2
 80057b0:	617b      	str	r3, [r7, #20]
				
				/* Copy last entry to this position */
				for (j = 0; j < (OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t); j++)
 80057b2:	2300      	movs	r3, #0
 80057b4:	623b      	str	r3, [r7, #32]
 80057b6:	e00c      	b.n	80057d2 <prvTraceDeleteObjectData+0x7e>
				{
					ptr[j] = lastEntryPtr[j];
 80057b8:	6a3b      	ldr	r3, [r7, #32]
 80057ba:	009b      	lsls	r3, r3, #2
 80057bc:	69ba      	ldr	r2, [r7, #24]
 80057be:	4413      	add	r3, r2
 80057c0:	6a3a      	ldr	r2, [r7, #32]
 80057c2:	0092      	lsls	r2, r2, #2
 80057c4:	6979      	ldr	r1, [r7, #20]
 80057c6:	440a      	add	r2, r1
 80057c8:	6812      	ldr	r2, [r2, #0]
 80057ca:	601a      	str	r2, [r3, #0]
				for (j = 0; j < (OBJECT_DATA_SLOT_SIZE) / sizeof(uint32_t); j++)
 80057cc:	6a3b      	ldr	r3, [r7, #32]
 80057ce:	3301      	adds	r3, #1
 80057d0:	623b      	str	r3, [r7, #32]
 80057d2:	6a3b      	ldr	r3, [r7, #32]
 80057d4:	2b01      	cmp	r3, #1
 80057d6:	d9ef      	bls.n	80057b8 <prvTraceDeleteObjectData+0x64>
				}

				/* For good measure we also zero out the original position */
				*lastEntryPtr = 0;
 80057d8:	697b      	ldr	r3, [r7, #20]
 80057da:	2200      	movs	r2, #0
 80057dc:	601a      	str	r2, [r3, #0]
 80057de:	e002      	b.n	80057e6 <prvTraceDeleteObjectData+0x92>
			}
			else
				*ptr = 0; /* No other entry found, or this is the last entry */
 80057e0:	69bb      	ldr	r3, [r7, #24]
 80057e2:	2200      	movs	r2, #0
 80057e4:	601a      	str	r2, [r3, #0]

			/* Lower index */
			firstFreeObjectDataTableIndex -= OBJECT_DATA_SLOT_SIZE;
 80057e6:	4b0d      	ldr	r3, [pc, #52]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3b08      	subs	r3, #8
 80057ec:	4a0b      	ldr	r2, [pc, #44]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 80057ee:	6013      	str	r3, [r2, #0]

			break;
 80057f0:	e007      	b.n	8005802 <prvTraceDeleteObjectData+0xae>
	for (i = 0; i < firstFreeObjectDataTableIndex; i += OBJECT_DATA_SLOT_SIZE)
 80057f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057f4:	3308      	adds	r3, #8
 80057f6:	627b      	str	r3, [r7, #36]	; 0x24
 80057f8:	4b08      	ldr	r3, [pc, #32]	; (800581c <prvTraceDeleteObjectData+0xc8>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80057fe:	429a      	cmp	r2, r3
 8005800:	d3b9      	bcc.n	8005776 <prvTraceDeleteObjectData+0x22>
 8005802:	69fb      	ldr	r3, [r7, #28]
 8005804:	60bb      	str	r3, [r7, #8]
 8005806:	68bb      	ldr	r3, [r7, #8]
 8005808:	f383 8810 	msr	PRIMASK, r3
		}
	}

	TRACE_EXIT_CRITICAL_SECTION();
}
 800580c:	bf00      	nop
 800580e:	372c      	adds	r7, #44	; 0x2c
 8005810:	46bd      	mov	sp, r7
 8005812:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005816:	4770      	bx	lr
 8005818:	200069b0 	.word	0x200069b0
 800581c:	20006af0 	.word	0x20006af0

08005820 <prvTraceError>:
	}
}

/* Called on critical errors in the recorder. Stops the recorder! */
void prvTraceError(int errCode)
{
 8005820:	b580      	push	{r7, lr}
 8005822:	b082      	sub	sp, #8
 8005824:	af00      	add	r7, sp, #0
 8005826:	6078      	str	r0, [r7, #4]
	if (! errorCode)
 8005828:	4b0a      	ldr	r3, [pc, #40]	; (8005854 <prvTraceError+0x34>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	2b00      	cmp	r3, #0
 800582e:	d10d      	bne.n	800584c <prvTraceError+0x2c>
	{
		errorCode = errCode;
 8005830:	4a08      	ldr	r2, [pc, #32]	; (8005854 <prvTraceError+0x34>)
 8005832:	687b      	ldr	r3, [r7, #4]
 8005834:	6013      	str	r3, [r2, #0]
		prvTraceStoreWarnings();
 8005836:	f7ff fb3f 	bl	8004eb8 <prvTraceStoreWarnings>
		vTracePrintF(trcWarningChannel, "Error detected. Stopped recorder.");
 800583a:	4b07      	ldr	r3, [pc, #28]	; (8005858 <prvTraceError+0x38>)
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	4907      	ldr	r1, [pc, #28]	; (800585c <prvTraceError+0x3c>)
 8005840:	4618      	mov	r0, r3
 8005842:	f7ff f9b7 	bl	8004bb4 <vTracePrintF>

		prvSetRecorderEnabled(0);
 8005846:	2000      	movs	r0, #0
 8005848:	f7ff fa06 	bl	8004c58 <prvSetRecorderEnabled>
	}
}
 800584c:	bf00      	nop
 800584e:	3708      	adds	r7, #8
 8005850:	46bd      	mov	sp, r7
 8005852:	bd80      	pop	{r7, pc}
 8005854:	20006af4 	.word	0x20006af4
 8005858:	20016a98 	.word	0x20016a98
 800585c:	0800712c 	.word	0x0800712c

08005860 <prvGetTimestamp32>:
#endif
#endif

/* Performs timestamping using definitions in trcHardwarePort.h */
static uint32_t prvGetTimestamp32(void)
{
 8005860:	b480      	push	{r7}
 8005862:	af00      	add	r7, sp, #0
#if ((TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_INCR) || (TRC_HWTC_TYPE == TRC_FREE_RUNNING_32BIT_DECR))
	return TRC_HWTC_COUNT;
 8005864:	4b03      	ldr	r3, [pc, #12]	; (8005874 <prvGetTimestamp32+0x14>)
 8005866:	681b      	ldr	r3, [r3, #0]
	
#if ((TRC_HWTC_TYPE == TRC_OS_TIMER_INCR) || (TRC_HWTC_TYPE == TRC_OS_TIMER_DECR))
	uint32_t ticks = TRACE_GET_OS_TICKS();
	return (TRC_HWTC_COUNT & 0x00FFFFFFU) + ((ticks & 0x000000FFU) << 24);
#endif
}
 8005868:	4618      	mov	r0, r3
 800586a:	46bd      	mov	sp, r7
 800586c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005870:	4770      	bx	lr
 8005872:	bf00      	nop
 8005874:	e0001004 	.word	0xe0001004

08005878 <prvTraceStoreTSConfig>:

/* Store the Timestamp Config event */
static void prvTraceStoreTSConfig(void)
{
 8005878:	b580      	push	{r7, lr}
 800587a:	b082      	sub	sp, #8
 800587c:	af02      	add	r7, sp, #8
	/* If not overridden using vTraceSetFrequency, use default value */
	if (timestampFrequency == 0)
 800587e:	4b0b      	ldr	r3, [pc, #44]	; (80058ac <prvTraceStoreTSConfig+0x34>)
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	2b00      	cmp	r3, #0
 8005884:	d103      	bne.n	800588e <prvTraceStoreTSConfig+0x16>
	{
		timestampFrequency = TRC_HWTC_FREQ_HZ;
 8005886:	4b0a      	ldr	r3, [pc, #40]	; (80058b0 <prvTraceStoreTSConfig+0x38>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a08      	ldr	r2, [pc, #32]	; (80058ac <prvTraceStoreTSConfig+0x34>)
 800588c:	6013      	str	r3, [r2, #0]
							(uint32_t)TRC_CFG_ISR_TAILCHAINING_THRESHOLD,
							(uint32_t)TRC_HWTC_PERIOD);
	}
	else
	{
	prvTraceStoreEvent(4, 
 800588e:	4b07      	ldr	r3, [pc, #28]	; (80058ac <prvTraceStoreTSConfig+0x34>)
 8005890:	681a      	ldr	r2, [r3, #0]
 8005892:	2300      	movs	r3, #0
 8005894:	9301      	str	r3, [sp, #4]
 8005896:	2301      	movs	r3, #1
 8005898:	9300      	str	r3, [sp, #0]
 800589a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800589e:	2102      	movs	r1, #2
 80058a0:	2004      	movs	r0, #4
 80058a2:	f7ff fc7f 	bl	80051a4 <prvTraceStoreEvent>
						(uint32_t)timestampFrequency,	                    
						(uint32_t)TRACE_TICK_RATE_HZ,
						(uint32_t)TRC_HWTC_TYPE,
						(uint32_t)TRC_CFG_ISR_TAILCHAINING_THRESHOLD);
	}
}
 80058a6:	bf00      	nop
 80058a8:	46bd      	mov	sp, r7
 80058aa:	bd80      	pop	{r7, pc}
 80058ac:	20006b08 	.word	0x20006b08
 80058b0:	20000044 	.word	0x20000044

080058b4 <BeforeEnterSleep>:
#define BEEPOFF	4
#define COMMANDERR	0XFF

//
void BeforeEnterSleep(void)
{
 80058b4:	b580      	push	{r7, lr}
 80058b6:	af00      	add	r7, sp, #0
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, DISABLE);
 80058b8:	2100      	movs	r1, #0
 80058ba:	2002      	movs	r0, #2
 80058bc:	f7fa ff68 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, DISABLE);	
 80058c0:	2100      	movs	r1, #0
 80058c2:	2004      	movs	r0, #4
 80058c4:	f7fa ff64 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, DISABLE);	
 80058c8:	2100      	movs	r1, #0
 80058ca:	2008      	movs	r0, #8
 80058cc:	f7fa ff60 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, DISABLE);	
 80058d0:	2100      	movs	r1, #0
 80058d2:	2010      	movs	r0, #16
 80058d4:	f7fa ff5c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, DISABLE);	
 80058d8:	2100      	movs	r1, #0
 80058da:	2020      	movs	r0, #32
 80058dc:	f7fa ff58 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, DISABLE);	
 80058e0:	2100      	movs	r1, #0
 80058e2:	2040      	movs	r0, #64	; 0x40
 80058e4:	f7fa ff54 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, DISABLE);	  
 80058e8:	2100      	movs	r1, #0
 80058ea:	2080      	movs	r0, #128	; 0x80
 80058ec:	f7fa ff50 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 80058f0:	bf00      	nop
 80058f2:	bd80      	pop	{r7, pc}

080058f4 <AfterExitSleep>:

//
void AfterExitSleep(void)
{
 80058f4:	b580      	push	{r7, lr}
 80058f6:	af00      	add	r7, sp, #0
	//
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOB, ENABLE);
 80058f8:	2101      	movs	r1, #1
 80058fa:	2002      	movs	r0, #2
 80058fc:	f7fa ff48 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOC, ENABLE);	
 8005900:	2101      	movs	r1, #1
 8005902:	2004      	movs	r0, #4
 8005904:	f7fa ff44 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);	
 8005908:	2101      	movs	r1, #1
 800590a:	2008      	movs	r0, #8
 800590c:	f7fa ff40 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOE, ENABLE);	
 8005910:	2101      	movs	r1, #1
 8005912:	2010      	movs	r0, #16
 8005914:	f7fa ff3c 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOF, ENABLE);	
 8005918:	2101      	movs	r1, #1
 800591a:	2020      	movs	r0, #32
 800591c:	f7fa ff38 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOG, ENABLE);	
 8005920:	2101      	movs	r1, #1
 8005922:	2040      	movs	r0, #64	; 0x40
 8005924:	f7fa ff34 	bl	8000790 <RCC_AHB1PeriphClockCmd>
	RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOH, ENABLE);	              
 8005928:	2101      	movs	r1, #1
 800592a:	2080      	movs	r0, #128	; 0x80
 800592c:	f7fa ff30 	bl	8000790 <RCC_AHB1PeriphClockCmd>
}
 8005930:	bf00      	nop
 8005932:	bd80      	pop	{r7, pc}

08005934 <vApplicationIdleHook>:

//
void vApplicationIdleHook(void)
{
 8005934:	b580      	push	{r7, lr}
 8005936:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8005938:	b672      	cpsid	i
	__disable_irq();
	//__dsb(portSY_FULL_READ_WRITE );//??????????????? keil intrinsic no equivalent in gcc
	//__isb(portSY_FULL_READ_WRITE );//???????????????
	
	BeforeEnterSleep();		//
 800593a:	f7ff ffbb 	bl	80058b4 <BeforeEnterSleep>
	WFI_SET();				//
 800593e:	f7fe feb1 	bl	80046a4 <WFI_SET>
	AfterExitSleep();		//
 8005942:	f7ff ffd7 	bl	80058f4 <AfterExitSleep>
  __ASM volatile ("cpsie i" : : : "memory");
 8005946:	b662      	cpsie	i
	
	//__dsb(portSY_FULL_READ_WRITE );
	//__isb(portSY_FULL_READ_WRITE );
	__enable_irq();
}
 8005948:	bf00      	nop
 800594a:	bd80      	pop	{r7, pc}

0800594c <LowerToCap>:

//
//str:
//len
void LowerToCap(u8 *str,u8 len)
{
 800594c:	b480      	push	{r7}
 800594e:	b085      	sub	sp, #20
 8005950:	af00      	add	r7, sp, #0
 8005952:	6078      	str	r0, [r7, #4]
 8005954:	460b      	mov	r3, r1
 8005956:	70fb      	strb	r3, [r7, #3]
	u8 i;
	for(i=0;i<len;i++)
 8005958:	2300      	movs	r3, #0
 800595a:	73fb      	strb	r3, [r7, #15]
 800595c:	e018      	b.n	8005990 <LowerToCap+0x44>
	{
		if((96<str[i])&&(str[i]<123))	//
 800595e:	7bfb      	ldrb	r3, [r7, #15]
 8005960:	687a      	ldr	r2, [r7, #4]
 8005962:	4413      	add	r3, r2
 8005964:	781b      	ldrb	r3, [r3, #0]
 8005966:	2b60      	cmp	r3, #96	; 0x60
 8005968:	d90f      	bls.n	800598a <LowerToCap+0x3e>
 800596a:	7bfb      	ldrb	r3, [r7, #15]
 800596c:	687a      	ldr	r2, [r7, #4]
 800596e:	4413      	add	r3, r2
 8005970:	781b      	ldrb	r3, [r3, #0]
 8005972:	2b7a      	cmp	r3, #122	; 0x7a
 8005974:	d809      	bhi.n	800598a <LowerToCap+0x3e>
		str[i]=str[i]-32;				//
 8005976:	7bfb      	ldrb	r3, [r7, #15]
 8005978:	687a      	ldr	r2, [r7, #4]
 800597a:	4413      	add	r3, r2
 800597c:	7bfa      	ldrb	r2, [r7, #15]
 800597e:	6879      	ldr	r1, [r7, #4]
 8005980:	440a      	add	r2, r1
 8005982:	7812      	ldrb	r2, [r2, #0]
 8005984:	3a20      	subs	r2, #32
 8005986:	b2d2      	uxtb	r2, r2
 8005988:	701a      	strb	r2, [r3, #0]
	for(i=0;i<len;i++)
 800598a:	7bfb      	ldrb	r3, [r7, #15]
 800598c:	3301      	adds	r3, #1
 800598e:	73fb      	strb	r3, [r7, #15]
 8005990:	7bfa      	ldrb	r2, [r7, #15]
 8005992:	78fb      	ldrb	r3, [r7, #3]
 8005994:	429a      	cmp	r2, r3
 8005996:	d3e2      	bcc.n	800595e <LowerToCap+0x12>
	}
}
 8005998:	bf00      	nop
 800599a:	3714      	adds	r7, #20
 800599c:	46bd      	mov	sp, r7
 800599e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a2:	4770      	bx	lr

080059a4 <CommandProcess>:

//
//str
//: 0XFF
u8 CommandProcess(u8 *str)
{
 80059a4:	b580      	push	{r7, lr}
 80059a6:	b084      	sub	sp, #16
 80059a8:	af00      	add	r7, sp, #0
 80059aa:	6078      	str	r0, [r7, #4]
	u8 CommandValue=COMMANDERR;
 80059ac:	23ff      	movs	r3, #255	; 0xff
 80059ae:	73fb      	strb	r3, [r7, #15]
	if(strcmp((char*)str,"LED1ON")==0) CommandValue=LED1ON;
 80059b0:	4915      	ldr	r1, [pc, #84]	; (8005a08 <CommandProcess+0x64>)
 80059b2:	6878      	ldr	r0, [r7, #4]
 80059b4:	f7fa fc0c 	bl	80001d0 <strcmp>
 80059b8:	4603      	mov	r3, r0
 80059ba:	2b00      	cmp	r3, #0
 80059bc:	d102      	bne.n	80059c4 <CommandProcess+0x20>
 80059be:	2301      	movs	r3, #1
 80059c0:	73fb      	strb	r3, [r7, #15]
 80059c2:	e01c      	b.n	80059fe <CommandProcess+0x5a>
	else if(strcmp((char*)str,"LED1OFF")==0) CommandValue=LED1OFF;
 80059c4:	4911      	ldr	r1, [pc, #68]	; (8005a0c <CommandProcess+0x68>)
 80059c6:	6878      	ldr	r0, [r7, #4]
 80059c8:	f7fa fc02 	bl	80001d0 <strcmp>
 80059cc:	4603      	mov	r3, r0
 80059ce:	2b00      	cmp	r3, #0
 80059d0:	d102      	bne.n	80059d8 <CommandProcess+0x34>
 80059d2:	2302      	movs	r3, #2
 80059d4:	73fb      	strb	r3, [r7, #15]
 80059d6:	e012      	b.n	80059fe <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPON")==0) CommandValue=BEEPON;
 80059d8:	490d      	ldr	r1, [pc, #52]	; (8005a10 <CommandProcess+0x6c>)
 80059da:	6878      	ldr	r0, [r7, #4]
 80059dc:	f7fa fbf8 	bl	80001d0 <strcmp>
 80059e0:	4603      	mov	r3, r0
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d102      	bne.n	80059ec <CommandProcess+0x48>
 80059e6:	2303      	movs	r3, #3
 80059e8:	73fb      	strb	r3, [r7, #15]
 80059ea:	e008      	b.n	80059fe <CommandProcess+0x5a>
	else if(strcmp((char*)str,"BEEPOFF")==0) CommandValue=BEEPOFF;
 80059ec:	4909      	ldr	r1, [pc, #36]	; (8005a14 <CommandProcess+0x70>)
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7fa fbee 	bl	80001d0 <strcmp>
 80059f4:	4603      	mov	r3, r0
 80059f6:	2b00      	cmp	r3, #0
 80059f8:	d101      	bne.n	80059fe <CommandProcess+0x5a>
 80059fa:	2304      	movs	r3, #4
 80059fc:	73fb      	strb	r3, [r7, #15]
	return CommandValue;
 80059fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a00:	4618      	mov	r0, r3
 8005a02:	3710      	adds	r7, #16
 8005a04:	46bd      	mov	sp, r7
 8005a06:	bd80      	pop	{r7, pc}
 8005a08:	08007150 	.word	0x08007150
 8005a0c:	08007158 	.word	0x08007158
 8005a10:	08007160 	.word	0x08007160
 8005a14:	08007168 	.word	0x08007168

08005a18 <main>:

int main(void)
{ 
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b082      	sub	sp, #8
 8005a1c:	af02      	add	r7, sp, #8
	NVIC_PriorityGroupConfig(NVIC_PriorityGroup_4);//4
 8005a1e:	f44f 7040 	mov.w	r0, #768	; 0x300
 8005a22:	f7fa fc5b 	bl	80002dc <NVIC_PriorityGroupConfig>
	delay_init(168);					//
 8005a26:	20a8      	movs	r0, #168	; 0xa8
 8005a28:	f7fe fdb6 	bl	8004598 <delay_init>
	uart_init(115200);     				//
 8005a2c:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8005a30:	f7fe fe40 	bl	80046b4 <uart_init>
	LED_Init();		        			//LED
 8005a34:	f7fe fb88 	bl	8004148 <LED_Init>
	KEY_Init();							//
 8005a38:	f7fe fb60 	bl	80040fc <KEY_Init>
	BEEP_Init();						//
 8005a3c:	f7fe fb08 	bl	8004050 <BEEP_Init>
	my_mem_init(SRAMIN);            	//
 8005a40:	2000      	movs	r0, #0
 8005a42:	f7fe fc21 	bl	8004288 <my_mem_init>
    
	//
    xTaskCreate((TaskFunction_t )start_task,            //
 8005a46:	4b08      	ldr	r3, [pc, #32]	; (8005a68 <main+0x50>)
 8005a48:	9301      	str	r3, [sp, #4]
 8005a4a:	2301      	movs	r3, #1
 8005a4c:	9300      	str	r3, [sp, #0]
 8005a4e:	2300      	movs	r3, #0
 8005a50:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a54:	4905      	ldr	r1, [pc, #20]	; (8005a6c <main+0x54>)
 8005a56:	4806      	ldr	r0, [pc, #24]	; (8005a70 <main+0x58>)
 8005a58:	f7fc fe6e 	bl	8002738 <xTaskCreate>
                (const char*    )"start_task",          //
                (uint16_t       )START_STK_SIZE,        //
                (void*          )NULL,                  //
                (UBaseType_t    )START_TASK_PRIO,       //
                (TaskHandle_t*  )&StartTask_Handler);   //              
    vTaskStartScheduler();          //
 8005a5c:	f7fd f954 	bl	8002d08 <vTaskStartScheduler>
 8005a60:	2300      	movs	r3, #0
}
 8005a62:	4618      	mov	r0, r3
 8005a64:	46bd      	mov	sp, r7
 8005a66:	bd80      	pop	{r7, pc}
 8005a68:	20016a9c 	.word	0x20016a9c
 8005a6c:	08007170 	.word	0x08007170
 8005a70:	08005a75 	.word	0x08005a75

08005a74 <start_task>:

//
void start_task(void *pvParameters)
{
 8005a74:	b580      	push	{r7, lr}
 8005a76:	b084      	sub	sp, #16
 8005a78:	af02      	add	r7, sp, #8
 8005a7a:	6078      	str	r0, [r7, #4]
    taskENTER_CRITICAL();           //
 8005a7c:	f7fb fb14 	bl	80010a8 <vPortEnterCritical>
	
	//
	BinarySemaphore=xSemaphoreCreateBinary();	
 8005a80:	2203      	movs	r2, #3
 8005a82:	2100      	movs	r1, #0
 8005a84:	2001      	movs	r0, #1
 8005a86:	f7fb fe53 	bl	8001730 <xQueueGenericCreate>
 8005a8a:	4602      	mov	r2, r0
 8005a8c:	4b11      	ldr	r3, [pc, #68]	; (8005ad4 <start_task+0x60>)
 8005a8e:	601a      	str	r2, [r3, #0]
    //TASK1
    xTaskCreate((TaskFunction_t )task1_task,             
 8005a90:	4b11      	ldr	r3, [pc, #68]	; (8005ad8 <start_task+0x64>)
 8005a92:	9301      	str	r3, [sp, #4]
 8005a94:	2302      	movs	r3, #2
 8005a96:	9300      	str	r3, [sp, #0]
 8005a98:	2300      	movs	r3, #0
 8005a9a:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005a9e:	490f      	ldr	r1, [pc, #60]	; (8005adc <start_task+0x68>)
 8005aa0:	480f      	ldr	r0, [pc, #60]	; (8005ae0 <start_task+0x6c>)
 8005aa2:	f7fc fe49 	bl	8002738 <xTaskCreate>
                (uint16_t       )TASK1_STK_SIZE,        
                (void*          )NULL,                  
                (UBaseType_t    )TASK1_TASK_PRIO,        
                (TaskHandle_t*  )&Task1Task_Handler);   
    //TASK2
    xTaskCreate((TaskFunction_t )DataProcess_task,     
 8005aa6:	4b0f      	ldr	r3, [pc, #60]	; (8005ae4 <start_task+0x70>)
 8005aa8:	9301      	str	r3, [sp, #4]
 8005aaa:	2303      	movs	r3, #3
 8005aac:	9300      	str	r3, [sp, #0]
 8005aae:	2300      	movs	r3, #0
 8005ab0:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005ab4:	490c      	ldr	r1, [pc, #48]	; (8005ae8 <start_task+0x74>)
 8005ab6:	480d      	ldr	r0, [pc, #52]	; (8005aec <start_task+0x78>)
 8005ab8:	f7fc fe3e 	bl	8002738 <xTaskCreate>
                (const char*    )"keyprocess_task",   
                (uint16_t       )DATAPROCESS_STK_SIZE,
                (void*          )NULL,
                (UBaseType_t    )DATAPROCESS_TASK_PRIO,
                (TaskHandle_t*  )&DataProcess_Handler); 
    vTaskDelete(StartTask_Handler); //
 8005abc:	4b0c      	ldr	r3, [pc, #48]	; (8005af0 <start_task+0x7c>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4618      	mov	r0, r3
 8005ac2:	f7fc ff97 	bl	80029f4 <vTaskDelete>
    taskEXIT_CRITICAL();            //
 8005ac6:	f7fb fb1b 	bl	8001100 <vPortExitCritical>
}
 8005aca:	bf00      	nop
 8005acc:	3708      	adds	r7, #8
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}
 8005ad2:	bf00      	nop
 8005ad4:	20016aa4 	.word	0x20016aa4
 8005ad8:	20016aa8 	.word	0x20016aa8
 8005adc:	0800717c 	.word	0x0800717c
 8005ae0:	08005af5 	.word	0x08005af5
 8005ae4:	20016aa0 	.word	0x20016aa0
 8005ae8:	08007188 	.word	0x08007188
 8005aec:	08005b1d 	.word	0x08005b1d
 8005af0:	20016a9c 	.word	0x20016a9c

08005af4 <task1_task>:

//task1
void task1_task(void *pvParameters)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
	while(1)
	{
		LED0=!LED0;
 8005afc:	4a06      	ldr	r2, [pc, #24]	; (8005b18 <task1_task+0x24>)
 8005afe:	4b06      	ldr	r3, [pc, #24]	; (8005b18 <task1_task+0x24>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	bf0c      	ite	eq
 8005b06:	2301      	moveq	r3, #1
 8005b08:	2300      	movne	r3, #0
 8005b0a:	b2db      	uxtb	r3, r3
 8005b0c:	6013      	str	r3, [r2, #0]
        vTaskDelay(500);             	//500ms500	
 8005b0e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8005b12:	f7fd f80f 	bl	8002b34 <vTaskDelay>
		LED0=!LED0;
 8005b16:	e7f1      	b.n	8005afc <task1_task+0x8>
 8005b18:	424282a4 	.word	0x424282a4

08005b1c <DataProcess_task>:
	}
}

//DataProcess_task
void DataProcess_task(void *pvParameters)
{
 8005b1c:	b580      	push	{r7, lr}
 8005b1e:	b086      	sub	sp, #24
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	6078      	str	r0, [r7, #4]
	u8 len=0;
 8005b24:	2300      	movs	r3, #0
 8005b26:	75fb      	strb	r3, [r7, #23]
	u8 CommandValue=COMMANDERR;
 8005b28:	23ff      	movs	r3, #255	; 0xff
 8005b2a:	75bb      	strb	r3, [r7, #22]
	BaseType_t err=pdFALSE;
 8005b2c:	2300      	movs	r3, #0
 8005b2e:	613b      	str	r3, [r7, #16]
	
	u8 *CommandStr;
	while(1)
	{
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 8005b30:	4b30      	ldr	r3, [pc, #192]	; (8005bf4 <DataProcess_task+0xd8>)
 8005b32:	6818      	ldr	r0, [r3, #0]
 8005b34:	2300      	movs	r3, #0
 8005b36:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005b3a:	2100      	movs	r1, #0
 8005b3c:	f7fc f9ec 	bl	8001f18 <xQueueGenericReceive>
 8005b40:	6138      	str	r0, [r7, #16]
		if(err==pdTRUE)										//
 8005b42:	693b      	ldr	r3, [r7, #16]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d1f3      	bne.n	8005b30 <DataProcess_task+0x14>
		{
			len=USART_RX_STA&0x3fff;						//
 8005b48:	4b2b      	ldr	r3, [pc, #172]	; (8005bf8 <DataProcess_task+0xdc>)
 8005b4a:	881b      	ldrh	r3, [r3, #0]
 8005b4c:	75fb      	strb	r3, [r7, #23]
			CommandStr=mymalloc(SRAMIN,len+1);				//
 8005b4e:	7dfb      	ldrb	r3, [r7, #23]
 8005b50:	3301      	adds	r3, #1
 8005b52:	4619      	mov	r1, r3
 8005b54:	2000      	movs	r0, #0
 8005b56:	f7fe fcf3 	bl	8004540 <mymalloc>
 8005b5a:	60f8      	str	r0, [r7, #12]
			sprintf((char*)CommandStr,"%s",USART_RX_BUF);
 8005b5c:	4927      	ldr	r1, [pc, #156]	; (8005bfc <DataProcess_task+0xe0>)
 8005b5e:	68f8      	ldr	r0, [r7, #12]
 8005b60:	f000 f9d6 	bl	8005f10 <strcpy>
			CommandStr[len]='\0';							//
 8005b64:	7dfb      	ldrb	r3, [r7, #23]
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4413      	add	r3, r2
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	701a      	strb	r2, [r3, #0]
			LowerToCap(CommandStr,len);						//		
 8005b6e:	7dfb      	ldrb	r3, [r7, #23]
 8005b70:	4619      	mov	r1, r3
 8005b72:	68f8      	ldr	r0, [r7, #12]
 8005b74:	f7ff feea 	bl	800594c <LowerToCap>
			CommandValue=CommandProcess(CommandStr);		//
 8005b78:	68f8      	ldr	r0, [r7, #12]
 8005b7a:	f7ff ff13 	bl	80059a4 <CommandProcess>
 8005b7e:	4603      	mov	r3, r0
 8005b80:	75bb      	strb	r3, [r7, #22]
			if(CommandValue!=COMMANDERR)
 8005b82:	7dbb      	ldrb	r3, [r7, #22]
 8005b84:	2bff      	cmp	r3, #255	; 0xff
 8005b86:	d024      	beq.n	8005bd2 <DataProcess_task+0xb6>
			{
				printf(":%s\r\n",CommandStr);
 8005b88:	68f9      	ldr	r1, [r7, #12]
 8005b8a:	481d      	ldr	r0, [pc, #116]	; (8005c00 <DataProcess_task+0xe4>)
 8005b8c:	f000 f944 	bl	8005e18 <iprintf>
				switch(CommandValue)						//
 8005b90:	7dbb      	ldrb	r3, [r7, #22]
 8005b92:	3b01      	subs	r3, #1
 8005b94:	2b03      	cmp	r3, #3
 8005b96:	d81f      	bhi.n	8005bd8 <DataProcess_task+0xbc>
 8005b98:	a201      	add	r2, pc, #4	; (adr r2, 8005ba0 <DataProcess_task+0x84>)
 8005b9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005b9e:	bf00      	nop
 8005ba0:	08005bb1 	.word	0x08005bb1
 8005ba4:	08005bb9 	.word	0x08005bb9
 8005ba8:	08005bc1 	.word	0x08005bc1
 8005bac:	08005bc9 	.word	0x08005bc9
				{
					case LED1ON: 
						LED1=0;
 8005bb0:	4b14      	ldr	r3, [pc, #80]	; (8005c04 <DataProcess_task+0xe8>)
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	601a      	str	r2, [r3, #0]
						break;
 8005bb6:	e00f      	b.n	8005bd8 <DataProcess_task+0xbc>
					case LED1OFF:
						LED1=1;
 8005bb8:	4b12      	ldr	r3, [pc, #72]	; (8005c04 <DataProcess_task+0xe8>)
 8005bba:	2201      	movs	r2, #1
 8005bbc:	601a      	str	r2, [r3, #0]
						break;
 8005bbe:	e00b      	b.n	8005bd8 <DataProcess_task+0xbc>
					case BEEPON:
						BEEP=1;
 8005bc0:	4b11      	ldr	r3, [pc, #68]	; (8005c08 <DataProcess_task+0xec>)
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]
						break;
 8005bc6:	e007      	b.n	8005bd8 <DataProcess_task+0xbc>
					case BEEPOFF:
						BEEP=0;
 8005bc8:	4b0f      	ldr	r3, [pc, #60]	; (8005c08 <DataProcess_task+0xec>)
 8005bca:	2200      	movs	r2, #0
 8005bcc:	601a      	str	r2, [r3, #0]
						break;
 8005bce:	bf00      	nop
 8005bd0:	e002      	b.n	8005bd8 <DataProcess_task+0xbc>
				}
			}
			else
			{
				printf("!!\r\n");
 8005bd2:	480e      	ldr	r0, [pc, #56]	; (8005c0c <DataProcess_task+0xf0>)
 8005bd4:	f000 f994 	bl	8005f00 <puts>
			}
			USART_RX_STA=0;
 8005bd8:	4b07      	ldr	r3, [pc, #28]	; (8005bf8 <DataProcess_task+0xdc>)
 8005bda:	2200      	movs	r2, #0
 8005bdc:	801a      	strh	r2, [r3, #0]
			memset(USART_RX_BUF,0,USART_REC_LEN);			//
 8005bde:	22c8      	movs	r2, #200	; 0xc8
 8005be0:	2100      	movs	r1, #0
 8005be2:	4806      	ldr	r0, [pc, #24]	; (8005bfc <DataProcess_task+0xe0>)
 8005be4:	f000 f90f 	bl	8005e06 <memset>
			myfree(SRAMIN,CommandStr);						//
 8005be8:	68f9      	ldr	r1, [r7, #12]
 8005bea:	2000      	movs	r0, #0
 8005bec:	f7fe fc8a 	bl	8004504 <myfree>
		err=xSemaphoreTake(BinarySemaphore,portMAX_DELAY);	//
 8005bf0:	e79e      	b.n	8005b30 <DataProcess_task+0x14>
 8005bf2:	bf00      	nop
 8005bf4:	20016aa4 	.word	0x20016aa4
 8005bf8:	20006454 	.word	0x20006454
 8005bfc:	20015538 	.word	0x20015538
 8005c00:	08007198 	.word	0x08007198
 8005c04:	424282a8 	.word	0x424282a8
 8005c08:	424282a0 	.word	0x424282a0
 8005c0c:	080071ac 	.word	0x080071ac

08005c10 <NMI_Handler>:
  * @brief  This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 8005c10:	b480      	push	{r7}
 8005c12:	af00      	add	r7, sp, #0
}
 8005c14:	bf00      	nop
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr

08005c1e <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 8005c1e:	b480      	push	{r7}
 8005c20:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8005c22:	e7fe      	b.n	8005c22 <HardFault_Handler+0x4>

08005c24 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8005c24:	b480      	push	{r7}
 8005c26:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8005c28:	e7fe      	b.n	8005c28 <MemManage_Handler+0x4>

08005c2a <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8005c2a:	b480      	push	{r7}
 8005c2c:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 8005c2e:	e7fe      	b.n	8005c2e <BusFault_Handler+0x4>

08005c30 <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 8005c30:	b480      	push	{r7}
 8005c32:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8005c34:	e7fe      	b.n	8005c34 <UsageFault_Handler+0x4>

08005c36 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8005c36:	b480      	push	{r7}
 8005c38:	af00      	add	r7, sp, #0
}
 8005c3a:	bf00      	nop
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c42:	4770      	bx	lr

08005c44 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8005c48:	4a16      	ldr	r2, [pc, #88]	; (8005ca4 <SystemInit+0x60>)
 8005c4a:	4b16      	ldr	r3, [pc, #88]	; (8005ca4 <SystemInit+0x60>)
 8005c4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005c50:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8005c54:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8005c58:	4a13      	ldr	r2, [pc, #76]	; (8005ca8 <SystemInit+0x64>)
 8005c5a:	4b13      	ldr	r3, [pc, #76]	; (8005ca8 <SystemInit+0x64>)
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	f043 0301 	orr.w	r3, r3, #1
 8005c62:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8005c64:	4b10      	ldr	r3, [pc, #64]	; (8005ca8 <SystemInit+0x64>)
 8005c66:	2200      	movs	r2, #0
 8005c68:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8005c6a:	4a0f      	ldr	r2, [pc, #60]	; (8005ca8 <SystemInit+0x64>)
 8005c6c:	4b0e      	ldr	r3, [pc, #56]	; (8005ca8 <SystemInit+0x64>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 8005c74:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005c78:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8005c7a:	4b0b      	ldr	r3, [pc, #44]	; (8005ca8 <SystemInit+0x64>)
 8005c7c:	4a0b      	ldr	r2, [pc, #44]	; (8005cac <SystemInit+0x68>)
 8005c7e:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8005c80:	4a09      	ldr	r2, [pc, #36]	; (8005ca8 <SystemInit+0x64>)
 8005c82:	4b09      	ldr	r3, [pc, #36]	; (8005ca8 <SystemInit+0x64>)
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005c8a:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8005c8c:	4b06      	ldr	r3, [pc, #24]	; (8005ca8 <SystemInit+0x64>)
 8005c8e:	2200      	movs	r2, #0
 8005c90:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 8005c92:	f000 f80d 	bl	8005cb0 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8005c96:	4b03      	ldr	r3, [pc, #12]	; (8005ca4 <SystemInit+0x60>)
 8005c98:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005c9c:	609a      	str	r2, [r3, #8]
#endif
}
 8005c9e:	bf00      	nop
 8005ca0:	bd80      	pop	{r7, pc}
 8005ca2:	bf00      	nop
 8005ca4:	e000ed00 	.word	0xe000ed00
 8005ca8:	40023800 	.word	0x40023800
 8005cac:	24003010 	.word	0x24003010

08005cb0 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 8005cb0:	b480      	push	{r7}
 8005cb2:	b083      	sub	sp, #12
 8005cb4:	af00      	add	r7, sp, #0
#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx) || defined (STM32F401xx)
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 8005cb6:	2300      	movs	r3, #0
 8005cb8:	607b      	str	r3, [r7, #4]
 8005cba:	2300      	movs	r3, #0
 8005cbc:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 8005cbe:	4a36      	ldr	r2, [pc, #216]	; (8005d98 <SetSysClock+0xe8>)
 8005cc0:	4b35      	ldr	r3, [pc, #212]	; (8005d98 <SetSysClock+0xe8>)
 8005cc2:	681b      	ldr	r3, [r3, #0]
 8005cc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005cc8:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 8005cca:	4b33      	ldr	r3, [pc, #204]	; (8005d98 <SetSysClock+0xe8>)
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cd2:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	3301      	adds	r3, #1
 8005cd8:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d103      	bne.n	8005ce8 <SetSysClock+0x38>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	f5b3 4fa0 	cmp.w	r3, #20480	; 0x5000
 8005ce6:	d1f0      	bne.n	8005cca <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8005ce8:	4b2b      	ldr	r3, [pc, #172]	; (8005d98 <SetSysClock+0xe8>)
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d002      	beq.n	8005cfa <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 8005cf4:	2301      	movs	r3, #1
 8005cf6:	603b      	str	r3, [r7, #0]
 8005cf8:	e001      	b.n	8005cfe <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8005cfa:	2300      	movs	r3, #0
 8005cfc:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8005cfe:	683b      	ldr	r3, [r7, #0]
 8005d00:	2b01      	cmp	r3, #1
 8005d02:	d142      	bne.n	8005d8a <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 8005d04:	4a24      	ldr	r2, [pc, #144]	; (8005d98 <SetSysClock+0xe8>)
 8005d06:	4b24      	ldr	r3, [pc, #144]	; (8005d98 <SetSysClock+0xe8>)
 8005d08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005d0a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d0e:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8005d10:	4a22      	ldr	r2, [pc, #136]	; (8005d9c <SetSysClock+0xec>)
 8005d12:	4b22      	ldr	r3, [pc, #136]	; (8005d9c <SetSysClock+0xec>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8005d1a:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8005d1c:	4a1e      	ldr	r2, [pc, #120]	; (8005d98 <SetSysClock+0xe8>)
 8005d1e:	4b1e      	ldr	r3, [pc, #120]	; (8005d98 <SetSysClock+0xe8>)
 8005d20:	689b      	ldr	r3, [r3, #8]
 8005d22:	6093      	str	r3, [r2, #8]

#if defined (STM32F40_41xxx) || defined (STM32F427_437xx) || defined (STM32F429_439xx)      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 8005d24:	4a1c      	ldr	r2, [pc, #112]	; (8005d98 <SetSysClock+0xe8>)
 8005d26:	4b1c      	ldr	r3, [pc, #112]	; (8005d98 <SetSysClock+0xe8>)
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005d2e:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8005d30:	4a19      	ldr	r2, [pc, #100]	; (8005d98 <SetSysClock+0xe8>)
 8005d32:	4b19      	ldr	r3, [pc, #100]	; (8005d98 <SetSysClock+0xe8>)
 8005d34:	689b      	ldr	r3, [r3, #8]
 8005d36:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8005d3a:	6093      	str	r3, [r2, #8]
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
#endif /* STM32F401xx */
   
    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8005d3c:	4b16      	ldr	r3, [pc, #88]	; (8005d98 <SetSysClock+0xe8>)
 8005d3e:	4a18      	ldr	r2, [pc, #96]	; (8005da0 <SetSysClock+0xf0>)
 8005d40:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 8005d42:	4a15      	ldr	r2, [pc, #84]	; (8005d98 <SetSysClock+0xe8>)
 8005d44:	4b14      	ldr	r3, [pc, #80]	; (8005d98 <SetSysClock+0xe8>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005d4c:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8005d4e:	bf00      	nop
 8005d50:	4b11      	ldr	r3, [pc, #68]	; (8005d98 <SetSysClock+0xe8>)
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d0f9      	beq.n	8005d50 <SetSysClock+0xa0>
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
#endif /* STM32F427_437x || STM32F429_439xx  */

#if defined (STM32F40_41xxx)     
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8005d5c:	4b11      	ldr	r3, [pc, #68]	; (8005da4 <SetSysClock+0xf4>)
 8005d5e:	f240 7205 	movw	r2, #1797	; 0x705
 8005d62:	601a      	str	r2, [r3, #0]
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
#endif /* STM32F401xx */

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 8005d64:	4a0c      	ldr	r2, [pc, #48]	; (8005d98 <SetSysClock+0xe8>)
 8005d66:	4b0c      	ldr	r3, [pc, #48]	; (8005d98 <SetSysClock+0xe8>)
 8005d68:	689b      	ldr	r3, [r3, #8]
 8005d6a:	f023 0303 	bic.w	r3, r3, #3
 8005d6e:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8005d70:	4a09      	ldr	r2, [pc, #36]	; (8005d98 <SetSysClock+0xe8>)
 8005d72:	4b09      	ldr	r3, [pc, #36]	; (8005d98 <SetSysClock+0xe8>)
 8005d74:	689b      	ldr	r3, [r3, #8]
 8005d76:	f043 0302 	orr.w	r3, r3, #2
 8005d7a:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8005d7c:	bf00      	nop
 8005d7e:	4b06      	ldr	r3, [pc, #24]	; (8005d98 <SetSysClock+0xe8>)
 8005d80:	689b      	ldr	r3, [r3, #8]
 8005d82:	f003 030c 	and.w	r3, r3, #12
 8005d86:	2b08      	cmp	r3, #8
 8005d88:	d1f9      	bne.n	8005d7e <SetSysClock+0xce>
  while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
  {
  }
#endif /* USE_HSE_BYPASS */  
#endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx */  
}
 8005d8a:	bf00      	nop
 8005d8c:	370c      	adds	r7, #12
 8005d8e:	46bd      	mov	sp, r7
 8005d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d94:	4770      	bx	lr
 8005d96:	bf00      	nop
 8005d98:	40023800 	.word	0x40023800
 8005d9c:	40007000 	.word	0x40007000
 8005da0:	07405408 	.word	0x07405408
 8005da4:	40023c00 	.word	0x40023c00

08005da8 <__libc_init_array>:
 8005da8:	b570      	push	{r4, r5, r6, lr}
 8005daa:	4e0d      	ldr	r6, [pc, #52]	; (8005de0 <__libc_init_array+0x38>)
 8005dac:	4c0d      	ldr	r4, [pc, #52]	; (8005de4 <__libc_init_array+0x3c>)
 8005dae:	1ba4      	subs	r4, r4, r6
 8005db0:	10a4      	asrs	r4, r4, #2
 8005db2:	2500      	movs	r5, #0
 8005db4:	42a5      	cmp	r5, r4
 8005db6:	d109      	bne.n	8005dcc <__libc_init_array+0x24>
 8005db8:	4e0b      	ldr	r6, [pc, #44]	; (8005de8 <__libc_init_array+0x40>)
 8005dba:	4c0c      	ldr	r4, [pc, #48]	; (8005dec <__libc_init_array+0x44>)
 8005dbc:	f000 ffce 	bl	8006d5c <_init>
 8005dc0:	1ba4      	subs	r4, r4, r6
 8005dc2:	10a4      	asrs	r4, r4, #2
 8005dc4:	2500      	movs	r5, #0
 8005dc6:	42a5      	cmp	r5, r4
 8005dc8:	d105      	bne.n	8005dd6 <__libc_init_array+0x2e>
 8005dca:	bd70      	pop	{r4, r5, r6, pc}
 8005dcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005dd0:	4798      	blx	r3
 8005dd2:	3501      	adds	r5, #1
 8005dd4:	e7ee      	b.n	8005db4 <__libc_init_array+0xc>
 8005dd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8005dda:	4798      	blx	r3
 8005ddc:	3501      	adds	r5, #1
 8005dde:	e7f2      	b.n	8005dc6 <__libc_init_array+0x1e>
 8005de0:	080072a4 	.word	0x080072a4
 8005de4:	080072a4 	.word	0x080072a4
 8005de8:	080072a4 	.word	0x080072a4
 8005dec:	080072a8 	.word	0x080072a8

08005df0 <memcpy>:
 8005df0:	b510      	push	{r4, lr}
 8005df2:	1e43      	subs	r3, r0, #1
 8005df4:	440a      	add	r2, r1
 8005df6:	4291      	cmp	r1, r2
 8005df8:	d100      	bne.n	8005dfc <memcpy+0xc>
 8005dfa:	bd10      	pop	{r4, pc}
 8005dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005e04:	e7f7      	b.n	8005df6 <memcpy+0x6>

08005e06 <memset>:
 8005e06:	4402      	add	r2, r0
 8005e08:	4603      	mov	r3, r0
 8005e0a:	4293      	cmp	r3, r2
 8005e0c:	d100      	bne.n	8005e10 <memset+0xa>
 8005e0e:	4770      	bx	lr
 8005e10:	f803 1b01 	strb.w	r1, [r3], #1
 8005e14:	e7f9      	b.n	8005e0a <memset+0x4>
	...

08005e18 <iprintf>:
 8005e18:	b40f      	push	{r0, r1, r2, r3}
 8005e1a:	4b0a      	ldr	r3, [pc, #40]	; (8005e44 <iprintf+0x2c>)
 8005e1c:	b513      	push	{r0, r1, r4, lr}
 8005e1e:	681c      	ldr	r4, [r3, #0]
 8005e20:	b124      	cbz	r4, 8005e2c <iprintf+0x14>
 8005e22:	69a3      	ldr	r3, [r4, #24]
 8005e24:	b913      	cbnz	r3, 8005e2c <iprintf+0x14>
 8005e26:	4620      	mov	r0, r4
 8005e28:	f000 fa2c 	bl	8006284 <__sinit>
 8005e2c:	ab05      	add	r3, sp, #20
 8005e2e:	9a04      	ldr	r2, [sp, #16]
 8005e30:	68a1      	ldr	r1, [r4, #8]
 8005e32:	9301      	str	r3, [sp, #4]
 8005e34:	4620      	mov	r0, r4
 8005e36:	f000 fbe9 	bl	800660c <_vfiprintf_r>
 8005e3a:	b002      	add	sp, #8
 8005e3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005e40:	b004      	add	sp, #16
 8005e42:	4770      	bx	lr
 8005e44:	20000048 	.word	0x20000048

08005e48 <_puts_r>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	460e      	mov	r6, r1
 8005e4c:	4605      	mov	r5, r0
 8005e4e:	b118      	cbz	r0, 8005e58 <_puts_r+0x10>
 8005e50:	6983      	ldr	r3, [r0, #24]
 8005e52:	b90b      	cbnz	r3, 8005e58 <_puts_r+0x10>
 8005e54:	f000 fa16 	bl	8006284 <__sinit>
 8005e58:	69ab      	ldr	r3, [r5, #24]
 8005e5a:	68ac      	ldr	r4, [r5, #8]
 8005e5c:	b913      	cbnz	r3, 8005e64 <_puts_r+0x1c>
 8005e5e:	4628      	mov	r0, r5
 8005e60:	f000 fa10 	bl	8006284 <__sinit>
 8005e64:	4b23      	ldr	r3, [pc, #140]	; (8005ef4 <_puts_r+0xac>)
 8005e66:	429c      	cmp	r4, r3
 8005e68:	d117      	bne.n	8005e9a <_puts_r+0x52>
 8005e6a:	686c      	ldr	r4, [r5, #4]
 8005e6c:	89a3      	ldrh	r3, [r4, #12]
 8005e6e:	071b      	lsls	r3, r3, #28
 8005e70:	d51d      	bpl.n	8005eae <_puts_r+0x66>
 8005e72:	6923      	ldr	r3, [r4, #16]
 8005e74:	b1db      	cbz	r3, 8005eae <_puts_r+0x66>
 8005e76:	3e01      	subs	r6, #1
 8005e78:	68a3      	ldr	r3, [r4, #8]
 8005e7a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005e7e:	3b01      	subs	r3, #1
 8005e80:	60a3      	str	r3, [r4, #8]
 8005e82:	b9e9      	cbnz	r1, 8005ec0 <_puts_r+0x78>
 8005e84:	2b00      	cmp	r3, #0
 8005e86:	da2e      	bge.n	8005ee6 <_puts_r+0x9e>
 8005e88:	4622      	mov	r2, r4
 8005e8a:	210a      	movs	r1, #10
 8005e8c:	4628      	mov	r0, r5
 8005e8e:	f000 f847 	bl	8005f20 <__swbuf_r>
 8005e92:	3001      	adds	r0, #1
 8005e94:	d011      	beq.n	8005eba <_puts_r+0x72>
 8005e96:	200a      	movs	r0, #10
 8005e98:	bd70      	pop	{r4, r5, r6, pc}
 8005e9a:	4b17      	ldr	r3, [pc, #92]	; (8005ef8 <_puts_r+0xb0>)
 8005e9c:	429c      	cmp	r4, r3
 8005e9e:	d101      	bne.n	8005ea4 <_puts_r+0x5c>
 8005ea0:	68ac      	ldr	r4, [r5, #8]
 8005ea2:	e7e3      	b.n	8005e6c <_puts_r+0x24>
 8005ea4:	4b15      	ldr	r3, [pc, #84]	; (8005efc <_puts_r+0xb4>)
 8005ea6:	429c      	cmp	r4, r3
 8005ea8:	bf08      	it	eq
 8005eaa:	68ec      	ldreq	r4, [r5, #12]
 8005eac:	e7de      	b.n	8005e6c <_puts_r+0x24>
 8005eae:	4621      	mov	r1, r4
 8005eb0:	4628      	mov	r0, r5
 8005eb2:	f000 f887 	bl	8005fc4 <__swsetup_r>
 8005eb6:	2800      	cmp	r0, #0
 8005eb8:	d0dd      	beq.n	8005e76 <_puts_r+0x2e>
 8005eba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ebe:	bd70      	pop	{r4, r5, r6, pc}
 8005ec0:	2b00      	cmp	r3, #0
 8005ec2:	da04      	bge.n	8005ece <_puts_r+0x86>
 8005ec4:	69a2      	ldr	r2, [r4, #24]
 8005ec6:	4293      	cmp	r3, r2
 8005ec8:	db06      	blt.n	8005ed8 <_puts_r+0x90>
 8005eca:	290a      	cmp	r1, #10
 8005ecc:	d004      	beq.n	8005ed8 <_puts_r+0x90>
 8005ece:	6823      	ldr	r3, [r4, #0]
 8005ed0:	1c5a      	adds	r2, r3, #1
 8005ed2:	6022      	str	r2, [r4, #0]
 8005ed4:	7019      	strb	r1, [r3, #0]
 8005ed6:	e7cf      	b.n	8005e78 <_puts_r+0x30>
 8005ed8:	4622      	mov	r2, r4
 8005eda:	4628      	mov	r0, r5
 8005edc:	f000 f820 	bl	8005f20 <__swbuf_r>
 8005ee0:	3001      	adds	r0, #1
 8005ee2:	d1c9      	bne.n	8005e78 <_puts_r+0x30>
 8005ee4:	e7e9      	b.n	8005eba <_puts_r+0x72>
 8005ee6:	6823      	ldr	r3, [r4, #0]
 8005ee8:	200a      	movs	r0, #10
 8005eea:	1c5a      	adds	r2, r3, #1
 8005eec:	6022      	str	r2, [r4, #0]
 8005eee:	7018      	strb	r0, [r3, #0]
 8005ef0:	bd70      	pop	{r4, r5, r6, pc}
 8005ef2:	bf00      	nop
 8005ef4:	0800722c 	.word	0x0800722c
 8005ef8:	0800724c 	.word	0x0800724c
 8005efc:	0800720c 	.word	0x0800720c

08005f00 <puts>:
 8005f00:	4b02      	ldr	r3, [pc, #8]	; (8005f0c <puts+0xc>)
 8005f02:	4601      	mov	r1, r0
 8005f04:	6818      	ldr	r0, [r3, #0]
 8005f06:	f7ff bf9f 	b.w	8005e48 <_puts_r>
 8005f0a:	bf00      	nop
 8005f0c:	20000048 	.word	0x20000048

08005f10 <strcpy>:
 8005f10:	4603      	mov	r3, r0
 8005f12:	f811 2b01 	ldrb.w	r2, [r1], #1
 8005f16:	f803 2b01 	strb.w	r2, [r3], #1
 8005f1a:	2a00      	cmp	r2, #0
 8005f1c:	d1f9      	bne.n	8005f12 <strcpy+0x2>
 8005f1e:	4770      	bx	lr

08005f20 <__swbuf_r>:
 8005f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f22:	460e      	mov	r6, r1
 8005f24:	4614      	mov	r4, r2
 8005f26:	4605      	mov	r5, r0
 8005f28:	b118      	cbz	r0, 8005f32 <__swbuf_r+0x12>
 8005f2a:	6983      	ldr	r3, [r0, #24]
 8005f2c:	b90b      	cbnz	r3, 8005f32 <__swbuf_r+0x12>
 8005f2e:	f000 f9a9 	bl	8006284 <__sinit>
 8005f32:	4b21      	ldr	r3, [pc, #132]	; (8005fb8 <__swbuf_r+0x98>)
 8005f34:	429c      	cmp	r4, r3
 8005f36:	d12a      	bne.n	8005f8e <__swbuf_r+0x6e>
 8005f38:	686c      	ldr	r4, [r5, #4]
 8005f3a:	69a3      	ldr	r3, [r4, #24]
 8005f3c:	60a3      	str	r3, [r4, #8]
 8005f3e:	89a3      	ldrh	r3, [r4, #12]
 8005f40:	071a      	lsls	r2, r3, #28
 8005f42:	d52e      	bpl.n	8005fa2 <__swbuf_r+0x82>
 8005f44:	6923      	ldr	r3, [r4, #16]
 8005f46:	b363      	cbz	r3, 8005fa2 <__swbuf_r+0x82>
 8005f48:	6923      	ldr	r3, [r4, #16]
 8005f4a:	6820      	ldr	r0, [r4, #0]
 8005f4c:	1ac0      	subs	r0, r0, r3
 8005f4e:	6963      	ldr	r3, [r4, #20]
 8005f50:	b2f6      	uxtb	r6, r6
 8005f52:	4298      	cmp	r0, r3
 8005f54:	4637      	mov	r7, r6
 8005f56:	db04      	blt.n	8005f62 <__swbuf_r+0x42>
 8005f58:	4621      	mov	r1, r4
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 f928 	bl	80061b0 <_fflush_r>
 8005f60:	bb28      	cbnz	r0, 8005fae <__swbuf_r+0x8e>
 8005f62:	68a3      	ldr	r3, [r4, #8]
 8005f64:	3b01      	subs	r3, #1
 8005f66:	60a3      	str	r3, [r4, #8]
 8005f68:	6823      	ldr	r3, [r4, #0]
 8005f6a:	1c5a      	adds	r2, r3, #1
 8005f6c:	6022      	str	r2, [r4, #0]
 8005f6e:	701e      	strb	r6, [r3, #0]
 8005f70:	6963      	ldr	r3, [r4, #20]
 8005f72:	3001      	adds	r0, #1
 8005f74:	4298      	cmp	r0, r3
 8005f76:	d004      	beq.n	8005f82 <__swbuf_r+0x62>
 8005f78:	89a3      	ldrh	r3, [r4, #12]
 8005f7a:	07db      	lsls	r3, r3, #31
 8005f7c:	d519      	bpl.n	8005fb2 <__swbuf_r+0x92>
 8005f7e:	2e0a      	cmp	r6, #10
 8005f80:	d117      	bne.n	8005fb2 <__swbuf_r+0x92>
 8005f82:	4621      	mov	r1, r4
 8005f84:	4628      	mov	r0, r5
 8005f86:	f000 f913 	bl	80061b0 <_fflush_r>
 8005f8a:	b190      	cbz	r0, 8005fb2 <__swbuf_r+0x92>
 8005f8c:	e00f      	b.n	8005fae <__swbuf_r+0x8e>
 8005f8e:	4b0b      	ldr	r3, [pc, #44]	; (8005fbc <__swbuf_r+0x9c>)
 8005f90:	429c      	cmp	r4, r3
 8005f92:	d101      	bne.n	8005f98 <__swbuf_r+0x78>
 8005f94:	68ac      	ldr	r4, [r5, #8]
 8005f96:	e7d0      	b.n	8005f3a <__swbuf_r+0x1a>
 8005f98:	4b09      	ldr	r3, [pc, #36]	; (8005fc0 <__swbuf_r+0xa0>)
 8005f9a:	429c      	cmp	r4, r3
 8005f9c:	bf08      	it	eq
 8005f9e:	68ec      	ldreq	r4, [r5, #12]
 8005fa0:	e7cb      	b.n	8005f3a <__swbuf_r+0x1a>
 8005fa2:	4621      	mov	r1, r4
 8005fa4:	4628      	mov	r0, r5
 8005fa6:	f000 f80d 	bl	8005fc4 <__swsetup_r>
 8005faa:	2800      	cmp	r0, #0
 8005fac:	d0cc      	beq.n	8005f48 <__swbuf_r+0x28>
 8005fae:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8005fb2:	4638      	mov	r0, r7
 8005fb4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005fb6:	bf00      	nop
 8005fb8:	0800722c 	.word	0x0800722c
 8005fbc:	0800724c 	.word	0x0800724c
 8005fc0:	0800720c 	.word	0x0800720c

08005fc4 <__swsetup_r>:
 8005fc4:	4b32      	ldr	r3, [pc, #200]	; (8006090 <__swsetup_r+0xcc>)
 8005fc6:	b570      	push	{r4, r5, r6, lr}
 8005fc8:	681d      	ldr	r5, [r3, #0]
 8005fca:	4606      	mov	r6, r0
 8005fcc:	460c      	mov	r4, r1
 8005fce:	b125      	cbz	r5, 8005fda <__swsetup_r+0x16>
 8005fd0:	69ab      	ldr	r3, [r5, #24]
 8005fd2:	b913      	cbnz	r3, 8005fda <__swsetup_r+0x16>
 8005fd4:	4628      	mov	r0, r5
 8005fd6:	f000 f955 	bl	8006284 <__sinit>
 8005fda:	4b2e      	ldr	r3, [pc, #184]	; (8006094 <__swsetup_r+0xd0>)
 8005fdc:	429c      	cmp	r4, r3
 8005fde:	d10f      	bne.n	8006000 <__swsetup_r+0x3c>
 8005fe0:	686c      	ldr	r4, [r5, #4]
 8005fe2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005fe6:	b29a      	uxth	r2, r3
 8005fe8:	0715      	lsls	r5, r2, #28
 8005fea:	d42c      	bmi.n	8006046 <__swsetup_r+0x82>
 8005fec:	06d0      	lsls	r0, r2, #27
 8005fee:	d411      	bmi.n	8006014 <__swsetup_r+0x50>
 8005ff0:	2209      	movs	r2, #9
 8005ff2:	6032      	str	r2, [r6, #0]
 8005ff4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005ff8:	81a3      	strh	r3, [r4, #12]
 8005ffa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005ffe:	bd70      	pop	{r4, r5, r6, pc}
 8006000:	4b25      	ldr	r3, [pc, #148]	; (8006098 <__swsetup_r+0xd4>)
 8006002:	429c      	cmp	r4, r3
 8006004:	d101      	bne.n	800600a <__swsetup_r+0x46>
 8006006:	68ac      	ldr	r4, [r5, #8]
 8006008:	e7eb      	b.n	8005fe2 <__swsetup_r+0x1e>
 800600a:	4b24      	ldr	r3, [pc, #144]	; (800609c <__swsetup_r+0xd8>)
 800600c:	429c      	cmp	r4, r3
 800600e:	bf08      	it	eq
 8006010:	68ec      	ldreq	r4, [r5, #12]
 8006012:	e7e6      	b.n	8005fe2 <__swsetup_r+0x1e>
 8006014:	0751      	lsls	r1, r2, #29
 8006016:	d512      	bpl.n	800603e <__swsetup_r+0x7a>
 8006018:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800601a:	b141      	cbz	r1, 800602e <__swsetup_r+0x6a>
 800601c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006020:	4299      	cmp	r1, r3
 8006022:	d002      	beq.n	800602a <__swsetup_r+0x66>
 8006024:	4630      	mov	r0, r6
 8006026:	f000 fa1b 	bl	8006460 <_free_r>
 800602a:	2300      	movs	r3, #0
 800602c:	6363      	str	r3, [r4, #52]	; 0x34
 800602e:	89a3      	ldrh	r3, [r4, #12]
 8006030:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8006034:	81a3      	strh	r3, [r4, #12]
 8006036:	2300      	movs	r3, #0
 8006038:	6063      	str	r3, [r4, #4]
 800603a:	6923      	ldr	r3, [r4, #16]
 800603c:	6023      	str	r3, [r4, #0]
 800603e:	89a3      	ldrh	r3, [r4, #12]
 8006040:	f043 0308 	orr.w	r3, r3, #8
 8006044:	81a3      	strh	r3, [r4, #12]
 8006046:	6923      	ldr	r3, [r4, #16]
 8006048:	b94b      	cbnz	r3, 800605e <__swsetup_r+0x9a>
 800604a:	89a3      	ldrh	r3, [r4, #12]
 800604c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8006050:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006054:	d003      	beq.n	800605e <__swsetup_r+0x9a>
 8006056:	4621      	mov	r1, r4
 8006058:	4630      	mov	r0, r6
 800605a:	f000 f9c1 	bl	80063e0 <__smakebuf_r>
 800605e:	89a2      	ldrh	r2, [r4, #12]
 8006060:	f012 0301 	ands.w	r3, r2, #1
 8006064:	d00c      	beq.n	8006080 <__swsetup_r+0xbc>
 8006066:	2300      	movs	r3, #0
 8006068:	60a3      	str	r3, [r4, #8]
 800606a:	6963      	ldr	r3, [r4, #20]
 800606c:	425b      	negs	r3, r3
 800606e:	61a3      	str	r3, [r4, #24]
 8006070:	6923      	ldr	r3, [r4, #16]
 8006072:	b953      	cbnz	r3, 800608a <__swsetup_r+0xc6>
 8006074:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006078:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800607c:	d1ba      	bne.n	8005ff4 <__swsetup_r+0x30>
 800607e:	bd70      	pop	{r4, r5, r6, pc}
 8006080:	0792      	lsls	r2, r2, #30
 8006082:	bf58      	it	pl
 8006084:	6963      	ldrpl	r3, [r4, #20]
 8006086:	60a3      	str	r3, [r4, #8]
 8006088:	e7f2      	b.n	8006070 <__swsetup_r+0xac>
 800608a:	2000      	movs	r0, #0
 800608c:	e7f7      	b.n	800607e <__swsetup_r+0xba>
 800608e:	bf00      	nop
 8006090:	20000048 	.word	0x20000048
 8006094:	0800722c 	.word	0x0800722c
 8006098:	0800724c 	.word	0x0800724c
 800609c:	0800720c 	.word	0x0800720c

080060a0 <__sflush_r>:
 80060a0:	898a      	ldrh	r2, [r1, #12]
 80060a2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80060a6:	4605      	mov	r5, r0
 80060a8:	0710      	lsls	r0, r2, #28
 80060aa:	460c      	mov	r4, r1
 80060ac:	d45a      	bmi.n	8006164 <__sflush_r+0xc4>
 80060ae:	684b      	ldr	r3, [r1, #4]
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	dc05      	bgt.n	80060c0 <__sflush_r+0x20>
 80060b4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80060b6:	2b00      	cmp	r3, #0
 80060b8:	dc02      	bgt.n	80060c0 <__sflush_r+0x20>
 80060ba:	2000      	movs	r0, #0
 80060bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060c0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060c2:	2e00      	cmp	r6, #0
 80060c4:	d0f9      	beq.n	80060ba <__sflush_r+0x1a>
 80060c6:	2300      	movs	r3, #0
 80060c8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80060cc:	682f      	ldr	r7, [r5, #0]
 80060ce:	602b      	str	r3, [r5, #0]
 80060d0:	d033      	beq.n	800613a <__sflush_r+0x9a>
 80060d2:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80060d4:	89a3      	ldrh	r3, [r4, #12]
 80060d6:	075a      	lsls	r2, r3, #29
 80060d8:	d505      	bpl.n	80060e6 <__sflush_r+0x46>
 80060da:	6863      	ldr	r3, [r4, #4]
 80060dc:	1ac0      	subs	r0, r0, r3
 80060de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80060e0:	b10b      	cbz	r3, 80060e6 <__sflush_r+0x46>
 80060e2:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80060e4:	1ac0      	subs	r0, r0, r3
 80060e6:	2300      	movs	r3, #0
 80060e8:	4602      	mov	r2, r0
 80060ea:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80060ec:	6a21      	ldr	r1, [r4, #32]
 80060ee:	4628      	mov	r0, r5
 80060f0:	47b0      	blx	r6
 80060f2:	1c43      	adds	r3, r0, #1
 80060f4:	89a3      	ldrh	r3, [r4, #12]
 80060f6:	d106      	bne.n	8006106 <__sflush_r+0x66>
 80060f8:	6829      	ldr	r1, [r5, #0]
 80060fa:	291d      	cmp	r1, #29
 80060fc:	d84b      	bhi.n	8006196 <__sflush_r+0xf6>
 80060fe:	4a2b      	ldr	r2, [pc, #172]	; (80061ac <__sflush_r+0x10c>)
 8006100:	40ca      	lsrs	r2, r1
 8006102:	07d6      	lsls	r6, r2, #31
 8006104:	d547      	bpl.n	8006196 <__sflush_r+0xf6>
 8006106:	2200      	movs	r2, #0
 8006108:	6062      	str	r2, [r4, #4]
 800610a:	04d9      	lsls	r1, r3, #19
 800610c:	6922      	ldr	r2, [r4, #16]
 800610e:	6022      	str	r2, [r4, #0]
 8006110:	d504      	bpl.n	800611c <__sflush_r+0x7c>
 8006112:	1c42      	adds	r2, r0, #1
 8006114:	d101      	bne.n	800611a <__sflush_r+0x7a>
 8006116:	682b      	ldr	r3, [r5, #0]
 8006118:	b903      	cbnz	r3, 800611c <__sflush_r+0x7c>
 800611a:	6560      	str	r0, [r4, #84]	; 0x54
 800611c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800611e:	602f      	str	r7, [r5, #0]
 8006120:	2900      	cmp	r1, #0
 8006122:	d0ca      	beq.n	80060ba <__sflush_r+0x1a>
 8006124:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006128:	4299      	cmp	r1, r3
 800612a:	d002      	beq.n	8006132 <__sflush_r+0x92>
 800612c:	4628      	mov	r0, r5
 800612e:	f000 f997 	bl	8006460 <_free_r>
 8006132:	2000      	movs	r0, #0
 8006134:	6360      	str	r0, [r4, #52]	; 0x34
 8006136:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800613a:	6a21      	ldr	r1, [r4, #32]
 800613c:	2301      	movs	r3, #1
 800613e:	4628      	mov	r0, r5
 8006140:	47b0      	blx	r6
 8006142:	1c41      	adds	r1, r0, #1
 8006144:	d1c6      	bne.n	80060d4 <__sflush_r+0x34>
 8006146:	682b      	ldr	r3, [r5, #0]
 8006148:	2b00      	cmp	r3, #0
 800614a:	d0c3      	beq.n	80060d4 <__sflush_r+0x34>
 800614c:	2b1d      	cmp	r3, #29
 800614e:	d001      	beq.n	8006154 <__sflush_r+0xb4>
 8006150:	2b16      	cmp	r3, #22
 8006152:	d101      	bne.n	8006158 <__sflush_r+0xb8>
 8006154:	602f      	str	r7, [r5, #0]
 8006156:	e7b0      	b.n	80060ba <__sflush_r+0x1a>
 8006158:	89a3      	ldrh	r3, [r4, #12]
 800615a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800615e:	81a3      	strh	r3, [r4, #12]
 8006160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006164:	690f      	ldr	r7, [r1, #16]
 8006166:	2f00      	cmp	r7, #0
 8006168:	d0a7      	beq.n	80060ba <__sflush_r+0x1a>
 800616a:	0793      	lsls	r3, r2, #30
 800616c:	680e      	ldr	r6, [r1, #0]
 800616e:	bf08      	it	eq
 8006170:	694b      	ldreq	r3, [r1, #20]
 8006172:	600f      	str	r7, [r1, #0]
 8006174:	bf18      	it	ne
 8006176:	2300      	movne	r3, #0
 8006178:	eba6 0807 	sub.w	r8, r6, r7
 800617c:	608b      	str	r3, [r1, #8]
 800617e:	f1b8 0f00 	cmp.w	r8, #0
 8006182:	dd9a      	ble.n	80060ba <__sflush_r+0x1a>
 8006184:	4643      	mov	r3, r8
 8006186:	463a      	mov	r2, r7
 8006188:	6a21      	ldr	r1, [r4, #32]
 800618a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800618c:	4628      	mov	r0, r5
 800618e:	47b0      	blx	r6
 8006190:	2800      	cmp	r0, #0
 8006192:	dc07      	bgt.n	80061a4 <__sflush_r+0x104>
 8006194:	89a3      	ldrh	r3, [r4, #12]
 8006196:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800619a:	81a3      	strh	r3, [r4, #12]
 800619c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80061a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061a4:	4407      	add	r7, r0
 80061a6:	eba8 0800 	sub.w	r8, r8, r0
 80061aa:	e7e8      	b.n	800617e <__sflush_r+0xde>
 80061ac:	20400001 	.word	0x20400001

080061b0 <_fflush_r>:
 80061b0:	b538      	push	{r3, r4, r5, lr}
 80061b2:	690b      	ldr	r3, [r1, #16]
 80061b4:	4605      	mov	r5, r0
 80061b6:	460c      	mov	r4, r1
 80061b8:	b1db      	cbz	r3, 80061f2 <_fflush_r+0x42>
 80061ba:	b118      	cbz	r0, 80061c4 <_fflush_r+0x14>
 80061bc:	6983      	ldr	r3, [r0, #24]
 80061be:	b90b      	cbnz	r3, 80061c4 <_fflush_r+0x14>
 80061c0:	f000 f860 	bl	8006284 <__sinit>
 80061c4:	4b0c      	ldr	r3, [pc, #48]	; (80061f8 <_fflush_r+0x48>)
 80061c6:	429c      	cmp	r4, r3
 80061c8:	d109      	bne.n	80061de <_fflush_r+0x2e>
 80061ca:	686c      	ldr	r4, [r5, #4]
 80061cc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80061d0:	b17b      	cbz	r3, 80061f2 <_fflush_r+0x42>
 80061d2:	4621      	mov	r1, r4
 80061d4:	4628      	mov	r0, r5
 80061d6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80061da:	f7ff bf61 	b.w	80060a0 <__sflush_r>
 80061de:	4b07      	ldr	r3, [pc, #28]	; (80061fc <_fflush_r+0x4c>)
 80061e0:	429c      	cmp	r4, r3
 80061e2:	d101      	bne.n	80061e8 <_fflush_r+0x38>
 80061e4:	68ac      	ldr	r4, [r5, #8]
 80061e6:	e7f1      	b.n	80061cc <_fflush_r+0x1c>
 80061e8:	4b05      	ldr	r3, [pc, #20]	; (8006200 <_fflush_r+0x50>)
 80061ea:	429c      	cmp	r4, r3
 80061ec:	bf08      	it	eq
 80061ee:	68ec      	ldreq	r4, [r5, #12]
 80061f0:	e7ec      	b.n	80061cc <_fflush_r+0x1c>
 80061f2:	2000      	movs	r0, #0
 80061f4:	bd38      	pop	{r3, r4, r5, pc}
 80061f6:	bf00      	nop
 80061f8:	0800722c 	.word	0x0800722c
 80061fc:	0800724c 	.word	0x0800724c
 8006200:	0800720c 	.word	0x0800720c

08006204 <_cleanup_r>:
 8006204:	4901      	ldr	r1, [pc, #4]	; (800620c <_cleanup_r+0x8>)
 8006206:	f000 b8a9 	b.w	800635c <_fwalk_reent>
 800620a:	bf00      	nop
 800620c:	080061b1 	.word	0x080061b1

08006210 <std.isra.0>:
 8006210:	2300      	movs	r3, #0
 8006212:	b510      	push	{r4, lr}
 8006214:	4604      	mov	r4, r0
 8006216:	6003      	str	r3, [r0, #0]
 8006218:	6043      	str	r3, [r0, #4]
 800621a:	6083      	str	r3, [r0, #8]
 800621c:	8181      	strh	r1, [r0, #12]
 800621e:	6643      	str	r3, [r0, #100]	; 0x64
 8006220:	81c2      	strh	r2, [r0, #14]
 8006222:	6103      	str	r3, [r0, #16]
 8006224:	6143      	str	r3, [r0, #20]
 8006226:	6183      	str	r3, [r0, #24]
 8006228:	4619      	mov	r1, r3
 800622a:	2208      	movs	r2, #8
 800622c:	305c      	adds	r0, #92	; 0x5c
 800622e:	f7ff fdea 	bl	8005e06 <memset>
 8006232:	4b05      	ldr	r3, [pc, #20]	; (8006248 <std.isra.0+0x38>)
 8006234:	6263      	str	r3, [r4, #36]	; 0x24
 8006236:	4b05      	ldr	r3, [pc, #20]	; (800624c <std.isra.0+0x3c>)
 8006238:	62a3      	str	r3, [r4, #40]	; 0x28
 800623a:	4b05      	ldr	r3, [pc, #20]	; (8006250 <std.isra.0+0x40>)
 800623c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800623e:	4b05      	ldr	r3, [pc, #20]	; (8006254 <std.isra.0+0x44>)
 8006240:	6224      	str	r4, [r4, #32]
 8006242:	6323      	str	r3, [r4, #48]	; 0x30
 8006244:	bd10      	pop	{r4, pc}
 8006246:	bf00      	nop
 8006248:	08006b85 	.word	0x08006b85
 800624c:	08006ba7 	.word	0x08006ba7
 8006250:	08006bdf 	.word	0x08006bdf
 8006254:	08006c03 	.word	0x08006c03

08006258 <__sfmoreglue>:
 8006258:	b570      	push	{r4, r5, r6, lr}
 800625a:	1e4a      	subs	r2, r1, #1
 800625c:	2568      	movs	r5, #104	; 0x68
 800625e:	4355      	muls	r5, r2
 8006260:	460e      	mov	r6, r1
 8006262:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8006266:	f000 f949 	bl	80064fc <_malloc_r>
 800626a:	4604      	mov	r4, r0
 800626c:	b140      	cbz	r0, 8006280 <__sfmoreglue+0x28>
 800626e:	2100      	movs	r1, #0
 8006270:	e880 0042 	stmia.w	r0, {r1, r6}
 8006274:	300c      	adds	r0, #12
 8006276:	60a0      	str	r0, [r4, #8]
 8006278:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800627c:	f7ff fdc3 	bl	8005e06 <memset>
 8006280:	4620      	mov	r0, r4
 8006282:	bd70      	pop	{r4, r5, r6, pc}

08006284 <__sinit>:
 8006284:	6983      	ldr	r3, [r0, #24]
 8006286:	b510      	push	{r4, lr}
 8006288:	4604      	mov	r4, r0
 800628a:	bb33      	cbnz	r3, 80062da <__sinit+0x56>
 800628c:	6483      	str	r3, [r0, #72]	; 0x48
 800628e:	64c3      	str	r3, [r0, #76]	; 0x4c
 8006290:	6503      	str	r3, [r0, #80]	; 0x50
 8006292:	4b12      	ldr	r3, [pc, #72]	; (80062dc <__sinit+0x58>)
 8006294:	4a12      	ldr	r2, [pc, #72]	; (80062e0 <__sinit+0x5c>)
 8006296:	681b      	ldr	r3, [r3, #0]
 8006298:	6282      	str	r2, [r0, #40]	; 0x28
 800629a:	4298      	cmp	r0, r3
 800629c:	bf04      	itt	eq
 800629e:	2301      	moveq	r3, #1
 80062a0:	6183      	streq	r3, [r0, #24]
 80062a2:	f000 f81f 	bl	80062e4 <__sfp>
 80062a6:	6060      	str	r0, [r4, #4]
 80062a8:	4620      	mov	r0, r4
 80062aa:	f000 f81b 	bl	80062e4 <__sfp>
 80062ae:	60a0      	str	r0, [r4, #8]
 80062b0:	4620      	mov	r0, r4
 80062b2:	f000 f817 	bl	80062e4 <__sfp>
 80062b6:	2200      	movs	r2, #0
 80062b8:	60e0      	str	r0, [r4, #12]
 80062ba:	2104      	movs	r1, #4
 80062bc:	6860      	ldr	r0, [r4, #4]
 80062be:	f7ff ffa7 	bl	8006210 <std.isra.0>
 80062c2:	2201      	movs	r2, #1
 80062c4:	2109      	movs	r1, #9
 80062c6:	68a0      	ldr	r0, [r4, #8]
 80062c8:	f7ff ffa2 	bl	8006210 <std.isra.0>
 80062cc:	2202      	movs	r2, #2
 80062ce:	2112      	movs	r1, #18
 80062d0:	68e0      	ldr	r0, [r4, #12]
 80062d2:	f7ff ff9d 	bl	8006210 <std.isra.0>
 80062d6:	2301      	movs	r3, #1
 80062d8:	61a3      	str	r3, [r4, #24]
 80062da:	bd10      	pop	{r4, pc}
 80062dc:	0800726c 	.word	0x0800726c
 80062e0:	08006205 	.word	0x08006205

080062e4 <__sfp>:
 80062e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062e6:	4b1c      	ldr	r3, [pc, #112]	; (8006358 <__sfp+0x74>)
 80062e8:	681e      	ldr	r6, [r3, #0]
 80062ea:	69b3      	ldr	r3, [r6, #24]
 80062ec:	4607      	mov	r7, r0
 80062ee:	b913      	cbnz	r3, 80062f6 <__sfp+0x12>
 80062f0:	4630      	mov	r0, r6
 80062f2:	f7ff ffc7 	bl	8006284 <__sinit>
 80062f6:	3648      	adds	r6, #72	; 0x48
 80062f8:	68b4      	ldr	r4, [r6, #8]
 80062fa:	6873      	ldr	r3, [r6, #4]
 80062fc:	3b01      	subs	r3, #1
 80062fe:	d503      	bpl.n	8006308 <__sfp+0x24>
 8006300:	6833      	ldr	r3, [r6, #0]
 8006302:	b133      	cbz	r3, 8006312 <__sfp+0x2e>
 8006304:	6836      	ldr	r6, [r6, #0]
 8006306:	e7f7      	b.n	80062f8 <__sfp+0x14>
 8006308:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800630c:	b16d      	cbz	r5, 800632a <__sfp+0x46>
 800630e:	3468      	adds	r4, #104	; 0x68
 8006310:	e7f4      	b.n	80062fc <__sfp+0x18>
 8006312:	2104      	movs	r1, #4
 8006314:	4638      	mov	r0, r7
 8006316:	f7ff ff9f 	bl	8006258 <__sfmoreglue>
 800631a:	6030      	str	r0, [r6, #0]
 800631c:	2800      	cmp	r0, #0
 800631e:	d1f1      	bne.n	8006304 <__sfp+0x20>
 8006320:	230c      	movs	r3, #12
 8006322:	603b      	str	r3, [r7, #0]
 8006324:	4604      	mov	r4, r0
 8006326:	4620      	mov	r0, r4
 8006328:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800632a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800632e:	81e3      	strh	r3, [r4, #14]
 8006330:	2301      	movs	r3, #1
 8006332:	81a3      	strh	r3, [r4, #12]
 8006334:	6665      	str	r5, [r4, #100]	; 0x64
 8006336:	6025      	str	r5, [r4, #0]
 8006338:	60a5      	str	r5, [r4, #8]
 800633a:	6065      	str	r5, [r4, #4]
 800633c:	6125      	str	r5, [r4, #16]
 800633e:	6165      	str	r5, [r4, #20]
 8006340:	61a5      	str	r5, [r4, #24]
 8006342:	2208      	movs	r2, #8
 8006344:	4629      	mov	r1, r5
 8006346:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800634a:	f7ff fd5c 	bl	8005e06 <memset>
 800634e:	6365      	str	r5, [r4, #52]	; 0x34
 8006350:	63a5      	str	r5, [r4, #56]	; 0x38
 8006352:	64a5      	str	r5, [r4, #72]	; 0x48
 8006354:	64e5      	str	r5, [r4, #76]	; 0x4c
 8006356:	e7e6      	b.n	8006326 <__sfp+0x42>
 8006358:	0800726c 	.word	0x0800726c

0800635c <_fwalk_reent>:
 800635c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006360:	4680      	mov	r8, r0
 8006362:	4689      	mov	r9, r1
 8006364:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8006368:	2600      	movs	r6, #0
 800636a:	b914      	cbnz	r4, 8006372 <_fwalk_reent+0x16>
 800636c:	4630      	mov	r0, r6
 800636e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006372:	68a5      	ldr	r5, [r4, #8]
 8006374:	6867      	ldr	r7, [r4, #4]
 8006376:	3f01      	subs	r7, #1
 8006378:	d501      	bpl.n	800637e <_fwalk_reent+0x22>
 800637a:	6824      	ldr	r4, [r4, #0]
 800637c:	e7f5      	b.n	800636a <_fwalk_reent+0xe>
 800637e:	89ab      	ldrh	r3, [r5, #12]
 8006380:	2b01      	cmp	r3, #1
 8006382:	d907      	bls.n	8006394 <_fwalk_reent+0x38>
 8006384:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006388:	3301      	adds	r3, #1
 800638a:	d003      	beq.n	8006394 <_fwalk_reent+0x38>
 800638c:	4629      	mov	r1, r5
 800638e:	4640      	mov	r0, r8
 8006390:	47c8      	blx	r9
 8006392:	4306      	orrs	r6, r0
 8006394:	3568      	adds	r5, #104	; 0x68
 8006396:	e7ee      	b.n	8006376 <_fwalk_reent+0x1a>

08006398 <__swhatbuf_r>:
 8006398:	b570      	push	{r4, r5, r6, lr}
 800639a:	460e      	mov	r6, r1
 800639c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80063a0:	2900      	cmp	r1, #0
 80063a2:	b090      	sub	sp, #64	; 0x40
 80063a4:	4614      	mov	r4, r2
 80063a6:	461d      	mov	r5, r3
 80063a8:	da07      	bge.n	80063ba <__swhatbuf_r+0x22>
 80063aa:	2300      	movs	r3, #0
 80063ac:	602b      	str	r3, [r5, #0]
 80063ae:	89b3      	ldrh	r3, [r6, #12]
 80063b0:	061a      	lsls	r2, r3, #24
 80063b2:	d410      	bmi.n	80063d6 <__swhatbuf_r+0x3e>
 80063b4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80063b8:	e00e      	b.n	80063d8 <__swhatbuf_r+0x40>
 80063ba:	aa01      	add	r2, sp, #4
 80063bc:	f000 fc48 	bl	8006c50 <_fstat_r>
 80063c0:	2800      	cmp	r0, #0
 80063c2:	dbf2      	blt.n	80063aa <__swhatbuf_r+0x12>
 80063c4:	9a02      	ldr	r2, [sp, #8]
 80063c6:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80063ca:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80063ce:	425a      	negs	r2, r3
 80063d0:	415a      	adcs	r2, r3
 80063d2:	602a      	str	r2, [r5, #0]
 80063d4:	e7ee      	b.n	80063b4 <__swhatbuf_r+0x1c>
 80063d6:	2340      	movs	r3, #64	; 0x40
 80063d8:	2000      	movs	r0, #0
 80063da:	6023      	str	r3, [r4, #0]
 80063dc:	b010      	add	sp, #64	; 0x40
 80063de:	bd70      	pop	{r4, r5, r6, pc}

080063e0 <__smakebuf_r>:
 80063e0:	898b      	ldrh	r3, [r1, #12]
 80063e2:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80063e4:	079d      	lsls	r5, r3, #30
 80063e6:	4606      	mov	r6, r0
 80063e8:	460c      	mov	r4, r1
 80063ea:	d507      	bpl.n	80063fc <__smakebuf_r+0x1c>
 80063ec:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80063f0:	6023      	str	r3, [r4, #0]
 80063f2:	6123      	str	r3, [r4, #16]
 80063f4:	2301      	movs	r3, #1
 80063f6:	6163      	str	r3, [r4, #20]
 80063f8:	b002      	add	sp, #8
 80063fa:	bd70      	pop	{r4, r5, r6, pc}
 80063fc:	ab01      	add	r3, sp, #4
 80063fe:	466a      	mov	r2, sp
 8006400:	f7ff ffca 	bl	8006398 <__swhatbuf_r>
 8006404:	9900      	ldr	r1, [sp, #0]
 8006406:	4605      	mov	r5, r0
 8006408:	4630      	mov	r0, r6
 800640a:	f000 f877 	bl	80064fc <_malloc_r>
 800640e:	b948      	cbnz	r0, 8006424 <__smakebuf_r+0x44>
 8006410:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006414:	059a      	lsls	r2, r3, #22
 8006416:	d4ef      	bmi.n	80063f8 <__smakebuf_r+0x18>
 8006418:	f023 0303 	bic.w	r3, r3, #3
 800641c:	f043 0302 	orr.w	r3, r3, #2
 8006420:	81a3      	strh	r3, [r4, #12]
 8006422:	e7e3      	b.n	80063ec <__smakebuf_r+0xc>
 8006424:	4b0d      	ldr	r3, [pc, #52]	; (800645c <__smakebuf_r+0x7c>)
 8006426:	62b3      	str	r3, [r6, #40]	; 0x28
 8006428:	89a3      	ldrh	r3, [r4, #12]
 800642a:	6020      	str	r0, [r4, #0]
 800642c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006430:	81a3      	strh	r3, [r4, #12]
 8006432:	9b00      	ldr	r3, [sp, #0]
 8006434:	6163      	str	r3, [r4, #20]
 8006436:	9b01      	ldr	r3, [sp, #4]
 8006438:	6120      	str	r0, [r4, #16]
 800643a:	b15b      	cbz	r3, 8006454 <__smakebuf_r+0x74>
 800643c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006440:	4630      	mov	r0, r6
 8006442:	f000 fc17 	bl	8006c74 <_isatty_r>
 8006446:	b128      	cbz	r0, 8006454 <__smakebuf_r+0x74>
 8006448:	89a3      	ldrh	r3, [r4, #12]
 800644a:	f023 0303 	bic.w	r3, r3, #3
 800644e:	f043 0301 	orr.w	r3, r3, #1
 8006452:	81a3      	strh	r3, [r4, #12]
 8006454:	89a3      	ldrh	r3, [r4, #12]
 8006456:	431d      	orrs	r5, r3
 8006458:	81a5      	strh	r5, [r4, #12]
 800645a:	e7cd      	b.n	80063f8 <__smakebuf_r+0x18>
 800645c:	08006205 	.word	0x08006205

08006460 <_free_r>:
 8006460:	b538      	push	{r3, r4, r5, lr}
 8006462:	4605      	mov	r5, r0
 8006464:	2900      	cmp	r1, #0
 8006466:	d045      	beq.n	80064f4 <_free_r+0x94>
 8006468:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800646c:	1f0c      	subs	r4, r1, #4
 800646e:	2b00      	cmp	r3, #0
 8006470:	bfb8      	it	lt
 8006472:	18e4      	addlt	r4, r4, r3
 8006474:	f000 fc20 	bl	8006cb8 <__malloc_lock>
 8006478:	4a1f      	ldr	r2, [pc, #124]	; (80064f8 <_free_r+0x98>)
 800647a:	6813      	ldr	r3, [r2, #0]
 800647c:	4610      	mov	r0, r2
 800647e:	b933      	cbnz	r3, 800648e <_free_r+0x2e>
 8006480:	6063      	str	r3, [r4, #4]
 8006482:	6014      	str	r4, [r2, #0]
 8006484:	4628      	mov	r0, r5
 8006486:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800648a:	f000 bc16 	b.w	8006cba <__malloc_unlock>
 800648e:	42a3      	cmp	r3, r4
 8006490:	d90c      	bls.n	80064ac <_free_r+0x4c>
 8006492:	6821      	ldr	r1, [r4, #0]
 8006494:	1862      	adds	r2, r4, r1
 8006496:	4293      	cmp	r3, r2
 8006498:	bf04      	itt	eq
 800649a:	681a      	ldreq	r2, [r3, #0]
 800649c:	685b      	ldreq	r3, [r3, #4]
 800649e:	6063      	str	r3, [r4, #4]
 80064a0:	bf04      	itt	eq
 80064a2:	1852      	addeq	r2, r2, r1
 80064a4:	6022      	streq	r2, [r4, #0]
 80064a6:	6004      	str	r4, [r0, #0]
 80064a8:	e7ec      	b.n	8006484 <_free_r+0x24>
 80064aa:	4613      	mov	r3, r2
 80064ac:	685a      	ldr	r2, [r3, #4]
 80064ae:	b10a      	cbz	r2, 80064b4 <_free_r+0x54>
 80064b0:	42a2      	cmp	r2, r4
 80064b2:	d9fa      	bls.n	80064aa <_free_r+0x4a>
 80064b4:	6819      	ldr	r1, [r3, #0]
 80064b6:	1858      	adds	r0, r3, r1
 80064b8:	42a0      	cmp	r0, r4
 80064ba:	d10b      	bne.n	80064d4 <_free_r+0x74>
 80064bc:	6820      	ldr	r0, [r4, #0]
 80064be:	4401      	add	r1, r0
 80064c0:	1858      	adds	r0, r3, r1
 80064c2:	4282      	cmp	r2, r0
 80064c4:	6019      	str	r1, [r3, #0]
 80064c6:	d1dd      	bne.n	8006484 <_free_r+0x24>
 80064c8:	6810      	ldr	r0, [r2, #0]
 80064ca:	6852      	ldr	r2, [r2, #4]
 80064cc:	605a      	str	r2, [r3, #4]
 80064ce:	4401      	add	r1, r0
 80064d0:	6019      	str	r1, [r3, #0]
 80064d2:	e7d7      	b.n	8006484 <_free_r+0x24>
 80064d4:	d902      	bls.n	80064dc <_free_r+0x7c>
 80064d6:	230c      	movs	r3, #12
 80064d8:	602b      	str	r3, [r5, #0]
 80064da:	e7d3      	b.n	8006484 <_free_r+0x24>
 80064dc:	6820      	ldr	r0, [r4, #0]
 80064de:	1821      	adds	r1, r4, r0
 80064e0:	428a      	cmp	r2, r1
 80064e2:	bf04      	itt	eq
 80064e4:	6811      	ldreq	r1, [r2, #0]
 80064e6:	6852      	ldreq	r2, [r2, #4]
 80064e8:	6062      	str	r2, [r4, #4]
 80064ea:	bf04      	itt	eq
 80064ec:	1809      	addeq	r1, r1, r0
 80064ee:	6021      	streq	r1, [r4, #0]
 80064f0:	605c      	str	r4, [r3, #4]
 80064f2:	e7c7      	b.n	8006484 <_free_r+0x24>
 80064f4:	bd38      	pop	{r3, r4, r5, pc}
 80064f6:	bf00      	nop
 80064f8:	20006b1c 	.word	0x20006b1c

080064fc <_malloc_r>:
 80064fc:	b570      	push	{r4, r5, r6, lr}
 80064fe:	1ccd      	adds	r5, r1, #3
 8006500:	f025 0503 	bic.w	r5, r5, #3
 8006504:	3508      	adds	r5, #8
 8006506:	2d0c      	cmp	r5, #12
 8006508:	bf38      	it	cc
 800650a:	250c      	movcc	r5, #12
 800650c:	2d00      	cmp	r5, #0
 800650e:	4606      	mov	r6, r0
 8006510:	db01      	blt.n	8006516 <_malloc_r+0x1a>
 8006512:	42a9      	cmp	r1, r5
 8006514:	d903      	bls.n	800651e <_malloc_r+0x22>
 8006516:	230c      	movs	r3, #12
 8006518:	6033      	str	r3, [r6, #0]
 800651a:	2000      	movs	r0, #0
 800651c:	bd70      	pop	{r4, r5, r6, pc}
 800651e:	f000 fbcb 	bl	8006cb8 <__malloc_lock>
 8006522:	4a23      	ldr	r2, [pc, #140]	; (80065b0 <_malloc_r+0xb4>)
 8006524:	6814      	ldr	r4, [r2, #0]
 8006526:	4621      	mov	r1, r4
 8006528:	b991      	cbnz	r1, 8006550 <_malloc_r+0x54>
 800652a:	4c22      	ldr	r4, [pc, #136]	; (80065b4 <_malloc_r+0xb8>)
 800652c:	6823      	ldr	r3, [r4, #0]
 800652e:	b91b      	cbnz	r3, 8006538 <_malloc_r+0x3c>
 8006530:	4630      	mov	r0, r6
 8006532:	f000 fb17 	bl	8006b64 <_sbrk_r>
 8006536:	6020      	str	r0, [r4, #0]
 8006538:	4629      	mov	r1, r5
 800653a:	4630      	mov	r0, r6
 800653c:	f000 fb12 	bl	8006b64 <_sbrk_r>
 8006540:	1c43      	adds	r3, r0, #1
 8006542:	d126      	bne.n	8006592 <_malloc_r+0x96>
 8006544:	230c      	movs	r3, #12
 8006546:	6033      	str	r3, [r6, #0]
 8006548:	4630      	mov	r0, r6
 800654a:	f000 fbb6 	bl	8006cba <__malloc_unlock>
 800654e:	e7e4      	b.n	800651a <_malloc_r+0x1e>
 8006550:	680b      	ldr	r3, [r1, #0]
 8006552:	1b5b      	subs	r3, r3, r5
 8006554:	d41a      	bmi.n	800658c <_malloc_r+0x90>
 8006556:	2b0b      	cmp	r3, #11
 8006558:	d90f      	bls.n	800657a <_malloc_r+0x7e>
 800655a:	600b      	str	r3, [r1, #0]
 800655c:	50cd      	str	r5, [r1, r3]
 800655e:	18cc      	adds	r4, r1, r3
 8006560:	4630      	mov	r0, r6
 8006562:	f000 fbaa 	bl	8006cba <__malloc_unlock>
 8006566:	f104 000b 	add.w	r0, r4, #11
 800656a:	1d23      	adds	r3, r4, #4
 800656c:	f020 0007 	bic.w	r0, r0, #7
 8006570:	1ac3      	subs	r3, r0, r3
 8006572:	d01b      	beq.n	80065ac <_malloc_r+0xb0>
 8006574:	425a      	negs	r2, r3
 8006576:	50e2      	str	r2, [r4, r3]
 8006578:	bd70      	pop	{r4, r5, r6, pc}
 800657a:	428c      	cmp	r4, r1
 800657c:	bf0d      	iteet	eq
 800657e:	6863      	ldreq	r3, [r4, #4]
 8006580:	684b      	ldrne	r3, [r1, #4]
 8006582:	6063      	strne	r3, [r4, #4]
 8006584:	6013      	streq	r3, [r2, #0]
 8006586:	bf18      	it	ne
 8006588:	460c      	movne	r4, r1
 800658a:	e7e9      	b.n	8006560 <_malloc_r+0x64>
 800658c:	460c      	mov	r4, r1
 800658e:	6849      	ldr	r1, [r1, #4]
 8006590:	e7ca      	b.n	8006528 <_malloc_r+0x2c>
 8006592:	1cc4      	adds	r4, r0, #3
 8006594:	f024 0403 	bic.w	r4, r4, #3
 8006598:	42a0      	cmp	r0, r4
 800659a:	d005      	beq.n	80065a8 <_malloc_r+0xac>
 800659c:	1a21      	subs	r1, r4, r0
 800659e:	4630      	mov	r0, r6
 80065a0:	f000 fae0 	bl	8006b64 <_sbrk_r>
 80065a4:	3001      	adds	r0, #1
 80065a6:	d0cd      	beq.n	8006544 <_malloc_r+0x48>
 80065a8:	6025      	str	r5, [r4, #0]
 80065aa:	e7d9      	b.n	8006560 <_malloc_r+0x64>
 80065ac:	bd70      	pop	{r4, r5, r6, pc}
 80065ae:	bf00      	nop
 80065b0:	20006b1c 	.word	0x20006b1c
 80065b4:	20006b20 	.word	0x20006b20

080065b8 <__sfputc_r>:
 80065b8:	6893      	ldr	r3, [r2, #8]
 80065ba:	3b01      	subs	r3, #1
 80065bc:	2b00      	cmp	r3, #0
 80065be:	b410      	push	{r4}
 80065c0:	6093      	str	r3, [r2, #8]
 80065c2:	da09      	bge.n	80065d8 <__sfputc_r+0x20>
 80065c4:	6994      	ldr	r4, [r2, #24]
 80065c6:	42a3      	cmp	r3, r4
 80065c8:	db02      	blt.n	80065d0 <__sfputc_r+0x18>
 80065ca:	b2cb      	uxtb	r3, r1
 80065cc:	2b0a      	cmp	r3, #10
 80065ce:	d103      	bne.n	80065d8 <__sfputc_r+0x20>
 80065d0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065d4:	f7ff bca4 	b.w	8005f20 <__swbuf_r>
 80065d8:	6813      	ldr	r3, [r2, #0]
 80065da:	1c58      	adds	r0, r3, #1
 80065dc:	6010      	str	r0, [r2, #0]
 80065de:	7019      	strb	r1, [r3, #0]
 80065e0:	b2c8      	uxtb	r0, r1
 80065e2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80065e6:	4770      	bx	lr

080065e8 <__sfputs_r>:
 80065e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80065ea:	4606      	mov	r6, r0
 80065ec:	460f      	mov	r7, r1
 80065ee:	4614      	mov	r4, r2
 80065f0:	18d5      	adds	r5, r2, r3
 80065f2:	42ac      	cmp	r4, r5
 80065f4:	d101      	bne.n	80065fa <__sfputs_r+0x12>
 80065f6:	2000      	movs	r0, #0
 80065f8:	e007      	b.n	800660a <__sfputs_r+0x22>
 80065fa:	463a      	mov	r2, r7
 80065fc:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006600:	4630      	mov	r0, r6
 8006602:	f7ff ffd9 	bl	80065b8 <__sfputc_r>
 8006606:	1c43      	adds	r3, r0, #1
 8006608:	d1f3      	bne.n	80065f2 <__sfputs_r+0xa>
 800660a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800660c <_vfiprintf_r>:
 800660c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006610:	b09d      	sub	sp, #116	; 0x74
 8006612:	460c      	mov	r4, r1
 8006614:	4617      	mov	r7, r2
 8006616:	9303      	str	r3, [sp, #12]
 8006618:	4606      	mov	r6, r0
 800661a:	b118      	cbz	r0, 8006624 <_vfiprintf_r+0x18>
 800661c:	6983      	ldr	r3, [r0, #24]
 800661e:	b90b      	cbnz	r3, 8006624 <_vfiprintf_r+0x18>
 8006620:	f7ff fe30 	bl	8006284 <__sinit>
 8006624:	4b7c      	ldr	r3, [pc, #496]	; (8006818 <_vfiprintf_r+0x20c>)
 8006626:	429c      	cmp	r4, r3
 8006628:	d157      	bne.n	80066da <_vfiprintf_r+0xce>
 800662a:	6874      	ldr	r4, [r6, #4]
 800662c:	89a3      	ldrh	r3, [r4, #12]
 800662e:	0718      	lsls	r0, r3, #28
 8006630:	d55d      	bpl.n	80066ee <_vfiprintf_r+0xe2>
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	2b00      	cmp	r3, #0
 8006636:	d05a      	beq.n	80066ee <_vfiprintf_r+0xe2>
 8006638:	2300      	movs	r3, #0
 800663a:	9309      	str	r3, [sp, #36]	; 0x24
 800663c:	2320      	movs	r3, #32
 800663e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006642:	2330      	movs	r3, #48	; 0x30
 8006644:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006648:	f04f 0b01 	mov.w	fp, #1
 800664c:	46b8      	mov	r8, r7
 800664e:	4645      	mov	r5, r8
 8006650:	f815 3b01 	ldrb.w	r3, [r5], #1
 8006654:	2b00      	cmp	r3, #0
 8006656:	d155      	bne.n	8006704 <_vfiprintf_r+0xf8>
 8006658:	ebb8 0a07 	subs.w	sl, r8, r7
 800665c:	d00b      	beq.n	8006676 <_vfiprintf_r+0x6a>
 800665e:	4653      	mov	r3, sl
 8006660:	463a      	mov	r2, r7
 8006662:	4621      	mov	r1, r4
 8006664:	4630      	mov	r0, r6
 8006666:	f7ff ffbf 	bl	80065e8 <__sfputs_r>
 800666a:	3001      	adds	r0, #1
 800666c:	f000 80c4 	beq.w	80067f8 <_vfiprintf_r+0x1ec>
 8006670:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006672:	4453      	add	r3, sl
 8006674:	9309      	str	r3, [sp, #36]	; 0x24
 8006676:	f898 3000 	ldrb.w	r3, [r8]
 800667a:	2b00      	cmp	r3, #0
 800667c:	f000 80bc 	beq.w	80067f8 <_vfiprintf_r+0x1ec>
 8006680:	2300      	movs	r3, #0
 8006682:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006686:	9304      	str	r3, [sp, #16]
 8006688:	9307      	str	r3, [sp, #28]
 800668a:	9205      	str	r2, [sp, #20]
 800668c:	9306      	str	r3, [sp, #24]
 800668e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006692:	931a      	str	r3, [sp, #104]	; 0x68
 8006694:	2205      	movs	r2, #5
 8006696:	7829      	ldrb	r1, [r5, #0]
 8006698:	4860      	ldr	r0, [pc, #384]	; (800681c <_vfiprintf_r+0x210>)
 800669a:	f7f9 fda9 	bl	80001f0 <memchr>
 800669e:	f105 0801 	add.w	r8, r5, #1
 80066a2:	9b04      	ldr	r3, [sp, #16]
 80066a4:	2800      	cmp	r0, #0
 80066a6:	d131      	bne.n	800670c <_vfiprintf_r+0x100>
 80066a8:	06d9      	lsls	r1, r3, #27
 80066aa:	bf44      	itt	mi
 80066ac:	2220      	movmi	r2, #32
 80066ae:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80066b2:	071a      	lsls	r2, r3, #28
 80066b4:	bf44      	itt	mi
 80066b6:	222b      	movmi	r2, #43	; 0x2b
 80066b8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 80066bc:	782a      	ldrb	r2, [r5, #0]
 80066be:	2a2a      	cmp	r2, #42	; 0x2a
 80066c0:	d02c      	beq.n	800671c <_vfiprintf_r+0x110>
 80066c2:	9a07      	ldr	r2, [sp, #28]
 80066c4:	2100      	movs	r1, #0
 80066c6:	200a      	movs	r0, #10
 80066c8:	46a8      	mov	r8, r5
 80066ca:	3501      	adds	r5, #1
 80066cc:	f898 3000 	ldrb.w	r3, [r8]
 80066d0:	3b30      	subs	r3, #48	; 0x30
 80066d2:	2b09      	cmp	r3, #9
 80066d4:	d96d      	bls.n	80067b2 <_vfiprintf_r+0x1a6>
 80066d6:	b371      	cbz	r1, 8006736 <_vfiprintf_r+0x12a>
 80066d8:	e026      	b.n	8006728 <_vfiprintf_r+0x11c>
 80066da:	4b51      	ldr	r3, [pc, #324]	; (8006820 <_vfiprintf_r+0x214>)
 80066dc:	429c      	cmp	r4, r3
 80066de:	d101      	bne.n	80066e4 <_vfiprintf_r+0xd8>
 80066e0:	68b4      	ldr	r4, [r6, #8]
 80066e2:	e7a3      	b.n	800662c <_vfiprintf_r+0x20>
 80066e4:	4b4f      	ldr	r3, [pc, #316]	; (8006824 <_vfiprintf_r+0x218>)
 80066e6:	429c      	cmp	r4, r3
 80066e8:	bf08      	it	eq
 80066ea:	68f4      	ldreq	r4, [r6, #12]
 80066ec:	e79e      	b.n	800662c <_vfiprintf_r+0x20>
 80066ee:	4621      	mov	r1, r4
 80066f0:	4630      	mov	r0, r6
 80066f2:	f7ff fc67 	bl	8005fc4 <__swsetup_r>
 80066f6:	2800      	cmp	r0, #0
 80066f8:	d09e      	beq.n	8006638 <_vfiprintf_r+0x2c>
 80066fa:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80066fe:	b01d      	add	sp, #116	; 0x74
 8006700:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006704:	2b25      	cmp	r3, #37	; 0x25
 8006706:	d0a7      	beq.n	8006658 <_vfiprintf_r+0x4c>
 8006708:	46a8      	mov	r8, r5
 800670a:	e7a0      	b.n	800664e <_vfiprintf_r+0x42>
 800670c:	4a43      	ldr	r2, [pc, #268]	; (800681c <_vfiprintf_r+0x210>)
 800670e:	1a80      	subs	r0, r0, r2
 8006710:	fa0b f000 	lsl.w	r0, fp, r0
 8006714:	4318      	orrs	r0, r3
 8006716:	9004      	str	r0, [sp, #16]
 8006718:	4645      	mov	r5, r8
 800671a:	e7bb      	b.n	8006694 <_vfiprintf_r+0x88>
 800671c:	9a03      	ldr	r2, [sp, #12]
 800671e:	1d11      	adds	r1, r2, #4
 8006720:	6812      	ldr	r2, [r2, #0]
 8006722:	9103      	str	r1, [sp, #12]
 8006724:	2a00      	cmp	r2, #0
 8006726:	db01      	blt.n	800672c <_vfiprintf_r+0x120>
 8006728:	9207      	str	r2, [sp, #28]
 800672a:	e004      	b.n	8006736 <_vfiprintf_r+0x12a>
 800672c:	4252      	negs	r2, r2
 800672e:	f043 0302 	orr.w	r3, r3, #2
 8006732:	9207      	str	r2, [sp, #28]
 8006734:	9304      	str	r3, [sp, #16]
 8006736:	f898 3000 	ldrb.w	r3, [r8]
 800673a:	2b2e      	cmp	r3, #46	; 0x2e
 800673c:	d110      	bne.n	8006760 <_vfiprintf_r+0x154>
 800673e:	f898 3001 	ldrb.w	r3, [r8, #1]
 8006742:	2b2a      	cmp	r3, #42	; 0x2a
 8006744:	f108 0101 	add.w	r1, r8, #1
 8006748:	d137      	bne.n	80067ba <_vfiprintf_r+0x1ae>
 800674a:	9b03      	ldr	r3, [sp, #12]
 800674c:	1d1a      	adds	r2, r3, #4
 800674e:	681b      	ldr	r3, [r3, #0]
 8006750:	9203      	str	r2, [sp, #12]
 8006752:	2b00      	cmp	r3, #0
 8006754:	bfb8      	it	lt
 8006756:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800675a:	f108 0802 	add.w	r8, r8, #2
 800675e:	9305      	str	r3, [sp, #20]
 8006760:	4d31      	ldr	r5, [pc, #196]	; (8006828 <_vfiprintf_r+0x21c>)
 8006762:	f898 1000 	ldrb.w	r1, [r8]
 8006766:	2203      	movs	r2, #3
 8006768:	4628      	mov	r0, r5
 800676a:	f7f9 fd41 	bl	80001f0 <memchr>
 800676e:	b140      	cbz	r0, 8006782 <_vfiprintf_r+0x176>
 8006770:	2340      	movs	r3, #64	; 0x40
 8006772:	1b40      	subs	r0, r0, r5
 8006774:	fa03 f000 	lsl.w	r0, r3, r0
 8006778:	9b04      	ldr	r3, [sp, #16]
 800677a:	4303      	orrs	r3, r0
 800677c:	9304      	str	r3, [sp, #16]
 800677e:	f108 0801 	add.w	r8, r8, #1
 8006782:	f898 1000 	ldrb.w	r1, [r8]
 8006786:	4829      	ldr	r0, [pc, #164]	; (800682c <_vfiprintf_r+0x220>)
 8006788:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800678c:	2206      	movs	r2, #6
 800678e:	f108 0701 	add.w	r7, r8, #1
 8006792:	f7f9 fd2d 	bl	80001f0 <memchr>
 8006796:	2800      	cmp	r0, #0
 8006798:	d034      	beq.n	8006804 <_vfiprintf_r+0x1f8>
 800679a:	4b25      	ldr	r3, [pc, #148]	; (8006830 <_vfiprintf_r+0x224>)
 800679c:	bb03      	cbnz	r3, 80067e0 <_vfiprintf_r+0x1d4>
 800679e:	9b03      	ldr	r3, [sp, #12]
 80067a0:	3307      	adds	r3, #7
 80067a2:	f023 0307 	bic.w	r3, r3, #7
 80067a6:	3308      	adds	r3, #8
 80067a8:	9303      	str	r3, [sp, #12]
 80067aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80067ac:	444b      	add	r3, r9
 80067ae:	9309      	str	r3, [sp, #36]	; 0x24
 80067b0:	e74c      	b.n	800664c <_vfiprintf_r+0x40>
 80067b2:	fb00 3202 	mla	r2, r0, r2, r3
 80067b6:	2101      	movs	r1, #1
 80067b8:	e786      	b.n	80066c8 <_vfiprintf_r+0xbc>
 80067ba:	2300      	movs	r3, #0
 80067bc:	9305      	str	r3, [sp, #20]
 80067be:	4618      	mov	r0, r3
 80067c0:	250a      	movs	r5, #10
 80067c2:	4688      	mov	r8, r1
 80067c4:	3101      	adds	r1, #1
 80067c6:	f898 2000 	ldrb.w	r2, [r8]
 80067ca:	3a30      	subs	r2, #48	; 0x30
 80067cc:	2a09      	cmp	r2, #9
 80067ce:	d903      	bls.n	80067d8 <_vfiprintf_r+0x1cc>
 80067d0:	2b00      	cmp	r3, #0
 80067d2:	d0c5      	beq.n	8006760 <_vfiprintf_r+0x154>
 80067d4:	9005      	str	r0, [sp, #20]
 80067d6:	e7c3      	b.n	8006760 <_vfiprintf_r+0x154>
 80067d8:	fb05 2000 	mla	r0, r5, r0, r2
 80067dc:	2301      	movs	r3, #1
 80067de:	e7f0      	b.n	80067c2 <_vfiprintf_r+0x1b6>
 80067e0:	ab03      	add	r3, sp, #12
 80067e2:	9300      	str	r3, [sp, #0]
 80067e4:	4622      	mov	r2, r4
 80067e6:	4b13      	ldr	r3, [pc, #76]	; (8006834 <_vfiprintf_r+0x228>)
 80067e8:	a904      	add	r1, sp, #16
 80067ea:	4630      	mov	r0, r6
 80067ec:	f3af 8000 	nop.w
 80067f0:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
 80067f4:	4681      	mov	r9, r0
 80067f6:	d1d8      	bne.n	80067aa <_vfiprintf_r+0x19e>
 80067f8:	89a3      	ldrh	r3, [r4, #12]
 80067fa:	065b      	lsls	r3, r3, #25
 80067fc:	f53f af7d 	bmi.w	80066fa <_vfiprintf_r+0xee>
 8006800:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006802:	e77c      	b.n	80066fe <_vfiprintf_r+0xf2>
 8006804:	ab03      	add	r3, sp, #12
 8006806:	9300      	str	r3, [sp, #0]
 8006808:	4622      	mov	r2, r4
 800680a:	4b0a      	ldr	r3, [pc, #40]	; (8006834 <_vfiprintf_r+0x228>)
 800680c:	a904      	add	r1, sp, #16
 800680e:	4630      	mov	r0, r6
 8006810:	f000 f888 	bl	8006924 <_printf_i>
 8006814:	e7ec      	b.n	80067f0 <_vfiprintf_r+0x1e4>
 8006816:	bf00      	nop
 8006818:	0800722c 	.word	0x0800722c
 800681c:	08007270 	.word	0x08007270
 8006820:	0800724c 	.word	0x0800724c
 8006824:	0800720c 	.word	0x0800720c
 8006828:	08007276 	.word	0x08007276
 800682c:	0800727a 	.word	0x0800727a
 8006830:	00000000 	.word	0x00000000
 8006834:	080065e9 	.word	0x080065e9

08006838 <_printf_common>:
 8006838:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800683c:	4691      	mov	r9, r2
 800683e:	461f      	mov	r7, r3
 8006840:	688a      	ldr	r2, [r1, #8]
 8006842:	690b      	ldr	r3, [r1, #16]
 8006844:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006848:	4293      	cmp	r3, r2
 800684a:	bfb8      	it	lt
 800684c:	4613      	movlt	r3, r2
 800684e:	f8c9 3000 	str.w	r3, [r9]
 8006852:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8006856:	4606      	mov	r6, r0
 8006858:	460c      	mov	r4, r1
 800685a:	b112      	cbz	r2, 8006862 <_printf_common+0x2a>
 800685c:	3301      	adds	r3, #1
 800685e:	f8c9 3000 	str.w	r3, [r9]
 8006862:	6823      	ldr	r3, [r4, #0]
 8006864:	0699      	lsls	r1, r3, #26
 8006866:	bf42      	ittt	mi
 8006868:	f8d9 3000 	ldrmi.w	r3, [r9]
 800686c:	3302      	addmi	r3, #2
 800686e:	f8c9 3000 	strmi.w	r3, [r9]
 8006872:	6825      	ldr	r5, [r4, #0]
 8006874:	f015 0506 	ands.w	r5, r5, #6
 8006878:	d107      	bne.n	800688a <_printf_common+0x52>
 800687a:	f104 0a19 	add.w	sl, r4, #25
 800687e:	68e3      	ldr	r3, [r4, #12]
 8006880:	f8d9 2000 	ldr.w	r2, [r9]
 8006884:	1a9b      	subs	r3, r3, r2
 8006886:	429d      	cmp	r5, r3
 8006888:	db29      	blt.n	80068de <_printf_common+0xa6>
 800688a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800688e:	6822      	ldr	r2, [r4, #0]
 8006890:	3300      	adds	r3, #0
 8006892:	bf18      	it	ne
 8006894:	2301      	movne	r3, #1
 8006896:	0692      	lsls	r2, r2, #26
 8006898:	d42e      	bmi.n	80068f8 <_printf_common+0xc0>
 800689a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800689e:	4639      	mov	r1, r7
 80068a0:	4630      	mov	r0, r6
 80068a2:	47c0      	blx	r8
 80068a4:	3001      	adds	r0, #1
 80068a6:	d021      	beq.n	80068ec <_printf_common+0xb4>
 80068a8:	6823      	ldr	r3, [r4, #0]
 80068aa:	68e5      	ldr	r5, [r4, #12]
 80068ac:	f8d9 2000 	ldr.w	r2, [r9]
 80068b0:	f003 0306 	and.w	r3, r3, #6
 80068b4:	2b04      	cmp	r3, #4
 80068b6:	bf08      	it	eq
 80068b8:	1aad      	subeq	r5, r5, r2
 80068ba:	68a3      	ldr	r3, [r4, #8]
 80068bc:	6922      	ldr	r2, [r4, #16]
 80068be:	bf0c      	ite	eq
 80068c0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80068c4:	2500      	movne	r5, #0
 80068c6:	4293      	cmp	r3, r2
 80068c8:	bfc4      	itt	gt
 80068ca:	1a9b      	subgt	r3, r3, r2
 80068cc:	18ed      	addgt	r5, r5, r3
 80068ce:	f04f 0900 	mov.w	r9, #0
 80068d2:	341a      	adds	r4, #26
 80068d4:	454d      	cmp	r5, r9
 80068d6:	d11b      	bne.n	8006910 <_printf_common+0xd8>
 80068d8:	2000      	movs	r0, #0
 80068da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068de:	2301      	movs	r3, #1
 80068e0:	4652      	mov	r2, sl
 80068e2:	4639      	mov	r1, r7
 80068e4:	4630      	mov	r0, r6
 80068e6:	47c0      	blx	r8
 80068e8:	3001      	adds	r0, #1
 80068ea:	d103      	bne.n	80068f4 <_printf_common+0xbc>
 80068ec:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80068f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80068f4:	3501      	adds	r5, #1
 80068f6:	e7c2      	b.n	800687e <_printf_common+0x46>
 80068f8:	18e1      	adds	r1, r4, r3
 80068fa:	1c5a      	adds	r2, r3, #1
 80068fc:	2030      	movs	r0, #48	; 0x30
 80068fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8006902:	4422      	add	r2, r4
 8006904:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006908:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800690c:	3302      	adds	r3, #2
 800690e:	e7c4      	b.n	800689a <_printf_common+0x62>
 8006910:	2301      	movs	r3, #1
 8006912:	4622      	mov	r2, r4
 8006914:	4639      	mov	r1, r7
 8006916:	4630      	mov	r0, r6
 8006918:	47c0      	blx	r8
 800691a:	3001      	adds	r0, #1
 800691c:	d0e6      	beq.n	80068ec <_printf_common+0xb4>
 800691e:	f109 0901 	add.w	r9, r9, #1
 8006922:	e7d7      	b.n	80068d4 <_printf_common+0x9c>

08006924 <_printf_i>:
 8006924:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8006928:	4617      	mov	r7, r2
 800692a:	7e0a      	ldrb	r2, [r1, #24]
 800692c:	b085      	sub	sp, #20
 800692e:	2a6e      	cmp	r2, #110	; 0x6e
 8006930:	4698      	mov	r8, r3
 8006932:	4606      	mov	r6, r0
 8006934:	460c      	mov	r4, r1
 8006936:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006938:	f101 0e43 	add.w	lr, r1, #67	; 0x43
 800693c:	f000 80bc 	beq.w	8006ab8 <_printf_i+0x194>
 8006940:	d81a      	bhi.n	8006978 <_printf_i+0x54>
 8006942:	2a63      	cmp	r2, #99	; 0x63
 8006944:	d02e      	beq.n	80069a4 <_printf_i+0x80>
 8006946:	d80a      	bhi.n	800695e <_printf_i+0x3a>
 8006948:	2a00      	cmp	r2, #0
 800694a:	f000 80c8 	beq.w	8006ade <_printf_i+0x1ba>
 800694e:	2a58      	cmp	r2, #88	; 0x58
 8006950:	f000 808a 	beq.w	8006a68 <_printf_i+0x144>
 8006954:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006958:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
 800695c:	e02a      	b.n	80069b4 <_printf_i+0x90>
 800695e:	2a64      	cmp	r2, #100	; 0x64
 8006960:	d001      	beq.n	8006966 <_printf_i+0x42>
 8006962:	2a69      	cmp	r2, #105	; 0x69
 8006964:	d1f6      	bne.n	8006954 <_printf_i+0x30>
 8006966:	6821      	ldr	r1, [r4, #0]
 8006968:	681a      	ldr	r2, [r3, #0]
 800696a:	f011 0f80 	tst.w	r1, #128	; 0x80
 800696e:	d023      	beq.n	80069b8 <_printf_i+0x94>
 8006970:	1d11      	adds	r1, r2, #4
 8006972:	6019      	str	r1, [r3, #0]
 8006974:	6813      	ldr	r3, [r2, #0]
 8006976:	e027      	b.n	80069c8 <_printf_i+0xa4>
 8006978:	2a73      	cmp	r2, #115	; 0x73
 800697a:	f000 80b4 	beq.w	8006ae6 <_printf_i+0x1c2>
 800697e:	d808      	bhi.n	8006992 <_printf_i+0x6e>
 8006980:	2a6f      	cmp	r2, #111	; 0x6f
 8006982:	d02a      	beq.n	80069da <_printf_i+0xb6>
 8006984:	2a70      	cmp	r2, #112	; 0x70
 8006986:	d1e5      	bne.n	8006954 <_printf_i+0x30>
 8006988:	680a      	ldr	r2, [r1, #0]
 800698a:	f042 0220 	orr.w	r2, r2, #32
 800698e:	600a      	str	r2, [r1, #0]
 8006990:	e003      	b.n	800699a <_printf_i+0x76>
 8006992:	2a75      	cmp	r2, #117	; 0x75
 8006994:	d021      	beq.n	80069da <_printf_i+0xb6>
 8006996:	2a78      	cmp	r2, #120	; 0x78
 8006998:	d1dc      	bne.n	8006954 <_printf_i+0x30>
 800699a:	2278      	movs	r2, #120	; 0x78
 800699c:	f884 2045 	strb.w	r2, [r4, #69]	; 0x45
 80069a0:	496e      	ldr	r1, [pc, #440]	; (8006b5c <_printf_i+0x238>)
 80069a2:	e064      	b.n	8006a6e <_printf_i+0x14a>
 80069a4:	681a      	ldr	r2, [r3, #0]
 80069a6:	f101 0542 	add.w	r5, r1, #66	; 0x42
 80069aa:	1d11      	adds	r1, r2, #4
 80069ac:	6019      	str	r1, [r3, #0]
 80069ae:	6813      	ldr	r3, [r2, #0]
 80069b0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80069b4:	2301      	movs	r3, #1
 80069b6:	e0a3      	b.n	8006b00 <_printf_i+0x1dc>
 80069b8:	f011 0f40 	tst.w	r1, #64	; 0x40
 80069bc:	f102 0104 	add.w	r1, r2, #4
 80069c0:	6019      	str	r1, [r3, #0]
 80069c2:	d0d7      	beq.n	8006974 <_printf_i+0x50>
 80069c4:	f9b2 3000 	ldrsh.w	r3, [r2]
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	da03      	bge.n	80069d4 <_printf_i+0xb0>
 80069cc:	222d      	movs	r2, #45	; 0x2d
 80069ce:	425b      	negs	r3, r3
 80069d0:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 80069d4:	4962      	ldr	r1, [pc, #392]	; (8006b60 <_printf_i+0x23c>)
 80069d6:	220a      	movs	r2, #10
 80069d8:	e017      	b.n	8006a0a <_printf_i+0xe6>
 80069da:	6820      	ldr	r0, [r4, #0]
 80069dc:	6819      	ldr	r1, [r3, #0]
 80069de:	f010 0f80 	tst.w	r0, #128	; 0x80
 80069e2:	d003      	beq.n	80069ec <_printf_i+0xc8>
 80069e4:	1d08      	adds	r0, r1, #4
 80069e6:	6018      	str	r0, [r3, #0]
 80069e8:	680b      	ldr	r3, [r1, #0]
 80069ea:	e006      	b.n	80069fa <_printf_i+0xd6>
 80069ec:	f010 0f40 	tst.w	r0, #64	; 0x40
 80069f0:	f101 0004 	add.w	r0, r1, #4
 80069f4:	6018      	str	r0, [r3, #0]
 80069f6:	d0f7      	beq.n	80069e8 <_printf_i+0xc4>
 80069f8:	880b      	ldrh	r3, [r1, #0]
 80069fa:	4959      	ldr	r1, [pc, #356]	; (8006b60 <_printf_i+0x23c>)
 80069fc:	2a6f      	cmp	r2, #111	; 0x6f
 80069fe:	bf14      	ite	ne
 8006a00:	220a      	movne	r2, #10
 8006a02:	2208      	moveq	r2, #8
 8006a04:	2000      	movs	r0, #0
 8006a06:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
 8006a0a:	6865      	ldr	r5, [r4, #4]
 8006a0c:	60a5      	str	r5, [r4, #8]
 8006a0e:	2d00      	cmp	r5, #0
 8006a10:	f2c0 809c 	blt.w	8006b4c <_printf_i+0x228>
 8006a14:	6820      	ldr	r0, [r4, #0]
 8006a16:	f020 0004 	bic.w	r0, r0, #4
 8006a1a:	6020      	str	r0, [r4, #0]
 8006a1c:	2b00      	cmp	r3, #0
 8006a1e:	d13f      	bne.n	8006aa0 <_printf_i+0x17c>
 8006a20:	2d00      	cmp	r5, #0
 8006a22:	f040 8095 	bne.w	8006b50 <_printf_i+0x22c>
 8006a26:	4675      	mov	r5, lr
 8006a28:	2a08      	cmp	r2, #8
 8006a2a:	d10b      	bne.n	8006a44 <_printf_i+0x120>
 8006a2c:	6823      	ldr	r3, [r4, #0]
 8006a2e:	07da      	lsls	r2, r3, #31
 8006a30:	d508      	bpl.n	8006a44 <_printf_i+0x120>
 8006a32:	6923      	ldr	r3, [r4, #16]
 8006a34:	6862      	ldr	r2, [r4, #4]
 8006a36:	429a      	cmp	r2, r3
 8006a38:	bfde      	ittt	le
 8006a3a:	2330      	movle	r3, #48	; 0x30
 8006a3c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006a40:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 8006a44:	ebae 0305 	sub.w	r3, lr, r5
 8006a48:	6123      	str	r3, [r4, #16]
 8006a4a:	f8cd 8000 	str.w	r8, [sp]
 8006a4e:	463b      	mov	r3, r7
 8006a50:	aa03      	add	r2, sp, #12
 8006a52:	4621      	mov	r1, r4
 8006a54:	4630      	mov	r0, r6
 8006a56:	f7ff feef 	bl	8006838 <_printf_common>
 8006a5a:	3001      	adds	r0, #1
 8006a5c:	d155      	bne.n	8006b0a <_printf_i+0x1e6>
 8006a5e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006a62:	b005      	add	sp, #20
 8006a64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006a68:	f881 2045 	strb.w	r2, [r1, #69]	; 0x45
 8006a6c:	493c      	ldr	r1, [pc, #240]	; (8006b60 <_printf_i+0x23c>)
 8006a6e:	6822      	ldr	r2, [r4, #0]
 8006a70:	6818      	ldr	r0, [r3, #0]
 8006a72:	f012 0f80 	tst.w	r2, #128	; 0x80
 8006a76:	f100 0504 	add.w	r5, r0, #4
 8006a7a:	601d      	str	r5, [r3, #0]
 8006a7c:	d001      	beq.n	8006a82 <_printf_i+0x15e>
 8006a7e:	6803      	ldr	r3, [r0, #0]
 8006a80:	e002      	b.n	8006a88 <_printf_i+0x164>
 8006a82:	0655      	lsls	r5, r2, #25
 8006a84:	d5fb      	bpl.n	8006a7e <_printf_i+0x15a>
 8006a86:	8803      	ldrh	r3, [r0, #0]
 8006a88:	07d0      	lsls	r0, r2, #31
 8006a8a:	bf44      	itt	mi
 8006a8c:	f042 0220 	orrmi.w	r2, r2, #32
 8006a90:	6022      	strmi	r2, [r4, #0]
 8006a92:	b91b      	cbnz	r3, 8006a9c <_printf_i+0x178>
 8006a94:	6822      	ldr	r2, [r4, #0]
 8006a96:	f022 0220 	bic.w	r2, r2, #32
 8006a9a:	6022      	str	r2, [r4, #0]
 8006a9c:	2210      	movs	r2, #16
 8006a9e:	e7b1      	b.n	8006a04 <_printf_i+0xe0>
 8006aa0:	4675      	mov	r5, lr
 8006aa2:	fbb3 f0f2 	udiv	r0, r3, r2
 8006aa6:	fb02 3310 	mls	r3, r2, r0, r3
 8006aaa:	5ccb      	ldrb	r3, [r1, r3]
 8006aac:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8006ab0:	4603      	mov	r3, r0
 8006ab2:	2800      	cmp	r0, #0
 8006ab4:	d1f5      	bne.n	8006aa2 <_printf_i+0x17e>
 8006ab6:	e7b7      	b.n	8006a28 <_printf_i+0x104>
 8006ab8:	6808      	ldr	r0, [r1, #0]
 8006aba:	681a      	ldr	r2, [r3, #0]
 8006abc:	6949      	ldr	r1, [r1, #20]
 8006abe:	f010 0f80 	tst.w	r0, #128	; 0x80
 8006ac2:	d004      	beq.n	8006ace <_printf_i+0x1aa>
 8006ac4:	1d10      	adds	r0, r2, #4
 8006ac6:	6018      	str	r0, [r3, #0]
 8006ac8:	6813      	ldr	r3, [r2, #0]
 8006aca:	6019      	str	r1, [r3, #0]
 8006acc:	e007      	b.n	8006ade <_printf_i+0x1ba>
 8006ace:	f010 0f40 	tst.w	r0, #64	; 0x40
 8006ad2:	f102 0004 	add.w	r0, r2, #4
 8006ad6:	6018      	str	r0, [r3, #0]
 8006ad8:	6813      	ldr	r3, [r2, #0]
 8006ada:	d0f6      	beq.n	8006aca <_printf_i+0x1a6>
 8006adc:	8019      	strh	r1, [r3, #0]
 8006ade:	2300      	movs	r3, #0
 8006ae0:	6123      	str	r3, [r4, #16]
 8006ae2:	4675      	mov	r5, lr
 8006ae4:	e7b1      	b.n	8006a4a <_printf_i+0x126>
 8006ae6:	681a      	ldr	r2, [r3, #0]
 8006ae8:	1d11      	adds	r1, r2, #4
 8006aea:	6019      	str	r1, [r3, #0]
 8006aec:	6815      	ldr	r5, [r2, #0]
 8006aee:	6862      	ldr	r2, [r4, #4]
 8006af0:	2100      	movs	r1, #0
 8006af2:	4628      	mov	r0, r5
 8006af4:	f7f9 fb7c 	bl	80001f0 <memchr>
 8006af8:	b108      	cbz	r0, 8006afe <_printf_i+0x1da>
 8006afa:	1b40      	subs	r0, r0, r5
 8006afc:	6060      	str	r0, [r4, #4]
 8006afe:	6863      	ldr	r3, [r4, #4]
 8006b00:	6123      	str	r3, [r4, #16]
 8006b02:	2300      	movs	r3, #0
 8006b04:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006b08:	e79f      	b.n	8006a4a <_printf_i+0x126>
 8006b0a:	6923      	ldr	r3, [r4, #16]
 8006b0c:	462a      	mov	r2, r5
 8006b0e:	4639      	mov	r1, r7
 8006b10:	4630      	mov	r0, r6
 8006b12:	47c0      	blx	r8
 8006b14:	3001      	adds	r0, #1
 8006b16:	d0a2      	beq.n	8006a5e <_printf_i+0x13a>
 8006b18:	6823      	ldr	r3, [r4, #0]
 8006b1a:	079b      	lsls	r3, r3, #30
 8006b1c:	d507      	bpl.n	8006b2e <_printf_i+0x20a>
 8006b1e:	2500      	movs	r5, #0
 8006b20:	f104 0919 	add.w	r9, r4, #25
 8006b24:	68e3      	ldr	r3, [r4, #12]
 8006b26:	9a03      	ldr	r2, [sp, #12]
 8006b28:	1a9b      	subs	r3, r3, r2
 8006b2a:	429d      	cmp	r5, r3
 8006b2c:	db05      	blt.n	8006b3a <_printf_i+0x216>
 8006b2e:	68e0      	ldr	r0, [r4, #12]
 8006b30:	9b03      	ldr	r3, [sp, #12]
 8006b32:	4298      	cmp	r0, r3
 8006b34:	bfb8      	it	lt
 8006b36:	4618      	movlt	r0, r3
 8006b38:	e793      	b.n	8006a62 <_printf_i+0x13e>
 8006b3a:	2301      	movs	r3, #1
 8006b3c:	464a      	mov	r2, r9
 8006b3e:	4639      	mov	r1, r7
 8006b40:	4630      	mov	r0, r6
 8006b42:	47c0      	blx	r8
 8006b44:	3001      	adds	r0, #1
 8006b46:	d08a      	beq.n	8006a5e <_printf_i+0x13a>
 8006b48:	3501      	adds	r5, #1
 8006b4a:	e7eb      	b.n	8006b24 <_printf_i+0x200>
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d1a7      	bne.n	8006aa0 <_printf_i+0x17c>
 8006b50:	780b      	ldrb	r3, [r1, #0]
 8006b52:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006b56:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006b5a:	e765      	b.n	8006a28 <_printf_i+0x104>
 8006b5c:	08007292 	.word	0x08007292
 8006b60:	08007281 	.word	0x08007281

08006b64 <_sbrk_r>:
 8006b64:	b538      	push	{r3, r4, r5, lr}
 8006b66:	4c06      	ldr	r4, [pc, #24]	; (8006b80 <_sbrk_r+0x1c>)
 8006b68:	2300      	movs	r3, #0
 8006b6a:	4605      	mov	r5, r0
 8006b6c:	4608      	mov	r0, r1
 8006b6e:	6023      	str	r3, [r4, #0]
 8006b70:	f000 f8de 	bl	8006d30 <_sbrk>
 8006b74:	1c43      	adds	r3, r0, #1
 8006b76:	d102      	bne.n	8006b7e <_sbrk_r+0x1a>
 8006b78:	6823      	ldr	r3, [r4, #0]
 8006b7a:	b103      	cbz	r3, 8006b7e <_sbrk_r+0x1a>
 8006b7c:	602b      	str	r3, [r5, #0]
 8006b7e:	bd38      	pop	{r3, r4, r5, pc}
 8006b80:	20016aac 	.word	0x20016aac

08006b84 <__sread>:
 8006b84:	b510      	push	{r4, lr}
 8006b86:	460c      	mov	r4, r1
 8006b88:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006b8c:	f000 f896 	bl	8006cbc <_read_r>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	bfab      	itete	ge
 8006b94:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006b96:	89a3      	ldrhlt	r3, [r4, #12]
 8006b98:	181b      	addge	r3, r3, r0
 8006b9a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8006b9e:	bfac      	ite	ge
 8006ba0:	6563      	strge	r3, [r4, #84]	; 0x54
 8006ba2:	81a3      	strhlt	r3, [r4, #12]
 8006ba4:	bd10      	pop	{r4, pc}

08006ba6 <__swrite>:
 8006ba6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006baa:	461f      	mov	r7, r3
 8006bac:	898b      	ldrh	r3, [r1, #12]
 8006bae:	05db      	lsls	r3, r3, #23
 8006bb0:	4605      	mov	r5, r0
 8006bb2:	460c      	mov	r4, r1
 8006bb4:	4616      	mov	r6, r2
 8006bb6:	d505      	bpl.n	8006bc4 <__swrite+0x1e>
 8006bb8:	2302      	movs	r3, #2
 8006bba:	2200      	movs	r2, #0
 8006bbc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006bc0:	f000 f868 	bl	8006c94 <_lseek_r>
 8006bc4:	89a3      	ldrh	r3, [r4, #12]
 8006bc6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006bca:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006bce:	81a3      	strh	r3, [r4, #12]
 8006bd0:	4632      	mov	r2, r6
 8006bd2:	463b      	mov	r3, r7
 8006bd4:	4628      	mov	r0, r5
 8006bd6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006bda:	f000 b817 	b.w	8006c0c <_write_r>

08006bde <__sseek>:
 8006bde:	b510      	push	{r4, lr}
 8006be0:	460c      	mov	r4, r1
 8006be2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006be6:	f000 f855 	bl	8006c94 <_lseek_r>
 8006bea:	1c43      	adds	r3, r0, #1
 8006bec:	89a3      	ldrh	r3, [r4, #12]
 8006bee:	bf15      	itete	ne
 8006bf0:	6560      	strne	r0, [r4, #84]	; 0x54
 8006bf2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006bf6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8006bfa:	81a3      	strheq	r3, [r4, #12]
 8006bfc:	bf18      	it	ne
 8006bfe:	81a3      	strhne	r3, [r4, #12]
 8006c00:	bd10      	pop	{r4, pc}

08006c02 <__sclose>:
 8006c02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c06:	f000 b813 	b.w	8006c30 <_close_r>
	...

08006c0c <_write_r>:
 8006c0c:	b538      	push	{r3, r4, r5, lr}
 8006c0e:	4c07      	ldr	r4, [pc, #28]	; (8006c2c <_write_r+0x20>)
 8006c10:	4605      	mov	r5, r0
 8006c12:	4608      	mov	r0, r1
 8006c14:	4611      	mov	r1, r2
 8006c16:	2200      	movs	r2, #0
 8006c18:	6022      	str	r2, [r4, #0]
 8006c1a:	461a      	mov	r2, r3
 8006c1c:	f000 f896 	bl	8006d4c <_write>
 8006c20:	1c43      	adds	r3, r0, #1
 8006c22:	d102      	bne.n	8006c2a <_write_r+0x1e>
 8006c24:	6823      	ldr	r3, [r4, #0]
 8006c26:	b103      	cbz	r3, 8006c2a <_write_r+0x1e>
 8006c28:	602b      	str	r3, [r5, #0]
 8006c2a:	bd38      	pop	{r3, r4, r5, pc}
 8006c2c:	20016aac 	.word	0x20016aac

08006c30 <_close_r>:
 8006c30:	b538      	push	{r3, r4, r5, lr}
 8006c32:	4c06      	ldr	r4, [pc, #24]	; (8006c4c <_close_r+0x1c>)
 8006c34:	2300      	movs	r3, #0
 8006c36:	4605      	mov	r5, r0
 8006c38:	4608      	mov	r0, r1
 8006c3a:	6023      	str	r3, [r4, #0]
 8006c3c:	f000 f850 	bl	8006ce0 <_close>
 8006c40:	1c43      	adds	r3, r0, #1
 8006c42:	d102      	bne.n	8006c4a <_close_r+0x1a>
 8006c44:	6823      	ldr	r3, [r4, #0]
 8006c46:	b103      	cbz	r3, 8006c4a <_close_r+0x1a>
 8006c48:	602b      	str	r3, [r5, #0]
 8006c4a:	bd38      	pop	{r3, r4, r5, pc}
 8006c4c:	20016aac 	.word	0x20016aac

08006c50 <_fstat_r>:
 8006c50:	b538      	push	{r3, r4, r5, lr}
 8006c52:	4c07      	ldr	r4, [pc, #28]	; (8006c70 <_fstat_r+0x20>)
 8006c54:	2300      	movs	r3, #0
 8006c56:	4605      	mov	r5, r0
 8006c58:	4608      	mov	r0, r1
 8006c5a:	4611      	mov	r1, r2
 8006c5c:	6023      	str	r3, [r4, #0]
 8006c5e:	f000 f847 	bl	8006cf0 <_fstat>
 8006c62:	1c43      	adds	r3, r0, #1
 8006c64:	d102      	bne.n	8006c6c <_fstat_r+0x1c>
 8006c66:	6823      	ldr	r3, [r4, #0]
 8006c68:	b103      	cbz	r3, 8006c6c <_fstat_r+0x1c>
 8006c6a:	602b      	str	r3, [r5, #0]
 8006c6c:	bd38      	pop	{r3, r4, r5, pc}
 8006c6e:	bf00      	nop
 8006c70:	20016aac 	.word	0x20016aac

08006c74 <_isatty_r>:
 8006c74:	b538      	push	{r3, r4, r5, lr}
 8006c76:	4c06      	ldr	r4, [pc, #24]	; (8006c90 <_isatty_r+0x1c>)
 8006c78:	2300      	movs	r3, #0
 8006c7a:	4605      	mov	r5, r0
 8006c7c:	4608      	mov	r0, r1
 8006c7e:	6023      	str	r3, [r4, #0]
 8006c80:	f000 f83e 	bl	8006d00 <_isatty>
 8006c84:	1c43      	adds	r3, r0, #1
 8006c86:	d102      	bne.n	8006c8e <_isatty_r+0x1a>
 8006c88:	6823      	ldr	r3, [r4, #0]
 8006c8a:	b103      	cbz	r3, 8006c8e <_isatty_r+0x1a>
 8006c8c:	602b      	str	r3, [r5, #0]
 8006c8e:	bd38      	pop	{r3, r4, r5, pc}
 8006c90:	20016aac 	.word	0x20016aac

08006c94 <_lseek_r>:
 8006c94:	b538      	push	{r3, r4, r5, lr}
 8006c96:	4c07      	ldr	r4, [pc, #28]	; (8006cb4 <_lseek_r+0x20>)
 8006c98:	4605      	mov	r5, r0
 8006c9a:	4608      	mov	r0, r1
 8006c9c:	4611      	mov	r1, r2
 8006c9e:	2200      	movs	r2, #0
 8006ca0:	6022      	str	r2, [r4, #0]
 8006ca2:	461a      	mov	r2, r3
 8006ca4:	f000 f834 	bl	8006d10 <_lseek>
 8006ca8:	1c43      	adds	r3, r0, #1
 8006caa:	d102      	bne.n	8006cb2 <_lseek_r+0x1e>
 8006cac:	6823      	ldr	r3, [r4, #0]
 8006cae:	b103      	cbz	r3, 8006cb2 <_lseek_r+0x1e>
 8006cb0:	602b      	str	r3, [r5, #0]
 8006cb2:	bd38      	pop	{r3, r4, r5, pc}
 8006cb4:	20016aac 	.word	0x20016aac

08006cb8 <__malloc_lock>:
 8006cb8:	4770      	bx	lr

08006cba <__malloc_unlock>:
 8006cba:	4770      	bx	lr

08006cbc <_read_r>:
 8006cbc:	b538      	push	{r3, r4, r5, lr}
 8006cbe:	4c07      	ldr	r4, [pc, #28]	; (8006cdc <_read_r+0x20>)
 8006cc0:	4605      	mov	r5, r0
 8006cc2:	4608      	mov	r0, r1
 8006cc4:	4611      	mov	r1, r2
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	6022      	str	r2, [r4, #0]
 8006cca:	461a      	mov	r2, r3
 8006ccc:	f000 f828 	bl	8006d20 <_read>
 8006cd0:	1c43      	adds	r3, r0, #1
 8006cd2:	d102      	bne.n	8006cda <_read_r+0x1e>
 8006cd4:	6823      	ldr	r3, [r4, #0]
 8006cd6:	b103      	cbz	r3, 8006cda <_read_r+0x1e>
 8006cd8:	602b      	str	r3, [r5, #0]
 8006cda:	bd38      	pop	{r3, r4, r5, pc}
 8006cdc:	20016aac 	.word	0x20016aac

08006ce0 <_close>:
 8006ce0:	4b02      	ldr	r3, [pc, #8]	; (8006cec <_close+0xc>)
 8006ce2:	2258      	movs	r2, #88	; 0x58
 8006ce4:	601a      	str	r2, [r3, #0]
 8006ce6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cea:	4770      	bx	lr
 8006cec:	20016aac 	.word	0x20016aac

08006cf0 <_fstat>:
 8006cf0:	4b02      	ldr	r3, [pc, #8]	; (8006cfc <_fstat+0xc>)
 8006cf2:	2258      	movs	r2, #88	; 0x58
 8006cf4:	601a      	str	r2, [r3, #0]
 8006cf6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006cfa:	4770      	bx	lr
 8006cfc:	20016aac 	.word	0x20016aac

08006d00 <_isatty>:
 8006d00:	4b02      	ldr	r3, [pc, #8]	; (8006d0c <_isatty+0xc>)
 8006d02:	2258      	movs	r2, #88	; 0x58
 8006d04:	601a      	str	r2, [r3, #0]
 8006d06:	2000      	movs	r0, #0
 8006d08:	4770      	bx	lr
 8006d0a:	bf00      	nop
 8006d0c:	20016aac 	.word	0x20016aac

08006d10 <_lseek>:
 8006d10:	4b02      	ldr	r3, [pc, #8]	; (8006d1c <_lseek+0xc>)
 8006d12:	2258      	movs	r2, #88	; 0x58
 8006d14:	601a      	str	r2, [r3, #0]
 8006d16:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d1a:	4770      	bx	lr
 8006d1c:	20016aac 	.word	0x20016aac

08006d20 <_read>:
 8006d20:	4b02      	ldr	r3, [pc, #8]	; (8006d2c <_read+0xc>)
 8006d22:	2258      	movs	r2, #88	; 0x58
 8006d24:	601a      	str	r2, [r3, #0]
 8006d26:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d2a:	4770      	bx	lr
 8006d2c:	20016aac 	.word	0x20016aac

08006d30 <_sbrk>:
 8006d30:	4b04      	ldr	r3, [pc, #16]	; (8006d44 <_sbrk+0x14>)
 8006d32:	6819      	ldr	r1, [r3, #0]
 8006d34:	4602      	mov	r2, r0
 8006d36:	b909      	cbnz	r1, 8006d3c <_sbrk+0xc>
 8006d38:	4903      	ldr	r1, [pc, #12]	; (8006d48 <_sbrk+0x18>)
 8006d3a:	6019      	str	r1, [r3, #0]
 8006d3c:	6818      	ldr	r0, [r3, #0]
 8006d3e:	4402      	add	r2, r0
 8006d40:	601a      	str	r2, [r3, #0]
 8006d42:	4770      	bx	lr
 8006d44:	20006b24 	.word	0x20006b24
 8006d48:	20016ab0 	.word	0x20016ab0

08006d4c <_write>:
 8006d4c:	4b02      	ldr	r3, [pc, #8]	; (8006d58 <_write+0xc>)
 8006d4e:	2258      	movs	r2, #88	; 0x58
 8006d50:	601a      	str	r2, [r3, #0]
 8006d52:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006d56:	4770      	bx	lr
 8006d58:	20016aac 	.word	0x20016aac

08006d5c <_init>:
 8006d5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d5e:	bf00      	nop
 8006d60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d62:	bc08      	pop	{r3}
 8006d64:	469e      	mov	lr, r3
 8006d66:	4770      	bx	lr

08006d68 <_fini>:
 8006d68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006d6a:	bf00      	nop
 8006d6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006d6e:	bc08      	pop	{r3}
 8006d70:	469e      	mov	lr, r3
 8006d72:	4770      	bx	lr
