<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>GT RoboCup SSL: /home/collin/documents/robojackets/mtrain-firmware/external/STM32F7xx_HAL_Drivers/Inc/stm32f7xx_hal_qspi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="rj_logo.png"/></td>
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">GT RoboCup SSL
   </div>
   <div id="projectbrief">mTrain device firmware</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('stm32f7xx__hal__qspi_8h_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">stm32f7xx_hal_qspi.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="stm32f7xx__hal__qspi_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">/* Define to prevent recursive inclusion -------------------------------------*/</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#ifndef __STM32F7xx_HAL_QSPI_H</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#define __STM32F7xx_HAL_QSPI_H</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160; <span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">/* Includes ------------------------------------------------------------------*/</span></div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="comment">/* Exported types ------------------------------------------------------------*/</span> </div><div class="line"><a name="l00066"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html">   66</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;{</div><div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#a805208085f687a72a12a89189fcc9ea9">   68</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#a805208085f687a72a12a89189fcc9ea9">ClockPrescaler</a>;     <span class="comment">/* Specifies the prescaler factor for generating clock based on the AHB clock.</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">                                  This parameter can be a number between 0 and 255 */</span> </div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                  </div><div class="line"><a name="l00071"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#abcee967dfb156e920e9e55d43bd8c402">   71</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#abcee967dfb156e920e9e55d43bd8c402">FifoThreshold</a>;      <span class="comment">/* Specifies the threshold number of bytes in the FIFO (used only in indirect mode)</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">                                  This parameter can be a value between 1 and 32 */</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;                                  </div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#a1f1852768b76a6b12d7870fdd4ee6298">   74</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#a1f1852768b76a6b12d7870fdd4ee6298">SampleShifting</a>;     <span class="comment">/* Specifies the Sample Shift. The data is sampled 1/2 clock cycle delay later to </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">                                  take in account external signal delays. (It should be QSPI_SAMPLE_SHIFTING_NONE in DDR mode)</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_SampleShifting */</span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                                  </div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#a10a9705d585090685efb8df9a403dcf1">   78</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#a10a9705d585090685efb8df9a403dcf1">FlashSize</a>;          <span class="comment">/* Specifies the Flash Size. FlashSize+1 is effectively the number of address bits </span></div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">                                  required to address the flash memory. The flash capacity can be up to 4GB </span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">                                  (addressed using 32 bits) in indirect mode, but the addressable space in </span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment">                                  memory-mapped mode is limited to 256MB</span></div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">                                  This parameter can be a number between 0 and 31 */</span></div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;                                  </div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#a057b3eb3a9ebf912ea50c94dbeaded1d">   84</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#a057b3eb3a9ebf912ea50c94dbeaded1d">ChipSelectHighTime</a>; <span class="comment">/* Specifies the Chip Select High Time. ChipSelectHighTime+1 defines the minimum number </span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment">                                  of clock cycles which the chip select must remain high between commands.</span></div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_ChipSelectHighTime */</span> </div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;                                    </div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#a8a8419fc5789db495317a271a87ce3b6">   88</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#a8a8419fc5789db495317a271a87ce3b6">ClockMode</a>;          <span class="comment">/* Specifies the Clock Mode. It indicates the level that clock takes between commands.</span></div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_ClockMode */</span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                                 </div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#aa493878608e17440d5f4c05c8eb5ac70">   91</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#aa493878608e17440d5f4c05c8eb5ac70">FlashID</a>;            <span class="comment">/* Specifies the Flash which will be used,</span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_Flash_Select */</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                                 </div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___init_type_def.html#ab306345d4205489b078f0ebe70b2f9b0">   94</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___init_type_def.html#ab306345d4205489b078f0ebe70b2f9b0">DualFlash</a>;          <span class="comment">/* Specifies the Dual Flash Mode State</span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_DualFlash_Mode */</span>                                               </div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;}<a class="code" href="struct_q_s_p_i___init_type_def.html">QSPI_InitTypeDef</a>;</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#gac6fa20030447e859881cc36a8e4436be">  101</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">enum</span></div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;{</div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beafe486e31e5c93112880c6dd3c1e937e3">  103</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beafe486e31e5c93112880c6dd3c1e937e3">HAL_QSPI_STATE_RESET</a>             = 0x00U,    </div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab2f6f73b7118b90ca7efe604e0aa0aaa">  104</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab2f6f73b7118b90ca7efe604e0aa0aaa">HAL_QSPI_STATE_READY</a>             = 0x01U,    </div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea646c306046da7e9b49b632a06e427656">  105</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea646c306046da7e9b49b632a06e427656">HAL_QSPI_STATE_BUSY</a>              = 0x02U,    </div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea3328bb28b31c901639fde98e32e4729a">  106</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea3328bb28b31c901639fde98e32e4729a">HAL_QSPI_STATE_BUSY_INDIRECT_TX</a>  = 0x12U,    </div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea0ecbafd2705550043aef338cbf3f7db9">  107</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea0ecbafd2705550043aef338cbf3f7db9">HAL_QSPI_STATE_BUSY_INDIRECT_RX</a>  = 0x22U,    </div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab1462293f296439302f0f358c3c1b66c">  108</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab1462293f296439302f0f358c3c1b66c">HAL_QSPI_STATE_BUSY_AUTO_POLLING</a> = 0x42U,    </div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaeefa347ef7b2083158521f1c56c6d031">  109</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaeefa347ef7b2083158521f1c56c6d031">HAL_QSPI_STATE_BUSY_MEM_MAPPED</a>   = 0x82U,    </div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea589a427b50c7c3ae2c55b4bc43893664">  110</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea589a427b50c7c3ae2c55b4bc43893664">HAL_QSPI_STATE_ABORT</a>             = 0x08U,    </div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaabfa42ccde3638f40636e81f93d47865">  111</a></span>&#160;  <a class="code" href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaabfa42ccde3638f40636e81f93d47865">HAL_QSPI_STATE_ERROR</a>             = 0x04U     </div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;}<a class="code" href="group___q_s_p_i___exported___types.html#gac6fa20030447e859881cc36a8e4436be">HAL_QSPI_StateTypeDef</a>;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;</div><div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html">  117</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;{</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a7c1c1bc7d8f004ee2127d500b45fb548">  119</a></span>&#160;  <a class="code" href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a>            *<a class="code" href="struct_q_s_p_i___handle_type_def.html#a7c1c1bc7d8f004ee2127d500b45fb548">Instance</a>;        <span class="comment">/* QSPI registers base address        */</span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a365b881ad4d0c054cca884ef0faff985">  120</a></span>&#160;  <a class="code" href="struct_q_s_p_i___init_type_def.html">QSPI_InitTypeDef</a>           <a class="code" href="struct_q_s_p_i___handle_type_def.html#a365b881ad4d0c054cca884ef0faff985">Init</a>;             <span class="comment">/* QSPI communication parameters      */</span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a5da28635bf2faffae819c01d2d2df81f">  121</a></span>&#160;  uint8_t                    *<a class="code" href="struct_q_s_p_i___handle_type_def.html#a5da28635bf2faffae819c01d2d2df81f">pTxBuffPtr</a>;      <span class="comment">/* Pointer to QSPI Tx transfer Buffer */</span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a290e8d19428cf6f6925a5730a6db72d7">  122</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_q_s_p_i___handle_type_def.html#a290e8d19428cf6f6925a5730a6db72d7">TxXferSize</a>;       <span class="comment">/* QSPI Tx Transfer size              */</span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a8fe203784856bc8156d02f173d749f79">  123</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_q_s_p_i___handle_type_def.html#a8fe203784856bc8156d02f173d749f79">TxXferCount</a>;      <span class="comment">/* QSPI Tx Transfer Counter           */</span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#ad730eba231ee98be5e686412031d168d">  124</a></span>&#160;  uint8_t                    *<a class="code" href="struct_q_s_p_i___handle_type_def.html#ad730eba231ee98be5e686412031d168d">pRxBuffPtr</a>;      <span class="comment">/* Pointer to QSPI Rx transfer Buffer */</span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#ad10b6d514c2133b046ca0cd2c0166399">  125</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_q_s_p_i___handle_type_def.html#ad10b6d514c2133b046ca0cd2c0166399">RxXferSize</a>;       <span class="comment">/* QSPI Rx Transfer size              */</span></div><div class="line"><a name="l00126"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#ad95b5d4ee61e550c36cdf3660de430ce">  126</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_q_s_p_i___handle_type_def.html#ad95b5d4ee61e550c36cdf3660de430ce">RxXferCount</a>;      <span class="comment">/* QSPI Rx Transfer Counter           */</span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a5693ffb808dcae6eb333c0d97dce9e95">  127</a></span>&#160;  <a class="code" href="struct_____d_m_a___handle_type_def.html">DMA_HandleTypeDef</a>          *<a class="code" href="struct_q_s_p_i___handle_type_def.html#a5693ffb808dcae6eb333c0d97dce9e95">hdma</a>;            <span class="comment">/* QSPI Rx/Tx DMA Handle parameters   */</span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a13923fd00c0660269e7842d219f2082c">  128</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="code" href="stm32f7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a>       <a class="code" href="struct_q_s_p_i___handle_type_def.html#a13923fd00c0660269e7842d219f2082c">Lock</a>;             <span class="comment">/* Locking object                     */</span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a546cc16e7cfb91ef2bf54d43c085dbb1">  129</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> HAL_QSPI_StateTypeDef <a class="code" href="struct_q_s_p_i___handle_type_def.html#a546cc16e7cfb91ef2bf54d43c085dbb1">State</a>;            <span class="comment">/* QSPI communication state           */</span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a73284b9f69442c10a9fda5cff4857cfb">  130</a></span>&#160;  <a class="code" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint32_t              <a class="code" href="struct_q_s_p_i___handle_type_def.html#a73284b9f69442c10a9fda5cff4857cfb">ErrorCode</a>;        <span class="comment">/* QSPI Error code                    */</span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___handle_type_def.html#a9f90c2e62b27a41b81f201ebb290e63b">  131</a></span>&#160;  uint32_t                   <a class="code" href="struct_q_s_p_i___handle_type_def.html#a9f90c2e62b27a41b81f201ebb290e63b">Timeout</a>;          <span class="comment">/* Timeout for the QSPI memory access */</span> </div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html">  137</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;{</div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a87357a715bdbbf332174aa961b5e3dd7">  139</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a87357a715bdbbf332174aa961b5e3dd7">Instruction</a>;        <span class="comment">/* Specifies the Instruction to be sent</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">                                  This parameter can be a value (8-bit) between 0x00 and 0xFF */</span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a2b6f1cde54a239b0aeb9da2e35787644">  141</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a2b6f1cde54a239b0aeb9da2e35787644">Address</a>;            <span class="comment">/* Specifies the Address to be sent (Size from 1 to 4 bytes according AddressSize)</span></div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;<span class="comment">                                  This parameter can be a value (32-bits) between 0x0 and 0xFFFFFFFF */</span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a5b9b15b8e08fda08a9f833e9ef80fb3c">  143</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a5b9b15b8e08fda08a9f833e9ef80fb3c">AlternateBytes</a>;     <span class="comment">/* Specifies the Alternate Bytes to be sent (Size from 1 to 4 bytes according AlternateBytesSize)</span></div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">                                  This parameter can be a value (32-bits) between 0x0 and 0xFFFFFFFF */</span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a3c37e0b22556b41526d933cfe84f9648">  145</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a3c37e0b22556b41526d933cfe84f9648">AddressSize</a>;        <span class="comment">/* Specifies the Address Size</span></div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_AddressSize */</span></div><div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#ac781eb599f81824d890475c556176332">  147</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#ac781eb599f81824d890475c556176332">AlternateBytesSize</a>; <span class="comment">/* Specifies the Alternate Bytes Size</span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_AlternateBytesSize */</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a0165aa98159b8e34da814dfe99bf0db5">  149</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a0165aa98159b8e34da814dfe99bf0db5">DummyCycles</a>;        <span class="comment">/* Specifies the Number of Dummy Cycles.</span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="comment">                                  This parameter can be a number between 0 and 31 */</span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a4288d598b010056498d72bb8281cf642">  151</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a4288d598b010056498d72bb8281cf642">InstructionMode</a>;    <span class="comment">/* Specifies the Instruction Mode</span></div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_InstructionMode */</span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#af4aaf02df647ba2a71809f4e9bd6584c">  153</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#af4aaf02df647ba2a71809f4e9bd6584c">AddressMode</a>;        <span class="comment">/* Specifies the Address Mode</span></div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_AddressMode */</span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a556990c36122d9a4f350598fc53349ac">  155</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a556990c36122d9a4f350598fc53349ac">AlternateByteMode</a>;  <span class="comment">/* Specifies the Alternate Bytes Mode</span></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_AlternateBytesMode */</span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a66d34fe75e35e4715ce5ffa77f971190">  157</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a66d34fe75e35e4715ce5ffa77f971190">DataMode</a>;           <span class="comment">/* Specifies the Data Mode (used for dummy cycles and data phases)</span></div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_DataMode */</span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#ac88c55029db5df0db2e4e70fe4f50184">  159</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#ac88c55029db5df0db2e4e70fe4f50184">NbData</a>;             <span class="comment">/* Specifies the number of data to transfer. </span></div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment">                                  This parameter can be any value between 0 and 0xFFFFFFFF (0 means undefined length </span></div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">                                  until end of memory)*/</span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a7b45495ff943c723e4b0f7b7743036e4">  162</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a7b45495ff943c723e4b0f7b7743036e4">DdrMode</a>;            <span class="comment">/* Specifies the double data rate mode for address, alternate byte and data phase</span></div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_DdrMode */</span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#ad4aa50f488114d230b64e5dadd0b8f46">  164</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#ad4aa50f488114d230b64e5dadd0b8f46">DdrHoldHalfCycle</a>;   <span class="comment">/* Specifies the DDR hold half cycle. It delays the data output by one half of </span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">                                  system clock in DDR mode.</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_DdrHoldHalfCycle */</span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___command_type_def.html#a5fc19aff6cc9d2c86c2b9767f9d00654">  167</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___command_type_def.html#a5fc19aff6cc9d2c86c2b9767f9d00654">SIOOMode</a>;          <span class="comment">/* Specifies the send instruction only once mode</span></div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_SIOOMode */</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;}<a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a>;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;</div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html">  174</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;{</div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#a483bb6cac21678b3d5ef5e79eb3394d8">  176</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#a483bb6cac21678b3d5ef5e79eb3394d8">Match</a>;              <span class="comment">/* Specifies the value to be compared with the masked status register to get a match.</span></div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">                                  This parameter can be any value between 0 and 0xFFFFFFFF */</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#a5eb33a61a98c74010312672cafb0acd4">  178</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#a5eb33a61a98c74010312672cafb0acd4">Mask</a>;               <span class="comment">/* Specifies the mask to be applied to the status bytes received. </span></div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="comment">                                  This parameter can be any value between 0 and 0xFFFFFFFF */</span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#a92efe05356ffb34a95aba06a90fc4a60">  180</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#a92efe05356ffb34a95aba06a90fc4a60">Interval</a>;           <span class="comment">/* Specifies the number of clock cycles between two read during automatic polling phases.</span></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">                                  This parameter can be any value between 0 and 0xFFFF */</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#a1729ea0820cea1839a22cb1e8f4963ab">  182</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#a1729ea0820cea1839a22cb1e8f4963ab">StatusBytesSize</a>;    <span class="comment">/* Specifies the size of the status bytes received.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment">                                  This parameter can be any value between 1 and 4 */</span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#ad8a751ed7a15476afbb8c575fda50f43">  184</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#ad8a751ed7a15476afbb8c575fda50f43">MatchMode</a>;          <span class="comment">/* Specifies the method used for determining a match.</span></div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_MatchMode */</span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___auto_polling_type_def.html#a2f918df749fb1044499c1e7b3c5a3b70">  186</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html#a2f918df749fb1044499c1e7b3c5a3b70">AutomaticStop</a>;      <span class="comment">/* Specifies if automatic polling is stopped after a match.</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_AutomaticStop */</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}<a class="code" href="struct_q_s_p_i___auto_polling_type_def.html">QSPI_AutoPollingTypeDef</a>;</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                           </div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___memory_mapped_type_def.html">  193</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct</span></div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;{</div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___memory_mapped_type_def.html#a53639d63ce95a194cd2739e8f0c14622">  195</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___memory_mapped_type_def.html#a53639d63ce95a194cd2739e8f0c14622">TimeOutPeriod</a>;      <span class="comment">/* Specifies the number of clock to wait when the FIFO is full before to release the chip select.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="comment">                                  This parameter can be any value between 0 and 0xFFFF */</span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="struct_q_s_p_i___memory_mapped_type_def.html#a7ffb713259f9db1bb96a5f3fa1f5582f">  197</a></span>&#160;  uint32_t <a class="code" href="struct_q_s_p_i___memory_mapped_type_def.html#a7ffb713259f9db1bb96a5f3fa1f5582f">TimeOutActivation</a>;  <span class="comment">/* Specifies if the time out counter is enabled to release the chip select. </span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">                                  This parameter can be a value of @ref QSPI_TimeOutActivation */</span></div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;}<a class="code" href="struct_q_s_p_i___memory_mapped_type_def.html">QSPI_MemoryMappedTypeDef</a>;                                     </div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">/* Exported constants --------------------------------------------------------*/</span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="group___q_s_p_i___error_code.html#ga6c7f4e00ece84e440e68111dc73992a6">  211</a></span>&#160;<span class="preprocessor">#define HAL_QSPI_ERROR_NONE            ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="group___q_s_p_i___error_code.html#gaef6e91ee69c6fed0ab084b7114cb8564">  212</a></span>&#160;<span class="preprocessor">#define HAL_QSPI_ERROR_TIMEOUT         ((uint32_t)0x00000001U) </span></div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="group___q_s_p_i___error_code.html#gaaa58c473076ed5cbfe25d8e0a4d8193c">  213</a></span>&#160;<span class="preprocessor">#define HAL_QSPI_ERROR_TRANSFER        ((uint32_t)0x00000002U) </span></div><div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="group___q_s_p_i___error_code.html#gaebe474eefa5bbe6a0624ecbd245c0de6">  214</a></span>&#160;<span class="preprocessor">#define HAL_QSPI_ERROR_DMA             ((uint32_t)0x00000004U) </span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="group___q_s_p_i___error_code.html#gace6ac1c3026160511ae8adca068b3882">  215</a></span>&#160;<span class="preprocessor">#define HAL_QSPI_ERROR_INVALID_PARAM   ((uint32_t)0x00000008U) </span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="group___q_s_p_i___sample_shifting.html#ga9a92dd22d1a79a28971609d22b13bb7f">  223</a></span>&#160;<span class="preprocessor">#define QSPI_SAMPLE_SHIFTING_NONE           ((uint32_t)0x00000000U)        </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="group___q_s_p_i___sample_shifting.html#gace8808d70a3b0df63545db073b8b5abb">  224</a></span>&#160;<span class="preprocessor">#define QSPI_SAMPLE_SHIFTING_HALFCYCLE      ((uint32_t)QUADSPI_CR_SSHIFT) </span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#ga8fc91378ee2dc78c7d557fbf78aee00f">  232</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_1_CYCLE           ((uint32_t)0x00000000U)                              </span></div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#ga246bf35c57e2a445e55ce0db43cc4561">  233</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_2_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_0)                      </span></div><div class="line"><a name="l00234"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#ga751c9fba8f1fc93d69bf7a979da445e7">  234</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_3_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_1)                      </span></div><div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#ga168b147291e6e0c2f234b9a024699d9b">  235</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_4_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_0 | QUADSPI_DCR_CSHT_1) </span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#gad607401b80e7a8451f260b0711bcb19f">  236</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_5_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_2)                      </span></div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#gaa8e487b866e44586fdffb9d177794579">  237</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_6_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_2 | QUADSPI_DCR_CSHT_0) </span></div><div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#gaa34bbea2946d3de15fc2b38aadf81664">  238</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_7_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT_2 | QUADSPI_DCR_CSHT_1) </span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="group___q_s_p_i___chip_select_high_time.html#ga5bb71ab8e378a6b1617f79426926863d">  239</a></span>&#160;<span class="preprocessor">#define QSPI_CS_HIGH_TIME_8_CYCLE           ((uint32_t)QUADSPI_DCR_CSHT)                        </span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="group___q_s_p_i___clock_mode.html#gaae46f4498e0870375ff39bd69a3ac79a">  247</a></span>&#160;<span class="preprocessor">#define QSPI_CLOCK_MODE_0                   ((uint32_t)0x00000000U)         </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="group___q_s_p_i___clock_mode.html#ga9ba3a7714ddac1bbbd4cb2a25ea7a995">  248</a></span>&#160;<span class="preprocessor">#define QSPI_CLOCK_MODE_3                   ((uint32_t)QUADSPI_DCR_CKMODE) </span></div><div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flash___select.html#ga71277f7a62286d0ac34898b77935de21">  256</a></span>&#160;<span class="preprocessor">#define QSPI_FLASH_ID_1           ((uint32_t)0x00000000U)</span></div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flash___select.html#ga353fcdcf5e1802de95be3ca449352fa1">  257</a></span>&#160;<span class="preprocessor">#define QSPI_FLASH_ID_2           ((uint32_t)QUADSPI_CR_FSEL)</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="group___q_s_p_i___dual_flash___mode.html#ga13b9c5bbc04a061ebe501623a6436b78">  265</a></span>&#160;<span class="preprocessor">#define QSPI_DUALFLASH_ENABLE            ((uint32_t)QUADSPI_CR_DFM)</span></div><div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="group___q_s_p_i___dual_flash___mode.html#gaa26c80fb5f7120e73f9fe35bfb37e64f">  266</a></span>&#160;<span class="preprocessor">#define QSPI_DUALFLASH_DISABLE           ((uint32_t)0x00000000U) </span></div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_size.html#ga8705ab36eb3efbf1de8886a9c747bc5b">  274</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_8_BITS            ((uint32_t)0x00000000U)           </span></div><div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_size.html#ga06fb03037563fec64310b4a852e2e1d7">  275</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_16_BITS           ((uint32_t)QUADSPI_CCR_ADSIZE_0) </span></div><div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_size.html#gabef3ca286cb733dd4aeaa9baf4e4243a">  276</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_24_BITS           ((uint32_t)QUADSPI_CCR_ADSIZE_1) </span></div><div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_size.html#gab7f7c5a53c9c80a203d039ce52234466">  277</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_32_BITS           ((uint32_t)QUADSPI_CCR_ADSIZE)   </span></div><div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_size.html#ga50dffc5afb0ddcbdfdb9ecb6c45e93e8">  285</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_8_BITS    ((uint32_t)0x00000000U)           </span></div><div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_size.html#ga1399798468f929d218eabe431c572e95">  286</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_16_BITS   ((uint32_t)QUADSPI_CCR_ABSIZE_0) </span></div><div class="line"><a name="l00287"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_size.html#gae4cf5c7311e28a3b8075c6ca9851c802">  287</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_24_BITS   ((uint32_t)QUADSPI_CCR_ABSIZE_1) </span></div><div class="line"><a name="l00288"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_size.html#gaf16e834ffe98f1305e8e6e9b2aedc5a5">  288</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_32_BITS   ((uint32_t)QUADSPI_CCR_ABSIZE)   </span></div><div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="group___q_s_p_i___instruction_mode.html#gace7f62d9ee05276fde67c0c2e3b9bcf7">  296</a></span>&#160;<span class="preprocessor">#define QSPI_INSTRUCTION_NONE          ((uint32_t)0x00000000U)          </span></div><div class="line"><a name="l00297"></a><span class="lineno"><a class="line" href="group___q_s_p_i___instruction_mode.html#gad98b498adef6595d0a834ef284269860">  297</a></span>&#160;<span class="preprocessor">#define QSPI_INSTRUCTION_1_LINE        ((uint32_t)QUADSPI_CCR_IMODE_0) </span></div><div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="group___q_s_p_i___instruction_mode.html#ga96457b8044f7364e5cb65447604be953">  298</a></span>&#160;<span class="preprocessor">#define QSPI_INSTRUCTION_2_LINES       ((uint32_t)QUADSPI_CCR_IMODE_1) </span></div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="group___q_s_p_i___instruction_mode.html#ga9d4d97bef7ade772a6de66565dadc40e">  299</a></span>&#160;<span class="preprocessor">#define QSPI_INSTRUCTION_4_LINES       ((uint32_t)QUADSPI_CCR_IMODE)   </span></div><div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_mode.html#gaf02f40186a6031e6daa504b0d44710e2">  307</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_NONE              ((uint32_t)0x00000000U)           </span></div><div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_mode.html#gabb181b7c73cee7fa8e5800662c3a9047">  308</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_1_LINE            ((uint32_t)QUADSPI_CCR_ADMODE_0) </span></div><div class="line"><a name="l00309"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_mode.html#gac6e5032e621e671f1f4783ee81587c40">  309</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_2_LINES           ((uint32_t)QUADSPI_CCR_ADMODE_1) </span></div><div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="group___q_s_p_i___address_mode.html#gad3a9a2964b2af9130818fde454d45010">  310</a></span>&#160;<span class="preprocessor">#define QSPI_ADDRESS_4_LINES           ((uint32_t)QUADSPI_CCR_ADMODE)   </span></div><div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_mode.html#gafbf2774b1d04f5f9bc81c3e74e00d423">  318</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_NONE      ((uint32_t)0x00000000U)           </span></div><div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_mode.html#ga7e5168acdaa480d101001f90079bdef0">  319</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_1_LINE    ((uint32_t)QUADSPI_CCR_ABMODE_0) </span></div><div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_mode.html#ga6d51e5db1bbd7f94e0756fae913440a6">  320</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_2_LINES   ((uint32_t)QUADSPI_CCR_ABMODE_1) </span></div><div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="group___q_s_p_i___alternate_bytes_mode.html#ga751dd7e958e0d65974475082cb461c00">  321</a></span>&#160;<span class="preprocessor">#define QSPI_ALTERNATE_BYTES_4_LINES   ((uint32_t)QUADSPI_CCR_ABMODE)   </span></div><div class="line"><a name="l00329"></a><span class="lineno"><a class="line" href="group___q_s_p_i___data_mode.html#ga51f6bbd3fffff07c1aae3e58f3341089">  329</a></span>&#160;<span class="preprocessor">#define QSPI_DATA_NONE                 ((uint32_t)0X00000000)           </span></div><div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="group___q_s_p_i___data_mode.html#ga2ca7379385ce213196d31ca96eb6568e">  330</a></span>&#160;<span class="preprocessor">#define QSPI_DATA_1_LINE               ((uint32_t)QUADSPI_CCR_DMODE_0) </span></div><div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="group___q_s_p_i___data_mode.html#ga04521e63589b0ece65e0d2da98566cf5">  331</a></span>&#160;<span class="preprocessor">#define QSPI_DATA_2_LINES              ((uint32_t)QUADSPI_CCR_DMODE_1) </span></div><div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="group___q_s_p_i___data_mode.html#ga44a16135591ae1a5de0a9973a32d5cce">  332</a></span>&#160;<span class="preprocessor">#define QSPI_DATA_4_LINES              ((uint32_t)QUADSPI_CCR_DMODE)   </span></div><div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="group___q_s_p_i___ddr_mode.html#ga17a6509ba3e1b86400fe890cbaa28024">  340</a></span>&#160;<span class="preprocessor">#define QSPI_DDR_MODE_DISABLE              ((uint32_t)0x00000000U)       </span></div><div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="group___q_s_p_i___ddr_mode.html#ga81b6f24855b01ba1ad2a7be385afce64">  341</a></span>&#160;<span class="preprocessor">#define QSPI_DDR_MODE_ENABLE               ((uint32_t)QUADSPI_CCR_DDRM) </span></div><div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="group___q_s_p_i___ddr_hold_half_cycle.html#gaa0204a66b133ea09a2612ac2bd75ed9f">  349</a></span>&#160;<span class="preprocessor">#define QSPI_DDR_HHC_ANALOG_DELAY           ((uint32_t)0x00000000U)       </span></div><div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="group___q_s_p_i___ddr_hold_half_cycle.html#ga8c56e285be00275c4380ea083334bb93">  350</a></span>&#160;<span class="preprocessor">#define QSPI_DDR_HHC_HALF_CLK_DELAY         ((uint32_t)QUADSPI_CCR_DHHC) </span></div><div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="group___q_s_p_i___s_i_o_o_mode.html#gadc405410357a560c5e0fc463bb2d0ebe">  358</a></span>&#160;<span class="preprocessor">#define QSPI_SIOO_INST_EVERY_CMD       ((uint32_t)0x00000000U)       </span></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="group___q_s_p_i___s_i_o_o_mode.html#ga031a70a2a38d7aabf7a242289ce0bcce">  359</a></span>&#160;<span class="preprocessor">#define QSPI_SIOO_INST_ONLY_FIRST_CMD  ((uint32_t)QUADSPI_CCR_SIOO) </span></div><div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="group___q_s_p_i___match_mode.html#gadba272969372976d80e4576878891c6d">  367</a></span>&#160;<span class="preprocessor">#define QSPI_MATCH_MODE_AND                 ((uint32_t)0x00000000U)     </span></div><div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="group___q_s_p_i___match_mode.html#gab4d5f2eefc3045dcbd6292cf69997152">  368</a></span>&#160;<span class="preprocessor">#define QSPI_MATCH_MODE_OR                  ((uint32_t)QUADSPI_CR_PMM) </span></div><div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="group___q_s_p_i___automatic_stop.html#ga2683f1734fd25a9eb6a4373cc255978c">  376</a></span>&#160;<span class="preprocessor">#define QSPI_AUTOMATIC_STOP_DISABLE        ((uint32_t)0x00000000U)      </span></div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="group___q_s_p_i___automatic_stop.html#gaca5657e67e90439b4b65dd4b09349f85">  377</a></span>&#160;<span class="preprocessor">#define QSPI_AUTOMATIC_STOP_ENABLE         ((uint32_t)QUADSPI_CR_APMS) </span></div><div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="group___q_s_p_i___time_out_activation.html#ga8ab3dd315a627862c5ef34c48af585a6">  385</a></span>&#160;<span class="preprocessor">#define QSPI_TIMEOUT_COUNTER_DISABLE       ((uint32_t)0x00000000U)      </span></div><div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="group___q_s_p_i___time_out_activation.html#gaefa5420883402ea6a6833cc4ad55592f">  386</a></span>&#160;<span class="preprocessor">#define QSPI_TIMEOUT_COUNTER_ENABLE        ((uint32_t)QUADSPI_CR_TCEN) </span></div><div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#gabebe96d4c319d8eb30183d58a0b24b94">  394</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_BUSY                 QUADSPI_SR_BUSY </span></div><div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#ga8f21cfb8c400222f3f0b5d041441f69f">  395</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_TO                   QUADSPI_SR_TOF  </span></div><div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#gade68044c91f4ef34fd5cdef4cde93d2d">  396</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_SM                   QUADSPI_SR_SMF  </span></div><div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#ga71f5e7dd4eb93b384496f7f40956a7eb">  397</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_FT                   QUADSPI_SR_FTF  </span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#ga14d855dd63ae20f285480918610e5908">  398</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_TC                   QUADSPI_SR_TCF  </span></div><div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flags.html#ga28674f4440a0bbe0855e96bc18c641f5">  399</a></span>&#160;<span class="preprocessor">#define QSPI_FLAG_TE                   QUADSPI_SR_TEF  </span></div><div class="line"><a name="l00407"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interrupts.html#gad5568075c7e303a6f041bead76661ac0">  407</a></span>&#160;<span class="preprocessor">#define QSPI_IT_TO                          QUADSPI_CR_TOIE </span></div><div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interrupts.html#ga5feec35496e77059e5767ee43712d6a5">  408</a></span>&#160;<span class="preprocessor">#define QSPI_IT_SM                          QUADSPI_CR_SMIE </span></div><div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interrupts.html#ga2d4d204d388632f42a58f50d16eede24">  409</a></span>&#160;<span class="preprocessor">#define QSPI_IT_FT                          QUADSPI_CR_FTIE </span></div><div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interrupts.html#gadf381f2bde81cd8613091f809089de57">  410</a></span>&#160;<span class="preprocessor">#define QSPI_IT_TC                          QUADSPI_CR_TCIE </span></div><div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interrupts.html#ga23cc9281224ac7bd1fa7660aaa894a93">  411</a></span>&#160;<span class="preprocessor">#define QSPI_IT_TE                          QUADSPI_CR_TEIE </span></div><div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="group___q_s_p_i___timeout__definition.html#ga2dfb14403e15cfb015ff386acda82e46">  419</a></span>&#160;<span class="preprocessor">#define HAL_QPSI_TIMEOUT_DEFAULT_VALUE ((uint32_t)5000)</span><span class="comment">/* 5 s */</span><span class="preprocessor"></span></div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;<span class="comment">/* Exported macros -----------------------------------------------------------*/</span></div><div class="line"><a name="l00437"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#ga1eab965bdd70e6c3c6a6e10c5ca7f0d6">  437</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_RESET_HANDLE_STATE(__HANDLE__)           ((__HANDLE__)-&gt;State = HAL_QSPI_STATE_RESET)</span></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#ga7e8b26d951ff019789f6e4c1e4b96847">  443</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_ENABLE(__HANDLE__)                       SET_BIT((__HANDLE__)-&gt;Instance-&gt;CR, QUADSPI_CR_EN)</span></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#ga78fde8c2449b2345cac81132e09911bd">  449</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_DISABLE(__HANDLE__)                      CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CR, QUADSPI_CR_EN)</span></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#ga1504e3950889efbad6f91d4bf15fd323">  462</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_ENABLE_IT(__HANDLE__, __INTERRUPT__)     SET_BIT((__HANDLE__)-&gt;Instance-&gt;CR, (__INTERRUPT__))</span></div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00476"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#ga82d240209b17c6f085eb285298e59178">  476</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_DISABLE_IT(__HANDLE__, __INTERRUPT__)    CLEAR_BIT((__HANDLE__)-&gt;Instance-&gt;CR, (__INTERRUPT__))</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00489"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#gaf04671a74194b9ddc39297fa30bc4f93">  489</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_GET_IT_SOURCE(__HANDLE__, __INTERRUPT__) (READ_BIT((__HANDLE__)-&gt;Instance-&gt;CR, (__INTERRUPT__)) == (__INTERRUPT__)) </span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;</div><div class="line"><a name="l00504"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#gab2ca6c2ecd31f3b1d2db97adc36e4351">  504</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_GET_FLAG(__HANDLE__, __FLAG__)           (READ_BIT((__HANDLE__)-&gt;Instance-&gt;SR, (__FLAG__)) != 0)</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;</div><div class="line"><a name="l00516"></a><span class="lineno"><a class="line" href="group___q_s_p_i___exported___macros.html#gaf5b461d60ad92ccf35e131f1f936cf1a">  516</a></span>&#160;<span class="preprocessor">#define __HAL_QSPI_CLEAR_FLAG(__HANDLE__, __FLAG__)         WRITE_REG((__HANDLE__)-&gt;Instance-&gt;FCR, (__FLAG__))</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">/* Exported functions --------------------------------------------------------*/</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment">/* Initialization/de-initialization functions  ********************************/</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group1.html#ga28f82dc9fcdbf535451c82852b2802f4">HAL_QSPI_Init</a>     (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group1.html#gab96517c5b1e1b6bf74ad60fe5026cfd2">HAL_QSPI_DeInit</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group1.html#gade8059377d8637fabb9a22fa1d50b558">HAL_QSPI_MspInit</a>  (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group1.html#gaef70fea205effccab34a1ade5ba93510">HAL_QSPI_MspDeInit</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;<span class="comment">/* IO operation functions *****************************************************/</span></div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;<span class="comment">/* QSPI IRQ handler method */</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga6fd2cd646c0265c729168a2d93ecfd2c">HAL_QSPI_IRQHandler</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;<span class="comment">/* QSPI indirect mode */</span></div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga085c4e2ed3350a34b7ebd94fd7fff022">HAL_QSPI_Command</a>      (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, <a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a> *cmd, uint32_t Timeout);</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga4109f25b6ff5d53df1d520eeb1cecf79">HAL_QSPI_Transmit</a>     (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData, uint32_t Timeout);</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga4b27d1a633c1b35c89d9bbd7a550a33b">HAL_QSPI_Receive</a>      (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData, uint32_t Timeout);</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga654bb61474682bbbe2ebd6b9e0b9f1c9">HAL_QSPI_Command_IT</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, <a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a> *cmd);</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga1da2153118e4885f8419aed18bb32b4e">HAL_QSPI_Transmit_IT</a>  (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData);</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga71afe3cff2e0e1052189a49bd3b3efc1">HAL_QSPI_Receive_IT</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData);</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga5185d60d15802bf52d1e3eac54358d8e">HAL_QSPI_Transmit_DMA</a> (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData);</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga01812804f5419f3029dcb4799896c6ad">HAL_QSPI_Receive_DMA</a>  (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint8_t *pData);</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;<span class="comment">/* QSPI status flag polling mode */</span></div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga05c816f092fcbf363125707a1a35e5ce">HAL_QSPI_AutoPolling</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, <a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a> *cmd, <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html">QSPI_AutoPollingTypeDef</a> *cfg, uint32_t Timeout);</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#gaaa79e38c8be2c252021ee92e959505e7">HAL_QSPI_AutoPolling_IT</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, <a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a> *cmd, <a class="code" href="struct_q_s_p_i___auto_polling_type_def.html">QSPI_AutoPollingTypeDef</a> *cfg);</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment">/* QSPI memory-mapped mode */</span></div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group2.html#ga05b7691b374151d1e6282e8414933e4b">HAL_QSPI_MemoryMapped</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, <a class="code" href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a> *cmd, <a class="code" href="struct_q_s_p_i___memory_mapped_type_def.html">QSPI_MemoryMappedTypeDef</a> *cfg);</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">/* Callback functions in non-blocking modes ***********************************/</span></div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga91c8499ceb6e684212ec94b91621fde3">HAL_QSPI_ErrorCallback</a>        (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#gaded9705be79737673ed45c821d23d05e">HAL_QSPI_AbortCpltCallback</a>    (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga47cb4b25664eb37bdc2e88da6e61246f">HAL_QSPI_FifoThresholdCallback</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment">/* QSPI indirect mode */</span></div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga4693f580289ab8cd64396550f082d76e">HAL_QSPI_CmdCpltCallback</a>      (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga891a686ec5df3be83efcad41e77928cd">HAL_QSPI_RxCpltCallback</a>       (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga213e253a22bc10223f62fcf02a40f893">HAL_QSPI_TxCpltCallback</a>       (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga7694d23916f73cdd33f76bb96841be22">HAL_QSPI_RxHalfCpltCallback</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga4628781e65539f092cc8343655c64733">HAL_QSPI_TxHalfCpltCallback</a>   (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">/* QSPI status flag polling mode */</span></div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga403cb395dfe508d174b0b55efdc4b8b4">HAL_QSPI_StatusMatchCallback</a>  (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">/* QSPI memory-mapped mode */</span></div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group3.html#ga9649c24a7ebb78ce4aeca111c0158086">HAL_QSPI_TimeOutCallback</a>      (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">/* Peripheral Control and State functions  ************************************/</span></div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;HAL_QSPI_StateTypeDef <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga5336a161b07b14455cca039f685cbb83">HAL_QSPI_GetState</a>        (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;uint32_t              <a class="code" href="group___q_s_p_i___exported___functions___group4.html#gaf3a77efa3fc89636c1714de91f090cd5">HAL_QSPI_GetError</a>        (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga0c6093e9814a942c031775e1944e7e10">HAL_QSPI_Abort</a>           (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga92f723e933ba47f7fed7d63961719245">HAL_QSPI_Abort_IT</a>        (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">void</span>                  <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga8e21c25ede700756cb2f90df097a78cb">HAL_QSPI_SetTimeout</a>      (<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint32_t Timeout);</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<a class="code" href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>     <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga514bbc521fd1ea34b594e94c21838a2e">HAL_QSPI_SetFifoThreshold</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi, uint32_t Threshold);</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;uint32_t              <a class="code" href="group___q_s_p_i___exported___functions___group4.html#ga942576aec7cd6c3d9350cf38a013fbdb">HAL_QSPI_GetFifoThreshold</a>(<a class="code" href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a> *hqspi);</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">/* Private macros ------------------------------------------------------------*/</span></div><div class="line"><a name="l00615"></a><span class="lineno"><a class="line" href="group___q_s_p_i___clock_prescaler.html#gabd0dcd1657dd26f6d7c8e2e01570dbbd">  615</a></span>&#160;<span class="preprocessor">#define IS_QSPI_CLOCK_PRESCALER(PRESCALER)  ((PRESCALER) &lt;= 0xFF)</span></div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="group___q_s_p_i___fifo_threshold.html#ga619f43773df7c163987322b7caad3538">  623</a></span>&#160;<span class="preprocessor">#define IS_QSPI_FIFO_THRESHOLD(THR)         (((THR) &gt; 0) &amp;&amp; ((THR) &lt;= 32))</span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;</div><div class="line"><a name="l00628"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#gaf2a8f9e9c018755da2cc7b3284ae643b">  628</a></span>&#160;<span class="preprocessor">#define IS_QSPI_SSHIFT(SSHIFT)              (((SSHIFT) == QSPI_SAMPLE_SHIFTING_NONE) || \</span></div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;<span class="preprocessor">                                             ((SSHIFT) == QSPI_SAMPLE_SHIFTING_HALFCYCLE)) </span></div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00634"></a><span class="lineno"><a class="line" href="group___q_s_p_i___flash_size.html#gacac932adfecc87bb8f255ab13778f556">  634</a></span>&#160;<span class="preprocessor">#define IS_QSPI_FLASH_SIZE(FSIZE)           (((FSIZE) &lt;= 31))</span></div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga7f638ce9179f84d3e2333190172541f5">  639</a></span>&#160;<span class="preprocessor">#define IS_QSPI_CS_HIGH_TIME(CSHTIME)       (((CSHTIME) == QSPI_CS_HIGH_TIME_1_CYCLE) || \</span></div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_2_CYCLE) || \</span></div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_3_CYCLE) || \</span></div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_4_CYCLE) || \</span></div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_5_CYCLE) || \</span></div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_6_CYCLE) || \</span></div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_7_CYCLE) || \</span></div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;<span class="preprocessor">                                             ((CSHTIME) == QSPI_CS_HIGH_TIME_8_CYCLE))   </span></div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;</div><div class="line"><a name="l00648"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga36fb144df011a151eff213d6056d8592">  648</a></span>&#160;<span class="preprocessor">#define IS_QSPI_CLOCK_MODE(CLKMODE)         (((CLKMODE) == QSPI_CLOCK_MODE_0) || \</span></div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="preprocessor">                                             ((CLKMODE) == QSPI_CLOCK_MODE_3))</span></div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga852e079c1eee674a6e7bffc9cf47c639">  651</a></span>&#160;<span class="preprocessor">#define IS_QSPI_FLASH_ID(FLA)    (((FLA) == QSPI_FLASH_ID_1) || \</span></div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="preprocessor">                                  ((FLA) == QSPI_FLASH_ID_2)) </span></div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                  </div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga31c148f9c898d327dc696d3dcdc41834">  654</a></span>&#160;<span class="preprocessor">#define IS_QSPI_DUAL_FLASH_MODE(MODE)    (((MODE) == QSPI_DUALFLASH_ENABLE) || \</span></div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;<span class="preprocessor">                                          ((MODE) == QSPI_DUALFLASH_DISABLE))</span></div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                          </div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  </div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="group___q_s_p_i___instruction.html#ga07e62c800366acf3da28de287f78634b">  661</a></span>&#160;<span class="preprocessor">#define IS_QSPI_INSTRUCTION(INSTRUCTION)    ((INSTRUCTION) &lt;= 0xFF) </span></div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga21faf3dc15943095b3cb55613d7f1267">  666</a></span>&#160;<span class="preprocessor">#define IS_QSPI_ADDRESS_SIZE(ADDR_SIZE)     (((ADDR_SIZE) == QSPI_ADDRESS_8_BITS)  || \</span></div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="preprocessor">                                             ((ADDR_SIZE) == QSPI_ADDRESS_16_BITS) || \</span></div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="preprocessor">                                             ((ADDR_SIZE) == QSPI_ADDRESS_24_BITS) || \</span></div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="preprocessor">                                             ((ADDR_SIZE) == QSPI_ADDRESS_32_BITS))</span></div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga3429adc9ea92da71c6e9306aca69c693">  671</a></span>&#160;<span class="preprocessor">#define IS_QSPI_ALTERNATE_BYTES_SIZE(SIZE)  (((SIZE) == QSPI_ALTERNATE_BYTES_8_BITS)  || \</span></div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;<span class="preprocessor">                                             ((SIZE) == QSPI_ALTERNATE_BYTES_16_BITS) || \</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="preprocessor">                                             ((SIZE) == QSPI_ALTERNATE_BYTES_24_BITS) || \</span></div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="preprocessor">                                             ((SIZE) == QSPI_ALTERNATE_BYTES_32_BITS))                                               </span></div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno"><a class="line" href="group___q_s_p_i___dummy_cycles.html#ga5bd8dac00cd2e7e46054520e3daef1a1">  680</a></span>&#160;<span class="preprocessor">#define IS_QSPI_DUMMY_CYCLES(DCY)           ((DCY) &lt;= 31) </span></div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;</div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga8cc444b57418430116d2bd158f387f14">  685</a></span>&#160;<span class="preprocessor">#define IS_QSPI_INSTRUCTION_MODE(MODE)      (((MODE) == QSPI_INSTRUCTION_NONE)    || \</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_INSTRUCTION_1_LINE)  || \</span></div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_INSTRUCTION_2_LINES) || \</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_INSTRUCTION_4_LINES))  </span></div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;</div><div class="line"><a name="l00690"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga12ae17d76c80e2c25fc118386a00f6ba">  690</a></span>&#160;<span class="preprocessor">#define IS_QSPI_ADDRESS_MODE(MODE)          (((MODE) == QSPI_ADDRESS_NONE)    || \</span></div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ADDRESS_1_LINE)  || \</span></div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ADDRESS_2_LINES) || \</span></div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ADDRESS_4_LINES))</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;</div><div class="line"><a name="l00695"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga07e231019b3ca6fa9cb1c237cf6b36b6">  695</a></span>&#160;<span class="preprocessor">#define IS_QSPI_ALTERNATE_BYTES_MODE(MODE)  (((MODE) == QSPI_ALTERNATE_BYTES_NONE)    || \</span></div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ALTERNATE_BYTES_1_LINE)  || \</span></div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ALTERNATE_BYTES_2_LINES) || \</span></div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_ALTERNATE_BYTES_4_LINES))</span></div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;</div><div class="line"><a name="l00700"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga62926af5e1cc09d953b076e1dc30a0ba">  700</a></span>&#160;<span class="preprocessor">#define IS_QSPI_DATA_MODE(MODE)             (((MODE) == QSPI_DATA_NONE)    || \</span></div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_DATA_1_LINE)  || \</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_DATA_2_LINES) || \</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_DATA_4_LINES))</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga051f3b1b7400cab5a465e08e2347aaa4">  705</a></span>&#160;<span class="preprocessor">#define IS_QSPI_DDR_MODE(DDR_MODE)          (((DDR_MODE) == QSPI_DDR_MODE_DISABLE) || \</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="preprocessor">                                             ((DDR_MODE) == QSPI_DDR_MODE_ENABLE))</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;</div><div class="line"><a name="l00708"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga54255e2efaee97418c4645f4db73ecc9">  708</a></span>&#160;<span class="preprocessor">#define IS_QSPI_DDR_HHC(DDR_HHC)            (((DDR_HHC) == QSPI_DDR_HHC_ANALOG_DELAY) || \</span></div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="preprocessor">                                             ((DDR_HHC) == QSPI_DDR_HHC_HALF_CLK_DELAY))</span></div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#gafeb11ad248b01d978f3f1b99fa7200d1">  711</a></span>&#160;<span class="preprocessor">#define IS_QSPI_SIOO_MODE(SIOO_MODE)      (((SIOO_MODE) == QSPI_SIOO_INST_EVERY_CMD) || \</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;<span class="preprocessor">                                             ((SIOO_MODE) == QSPI_SIOO_INST_ONLY_FIRST_CMD))</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;</div><div class="line"><a name="l00717"></a><span class="lineno"><a class="line" href="group___q_s_p_i___interval.html#gac117008f464d2970bae358db4f0d762b">  717</a></span>&#160;<span class="preprocessor">#define IS_QSPI_INTERVAL(INTERVAL)        ((INTERVAL) &lt;= QUADSPI_PIR_INTERVAL) </span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00725"></a><span class="lineno"><a class="line" href="group___q_s_p_i___status_bytes_size.html#ga13eb760b4da512b45290c8013d92e04c">  725</a></span>&#160;<span class="preprocessor">#define IS_QSPI_STATUS_BYTES_SIZE(SIZE)   (((SIZE) &gt;= 1) &amp;&amp; ((SIZE) &lt;= 4)) </span></div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga439f3265b57757c5f304e3e067066ac6">  729</a></span>&#160;<span class="preprocessor">#define IS_QSPI_MATCH_MODE(MODE)            (((MODE) == QSPI_MATCH_MODE_AND) || \</span></div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="preprocessor">                                             ((MODE) == QSPI_MATCH_MODE_OR)) </span></div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;                                             </div><div class="line"><a name="l00732"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#gaae9a0f1b06d8b6cc089b75653ea12874">  732</a></span>&#160;<span class="preprocessor">#define IS_QSPI_AUTOMATIC_STOP(APMS)        (((APMS) == QSPI_AUTOMATIC_STOP_DISABLE) || \</span></div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;<span class="preprocessor">                                             ((APMS) == QSPI_AUTOMATIC_STOP_ENABLE))                                                                                                                                                                                                                                    </span></div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga292178c6af1d4f8443cd862a2abf3a69">  735</a></span>&#160;<span class="preprocessor">#define IS_QSPI_TIMEOUT_ACTIVATION(TCEN)    (((TCEN) == QSPI_TIMEOUT_COUNTER_DISABLE) || \</span></div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="preprocessor">                                             ((TCEN) == QSPI_TIMEOUT_COUNTER_ENABLE)) </span></div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00741"></a><span class="lineno"><a class="line" href="group___q_s_p_i___time_out_period.html#gae4a0393ff63c5653e1d86a75d06ab327">  741</a></span>&#160;<span class="preprocessor">#define IS_QSPI_TIMEOUT_PERIOD(PERIOD)      ((PERIOD) &lt;= 0xFFFF) </span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00746"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#ga08aacbadcb431144a5c655c55fbb08ac">  746</a></span>&#160;<span class="preprocessor">#define IS_QSPI_GET_FLAG(FLAG)              (((FLAG) == QSPI_FLAG_BUSY) || \</span></div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="preprocessor">                                             ((FLAG) == QSPI_FLAG_TO)   || \</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="preprocessor">                                             ((FLAG) == QSPI_FLAG_SM)   || \</span></div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="preprocessor">                                             ((FLAG) == QSPI_FLAG_FT)   || \</span></div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="preprocessor">                                             ((FLAG) == QSPI_FLAG_TC)   || \</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="preprocessor">                                             ((FLAG) == QSPI_FLAG_TE))    </span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno"><a class="line" href="group___q_s_p_i___private___macros.html#gac9f7903312ea79ad5b93cc5dee639b42">  753</a></span>&#160;<span class="preprocessor">#define IS_QSPI_IT(IT)                      ((((IT) &amp; (uint32_t)0xFFE0FFFFU) == 0x00000000U) &amp;&amp; ((IT) != 0x00000000U))</span></div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">/* Private functions ---------------------------------------------------------*/</span></div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="preprocessor">#ifdef __cplusplus</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;}</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* __STM32F7xx_HAL_QSPI_H */</span><span class="preprocessor"></span></div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment">/************************ (C) COPYRIGHT STMicroelectronics *****END OF FILE****/</span></div><div class="ttc" id="struct_q_s_p_i___handle_type_def_html"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html">QSPI_HandleTypeDef</a></div><div class="ttdoc">QSPI Handle Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:117</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a5b9b15b8e08fda08a9f833e9ef80fb3c"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a5b9b15b8e08fda08a9f833e9ef80fb3c">QSPI_CommandTypeDef::AlternateBytes</a></div><div class="ttdeci">uint32_t AlternateBytes</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:143</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_aa493878608e17440d5f4c05c8eb5ac70"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#aa493878608e17440d5f4c05c8eb5ac70">QSPI_InitTypeDef::FlashID</a></div><div class="ttdeci">uint32_t FlashID</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:91</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_gac6fa20030447e859881cc36a8e4436be"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#gac6fa20030447e859881cc36a8e4436be">HAL_QSPI_StateTypeDef</a></div><div class="ttdeci">HAL_QSPI_StateTypeDef</div><div class="ttdoc">HAL QSPI State structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:101</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436beaeefa347ef7b2083158521f1c56c6d031"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaeefa347ef7b2083158521f1c56c6d031">HAL_QSPI_STATE_BUSY_MEM_MAPPED</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:109</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga0c6093e9814a942c031775e1944e7e10"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga0c6093e9814a942c031775e1944e7e10">HAL_QSPI_Abort</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Abort(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga514bbc521fd1ea34b594e94c21838a2e"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga514bbc521fd1ea34b594e94c21838a2e">HAL_QSPI_SetFifoThreshold</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_SetFifoThreshold(QSPI_HandleTypeDef *hqspi, uint32_t Threshold)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_af4aaf02df647ba2a71809f4e9bd6584c"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#af4aaf02df647ba2a71809f4e9bd6584c">QSPI_CommandTypeDef::AddressMode</a></div><div class="ttdeci">uint32_t AddressMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:153</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga6fd2cd646c0265c729168a2d93ecfd2c"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga6fd2cd646c0265c729168a2d93ecfd2c">HAL_QSPI_IRQHandler</a></div><div class="ttdeci">void HAL_QSPI_IRQHandler(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a87357a715bdbbf332174aa961b5e3dd7"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a87357a715bdbbf332174aa961b5e3dd7">QSPI_CommandTypeDef::Instruction</a></div><div class="ttdeci">uint32_t Instruction</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:139</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a4288d598b010056498d72bb8281cf642"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a4288d598b010056498d72bb8281cf642">QSPI_CommandTypeDef::InstructionMode</a></div><div class="ttdeci">uint32_t InstructionMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:151</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436bea3328bb28b31c901639fde98e32e4729a"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea3328bb28b31c901639fde98e32e4729a">HAL_QSPI_STATE_BUSY_INDIRECT_TX</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:106</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga213e253a22bc10223f62fcf02a40f893"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga213e253a22bc10223f62fcf02a40f893">HAL_QSPI_TxCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_TxCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_a92efe05356ffb34a95aba06a90fc4a60"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#a92efe05356ffb34a95aba06a90fc4a60">QSPI_AutoPollingTypeDef::Interval</a></div><div class="ttdeci">uint32_t Interval</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:180</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga5185d60d15802bf52d1e3eac54358d8e"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga5185d60d15802bf52d1e3eac54358d8e">HAL_QSPI_Transmit_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Transmit_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_abcee967dfb156e920e9e55d43bd8c402"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#abcee967dfb156e920e9e55d43bd8c402">QSPI_InitTypeDef::FifoThreshold</a></div><div class="ttdeci">uint32_t FifoThreshold</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:71</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_gaaa79e38c8be2c252021ee92e959505e7"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#gaaa79e38c8be2c252021ee92e959505e7">HAL_QSPI_AutoPolling_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_AutoPolling_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg)</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a73284b9f69442c10a9fda5cff4857cfb"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a73284b9f69442c10a9fda5cff4857cfb">QSPI_HandleTypeDef::ErrorCode</a></div><div class="ttdeci">__IO uint32_t ErrorCode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:130</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html">QSPI_CommandTypeDef</a></div><div class="ttdoc">QSPI Command structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:137</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_ab367482e943333a1299294eadaad284b"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#ab367482e943333a1299294eadaad284b">HAL_LockTypeDef</a></div><div class="ttdeci">HAL_LockTypeDef</div><div class="ttdoc">HAL Lock structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:68</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_ab306345d4205489b078f0ebe70b2f9b0"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#ab306345d4205489b078f0ebe70b2f9b0">QSPI_InitTypeDef::DualFlash</a></div><div class="ttdeci">uint32_t DualFlash</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:94</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga47cb4b25664eb37bdc2e88da6e61246f"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga47cb4b25664eb37bdc2e88da6e61246f">HAL_QSPI_FifoThresholdCallback</a></div><div class="ttdeci">void HAL_QSPI_FifoThresholdCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group1_html_gab96517c5b1e1b6bf74ad60fe5026cfd2"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group1.html#gab96517c5b1e1b6bf74ad60fe5026cfd2">HAL_QSPI_DeInit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_DeInit(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a13923fd00c0660269e7842d219f2082c"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a13923fd00c0660269e7842d219f2082c">QSPI_HandleTypeDef::Lock</a></div><div class="ttdeci">__IO HAL_LockTypeDef Lock</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:128</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga403cb395dfe508d174b0b55efdc4b8b4"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga403cb395dfe508d174b0b55efdc4b8b4">HAL_QSPI_StatusMatchCallback</a></div><div class="ttdeci">void HAL_QSPI_StatusMatchCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga01812804f5419f3029dcb4799896c6ad"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga01812804f5419f3029dcb4799896c6ad">HAL_QSPI_Receive_DMA</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Receive_DMA(QSPI_HandleTypeDef *hqspi, uint8_t *pData)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga4109f25b6ff5d53df1d520eeb1cecf79"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga4109f25b6ff5d53df1d520eeb1cecf79">HAL_QSPI_Transmit</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Transmit(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_ac88c55029db5df0db2e4e70fe4f50184"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#ac88c55029db5df0db2e4e70fe4f50184">QSPI_CommandTypeDef::NbData</a></div><div class="ttdeci">uint32_t NbData</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:159</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a290e8d19428cf6f6925a5730a6db72d7"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a290e8d19428cf6f6925a5730a6db72d7">QSPI_HandleTypeDef::TxXferSize</a></div><div class="ttdeci">__IO uint32_t TxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:122</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a9f90c2e62b27a41b81f201ebb290e63b"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a9f90c2e62b27a41b81f201ebb290e63b">QSPI_HandleTypeDef::Timeout</a></div><div class="ttdeci">uint32_t Timeout</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:131</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_a483bb6cac21678b3d5ef5e79eb3394d8"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#a483bb6cac21678b3d5ef5e79eb3394d8">QSPI_AutoPollingTypeDef::Match</a></div><div class="ttdeci">uint32_t Match</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:176</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga91c8499ceb6e684212ec94b91621fde3"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga91c8499ceb6e684212ec94b91621fde3">HAL_QSPI_ErrorCallback</a></div><div class="ttdeci">void HAL_QSPI_ErrorCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_ad730eba231ee98be5e686412031d168d"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#ad730eba231ee98be5e686412031d168d">QSPI_HandleTypeDef::pRxBuffPtr</a></div><div class="ttdeci">uint8_t * pRxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:124</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga7694d23916f73cdd33f76bb96841be22"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga7694d23916f73cdd33f76bb96841be22">HAL_QSPI_RxHalfCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_RxHalfCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_u_a_d_s_p_i___type_def_html"><div class="ttname"><a href="struct_q_u_a_d_s_p_i___type_def.html">QUADSPI_TypeDef</a></div><div class="ttdoc">QUAD Serial Peripheral Interface. </div><div class="ttdef"><b>Definition:</b> stm32f769xx.h:952</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga05c816f092fcbf363125707a1a35e5ce"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga05c816f092fcbf363125707a1a35e5ce">HAL_QSPI_AutoPolling</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_AutoPolling(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga891a686ec5df3be83efcad41e77928cd"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga891a686ec5df3be83efcad41e77928cd">HAL_QSPI_RxCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_RxCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___memory_mapped_type_def_html"><div class="ttname"><a href="struct_q_s_p_i___memory_mapped_type_def.html">QSPI_MemoryMappedTypeDef</a></div><div class="ttdoc">QSPI Memory Mapped mode configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:193</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_a057b3eb3a9ebf912ea50c94dbeaded1d"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#a057b3eb3a9ebf912ea50c94dbeaded1d">QSPI_InitTypeDef::ChipSelectHighTime</a></div><div class="ttdeci">uint32_t ChipSelectHighTime</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:84</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a365b881ad4d0c054cca884ef0faff985"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a365b881ad4d0c054cca884ef0faff985">QSPI_HandleTypeDef::Init</a></div><div class="ttdeci">QSPI_InitTypeDef Init</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:120</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a5693ffb808dcae6eb333c0d97dce9e95"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a5693ffb808dcae6eb333c0d97dce9e95">QSPI_HandleTypeDef::hdma</a></div><div class="ttdeci">DMA_HandleTypeDef * hdma</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:127</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group1_html_gade8059377d8637fabb9a22fa1d50b558"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group1.html#gade8059377d8637fabb9a22fa1d50b558">HAL_QSPI_MspInit</a></div><div class="ttdeci">void HAL_QSPI_MspInit(QSPI_HandleTypeDef *hqspi)</div><div class="ttdef"><b>Definition:</b> qspi.c:650</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_a1729ea0820cea1839a22cb1e8f4963ab"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#a1729ea0820cea1839a22cb1e8f4963ab">QSPI_AutoPollingTypeDef::StatusBytesSize</a></div><div class="ttdeci">uint32_t StatusBytesSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:182</div></div>
<div class="ttc" id="core__cm0_8h_html_aec43007d9998a0a0e01faede4133d6be"><div class="ttname"><a href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a></div><div class="ttdeci">#define __IO</div><div class="ttdef"><b>Definition:</b> core_cm0.h:213</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga4628781e65539f092cc8343655c64733"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga4628781e65539f092cc8343655c64733">HAL_QSPI_TxHalfCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_TxHalfCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a66d34fe75e35e4715ce5ffa77f971190"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a66d34fe75e35e4715ce5ffa77f971190">QSPI_CommandTypeDef::DataMode</a></div><div class="ttdeci">uint32_t DataMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:157</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436beab1462293f296439302f0f358c3c1b66c"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab1462293f296439302f0f358c3c1b66c">HAL_QSPI_STATE_BUSY_AUTO_POLLING</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:108</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_a805208085f687a72a12a89189fcc9ea9"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#a805208085f687a72a12a89189fcc9ea9">QSPI_InitTypeDef::ClockPrescaler</a></div><div class="ttdeci">uint32_t ClockPrescaler</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:68</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html">QSPI_AutoPollingTypeDef</a></div><div class="ttdoc">QSPI Auto Polling mode configuration structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:174</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_ad95b5d4ee61e550c36cdf3660de430ce"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#ad95b5d4ee61e550c36cdf3660de430ce">QSPI_HandleTypeDef::RxXferCount</a></div><div class="ttdeci">__IO uint32_t RxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:126</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436bea589a427b50c7c3ae2c55b4bc43893664"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea589a427b50c7c3ae2c55b4bc43893664">HAL_QSPI_STATE_ABORT</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:110</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga8e21c25ede700756cb2f90df097a78cb"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga8e21c25ede700756cb2f90df097a78cb">HAL_QSPI_SetTimeout</a></div><div class="ttdeci">void HAL_QSPI_SetTimeout(QSPI_HandleTypeDef *hqspi, uint32_t Timeout)</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_a5eb33a61a98c74010312672cafb0acd4"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#a5eb33a61a98c74010312672cafb0acd4">QSPI_AutoPollingTypeDef::Mask</a></div><div class="ttdeci">uint32_t Mask</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:178</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a7c1c1bc7d8f004ee2127d500b45fb548"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a7c1c1bc7d8f004ee2127d500b45fb548">QSPI_HandleTypeDef::Instance</a></div><div class="ttdeci">QUADSPI_TypeDef * Instance</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:119</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_a1f1852768b76a6b12d7870fdd4ee6298"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#a1f1852768b76a6b12d7870fdd4ee6298">QSPI_InitTypeDef::SampleShifting</a></div><div class="ttdeci">uint32_t SampleShifting</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:74</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_gaf3a77efa3fc89636c1714de91f090cd5"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#gaf3a77efa3fc89636c1714de91f090cd5">HAL_QSPI_GetError</a></div><div class="ttdeci">uint32_t HAL_QSPI_GetError(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a3c37e0b22556b41526d933cfe84f9648"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a3c37e0b22556b41526d933cfe84f9648">QSPI_CommandTypeDef::AddressSize</a></div><div class="ttdeci">uint32_t AddressSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:145</div></div>
<div class="ttc" id="struct_q_s_p_i___memory_mapped_type_def_html_a7ffb713259f9db1bb96a5f3fa1f5582f"><div class="ttname"><a href="struct_q_s_p_i___memory_mapped_type_def.html#a7ffb713259f9db1bb96a5f3fa1f5582f">QSPI_MemoryMappedTypeDef::TimeOutActivation</a></div><div class="ttdeci">uint32_t TimeOutActivation</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:197</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga654bb61474682bbbe2ebd6b9e0b9f1c9"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga654bb61474682bbbe2ebd6b9e0b9f1c9">HAL_QSPI_Command_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Command_IT(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd)</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_a8a8419fc5789db495317a271a87ce3b6"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#a8a8419fc5789db495317a271a87ce3b6">QSPI_InitTypeDef::ClockMode</a></div><div class="ttdeci">uint32_t ClockMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:88</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_gaded9705be79737673ed45c821d23d05e"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#gaded9705be79737673ed45c821d23d05e">HAL_QSPI_AbortCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_AbortCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group1_html_gaef70fea205effccab34a1ade5ba93510"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group1.html#gaef70fea205effccab34a1ade5ba93510">HAL_QSPI_MspDeInit</a></div><div class="ttdeci">void HAL_QSPI_MspDeInit(QSPI_HandleTypeDef *hqspi)</div><div class="ttdef"><b>Definition:</b> qspi.c:690</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga1da2153118e4885f8419aed18bb32b4e"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga1da2153118e4885f8419aed18bb32b4e">HAL_QSPI_Transmit_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Transmit_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436bea0ecbafd2705550043aef338cbf3f7db9"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea0ecbafd2705550043aef338cbf3f7db9">HAL_QSPI_STATE_BUSY_INDIRECT_RX</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:107</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a5fc19aff6cc9d2c86c2b9767f9d00654"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a5fc19aff6cc9d2c86c2b9767f9d00654">QSPI_CommandTypeDef::SIOOMode</a></div><div class="ttdeci">uint32_t SIOOMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:167</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga92f723e933ba47f7fed7d63961719245"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga92f723e933ba47f7fed7d63961719245">HAL_QSPI_Abort_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Abort_IT(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a546cc16e7cfb91ef2bf54d43c085dbb1"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a546cc16e7cfb91ef2bf54d43c085dbb1">QSPI_HandleTypeDef::State</a></div><div class="ttdeci">__IO HAL_QSPI_StateTypeDef State</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:129</div></div>
<div class="ttc" id="struct_q_s_p_i___memory_mapped_type_def_html_a53639d63ce95a194cd2739e8f0c14622"><div class="ttname"><a href="struct_q_s_p_i___memory_mapped_type_def.html#a53639d63ce95a194cd2739e8f0c14622">QSPI_MemoryMappedTypeDef::TimeOutPeriod</a></div><div class="ttdeci">uint32_t TimeOutPeriod</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:195</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga05b7691b374151d1e6282e8414933e4b"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga05b7691b374151d1e6282e8414933e4b">HAL_QSPI_MemoryMapped</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_MemoryMapped(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, QSPI_MemoryMappedTypeDef *cfg)</div></div>
<div class="ttc" id="struct_____d_m_a___handle_type_def_html"><div class="ttname"><a href="struct_____d_m_a___handle_type_def.html">__DMA_HandleTypeDef</a></div><div class="ttdoc">DMA handle Structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_dma.h:156</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_ad10b6d514c2133b046ca0cd2c0166399"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#ad10b6d514c2133b046ca0cd2c0166399">QSPI_HandleTypeDef::RxXferSize</a></div><div class="ttdeci">__IO uint32_t RxXferSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:125</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html">stm32f7xx_hal_def.h</a></div><div class="ttdoc">This file contains HAL common defines, enumeration, macros and structures definitions. </div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_ad8a751ed7a15476afbb8c575fda50f43"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#ad8a751ed7a15476afbb8c575fda50f43">QSPI_AutoPollingTypeDef::MatchMode</a></div><div class="ttdeci">uint32_t MatchMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:184</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html">QSPI_InitTypeDef</a></div><div class="ttdoc">QSPI Init structure definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:66</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a5da28635bf2faffae819c01d2d2df81f"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a5da28635bf2faffae819c01d2d2df81f">QSPI_HandleTypeDef::pTxBuffPtr</a></div><div class="ttdeci">uint8_t * pTxBuffPtr</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:121</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436beaabfa42ccde3638f40636e81f93d47865"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beaabfa42ccde3638f40636e81f93d47865">HAL_QSPI_STATE_ERROR</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:111</div></div>
<div class="ttc" id="struct_q_s_p_i___init_type_def_html_a10a9705d585090685efb8df9a403dcf1"><div class="ttname"><a href="struct_q_s_p_i___init_type_def.html#a10a9705d585090685efb8df9a403dcf1">QSPI_InitTypeDef::FlashSize</a></div><div class="ttdeci">uint32_t FlashSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:78</div></div>
<div class="ttc" id="struct_q_s_p_i___auto_polling_type_def_html_a2f918df749fb1044499c1e7b3c5a3b70"><div class="ttname"><a href="struct_q_s_p_i___auto_polling_type_def.html#a2f918df749fb1044499c1e7b3c5a3b70">QSPI_AutoPollingTypeDef::AutomaticStop</a></div><div class="ttdeci">uint32_t AutomaticStop</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:186</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436beab2f6f73b7118b90ca7efe604e0aa0aaa"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beab2f6f73b7118b90ca7efe604e0aa0aaa">HAL_QSPI_STATE_READY</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:104</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a556990c36122d9a4f350598fc53349ac"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a556990c36122d9a4f350598fc53349ac">QSPI_CommandTypeDef::AlternateByteMode</a></div><div class="ttdeci">uint32_t AlternateByteMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:155</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group1_html_ga28f82dc9fcdbf535451c82852b2802f4"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group1.html#ga28f82dc9fcdbf535451c82852b2802f4">HAL_QSPI_Init</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Init(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a2b6f1cde54a239b0aeb9da2e35787644"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a2b6f1cde54a239b0aeb9da2e35787644">QSPI_CommandTypeDef::Address</a></div><div class="ttdeci">uint32_t Address</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:141</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_ad4aa50f488114d230b64e5dadd0b8f46"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#ad4aa50f488114d230b64e5dadd0b8f46">QSPI_CommandTypeDef::DdrHoldHalfCycle</a></div><div class="ttdeci">uint32_t DdrHoldHalfCycle</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:164</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436bea646c306046da7e9b49b632a06e427656"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436bea646c306046da7e9b49b632a06e427656">HAL_QSPI_STATE_BUSY</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:105</div></div>
<div class="ttc" id="stm32f7xx__hal__def_8h_html_a63c0679d1cb8b8c684fbb0632743478f"><div class="ttname"><a href="stm32f7xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a></div><div class="ttdeci">HAL_StatusTypeDef</div><div class="ttdoc">HAL Status structures definition. </div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_def.h:57</div></div>
<div class="ttc" id="group___q_s_p_i___exported___types_html_ggac6fa20030447e859881cc36a8e4436beafe486e31e5c93112880c6dd3c1e937e3"><div class="ttname"><a href="group___q_s_p_i___exported___types.html#ggac6fa20030447e859881cc36a8e4436beafe486e31e5c93112880c6dd3c1e937e3">HAL_QSPI_STATE_RESET</a></div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:103</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a7b45495ff943c723e4b0f7b7743036e4"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a7b45495ff943c723e4b0f7b7743036e4">QSPI_CommandTypeDef::DdrMode</a></div><div class="ttdeci">uint32_t DdrMode</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:162</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga942576aec7cd6c3d9350cf38a013fbdb"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga942576aec7cd6c3d9350cf38a013fbdb">HAL_QSPI_GetFifoThreshold</a></div><div class="ttdeci">uint32_t HAL_QSPI_GetFifoThreshold(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_a0165aa98159b8e34da814dfe99bf0db5"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#a0165aa98159b8e34da814dfe99bf0db5">QSPI_CommandTypeDef::DummyCycles</a></div><div class="ttdeci">uint32_t DummyCycles</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:149</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga085c4e2ed3350a34b7ebd94fd7fff022"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga085c4e2ed3350a34b7ebd94fd7fff022">HAL_QSPI_Command</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Command(QSPI_HandleTypeDef *hqspi, QSPI_CommandTypeDef *cmd, uint32_t Timeout)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga4693f580289ab8cd64396550f082d76e"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga4693f580289ab8cd64396550f082d76e">HAL_QSPI_CmdCpltCallback</a></div><div class="ttdeci">void HAL_QSPI_CmdCpltCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___handle_type_def_html_a8fe203784856bc8156d02f173d749f79"><div class="ttname"><a href="struct_q_s_p_i___handle_type_def.html#a8fe203784856bc8156d02f173d749f79">QSPI_HandleTypeDef::TxXferCount</a></div><div class="ttdeci">__IO uint32_t TxXferCount</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:123</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga71afe3cff2e0e1052189a49bd3b3efc1"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga71afe3cff2e0e1052189a49bd3b3efc1">HAL_QSPI_Receive_IT</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Receive_IT(QSPI_HandleTypeDef *hqspi, uint8_t *pData)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group4_html_ga5336a161b07b14455cca039f685cbb83"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group4.html#ga5336a161b07b14455cca039f685cbb83">HAL_QSPI_GetState</a></div><div class="ttdeci">HAL_QSPI_StateTypeDef HAL_QSPI_GetState(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group3_html_ga9649c24a7ebb78ce4aeca111c0158086"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group3.html#ga9649c24a7ebb78ce4aeca111c0158086">HAL_QSPI_TimeOutCallback</a></div><div class="ttdeci">void HAL_QSPI_TimeOutCallback(QSPI_HandleTypeDef *hqspi)</div></div>
<div class="ttc" id="struct_q_s_p_i___command_type_def_html_ac781eb599f81824d890475c556176332"><div class="ttname"><a href="struct_q_s_p_i___command_type_def.html#ac781eb599f81824d890475c556176332">QSPI_CommandTypeDef::AlternateBytesSize</a></div><div class="ttdeci">uint32_t AlternateBytesSize</div><div class="ttdef"><b>Definition:</b> stm32f7xx_hal_qspi.h:147</div></div>
<div class="ttc" id="group___q_s_p_i___exported___functions___group2_html_ga4b27d1a633c1b35c89d9bbd7a550a33b"><div class="ttname"><a href="group___q_s_p_i___exported___functions___group2.html#ga4b27d1a633c1b35c89d9bbd7a550a33b">HAL_QSPI_Receive</a></div><div class="ttdeci">HAL_StatusTypeDef HAL_QSPI_Receive(QSPI_HandleTypeDef *hqspi, uint8_t *pData, uint32_t Timeout)</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_397d9aeee4af8edecac90968d93b57df.html">external</a></li><li class="navelem"><a class="el" href="dir_d44dc8085d5faa6a792c35ee8daf1893.html">STM32F7xx_HAL_Drivers</a></li><li class="navelem"><a class="el" href="dir_ad8ec080499984a8e3c23a7affdafd94.html">Inc</a></li><li class="navelem"><a class="el" href="stm32f7xx__hal__qspi_8h.html">stm32f7xx_hal_qspi.h</a></li>
    <li class="footer">Generated on Sun May 17 2020 18:39:49 for GT RoboCup SSL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.13 </li>
  </ul>
</div>
</body>
</html>
