xpm_memory.sv,systemverilog,xpm,../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv,incdir="../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
xpm_VCOMP.vhd,vhdl,xpm,../../../../../../../../Xilinx/2025.1/Vivado/data/ip/xpm/xpm_VCOMP.vhd,incdir="../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
ng.sv,systemverilog,xil_defaultlib,../../../../../../../../Vivado Projects/obc_da_project/obc_da_project.srcs/sources_1/new/ng.sv,incdir="../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
tb_obc_da_integer_9input.sv,systemverilog,xil_defaultlib,../../../../../../../../Vivado Projects/obc_da_project/obc_da_project.srcs/sim_1/new/tb_obc_da_integer_9input.sv,incdir="../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef"
glbl.v,Verilog,xil_defaultlib,glbl.v
