{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543646722983 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543646722992 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 30 22:45:22 2018 " "Processing started: Fri Nov 30 22:45:22 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543646722992 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646722992 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SimpleProcessor -c SimpleProcessor " "Command: quartus_map --read_settings_files=on --write_settings_files=off SimpleProcessor -c SimpleProcessor" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646722992 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543646724182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543646724182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.v 1 1 " "Found 1 design units, including 1 entities, in source file processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.v 1 1 " "Found 1 design units, including 1 entities, in source file addsub.v" { { "Info" "ISGN_ENTITY_NAME" "1 addsub " "Found entity 1: addsub" {  } { { "addsub.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/addsub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736103 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec3to8.v 1 1 " "Found 1 design units, including 1 entities, in source file dec3to8.v" { { "Info" "ISGN_ENTITY_NAME" "1 dec3to8 " "Found entity 1: dec3to8" {  } { { "dec3to8.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/dec3to8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_enable.v 1 1 " "Found 1 design units, including 1 entities, in source file reg_enable.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_enable " "Found entity 1: reg_enable" {  } { { "reg_enable.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/reg_enable.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple_processor_top.v 1 1 " "Found 1 design units, including 1 entities, in source file simple_processor_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_processor_top " "Found entity 1: simple_processor_top" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file inst_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736169 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "simple_processor_top " "Elaborating entity \"simple_processor_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543646736237 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "LEDR 0 simple_processor_top.v(7) " "Net \"LEDR\" at simple_processor_top.v(7) has no driver or initial value, using a default initial value '0'" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1543646736240 "|simple_processor_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:p0 " "Elaborating entity \"processor\" for hierarchy \"processor:p0\"" {  } { { "simple_processor_top.v" "p0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736263 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(115) " "Verilog HDL Case Statement warning at processor.v(115): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 115 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(142) " "Verilog HDL Case Statement warning at processor.v(142): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 142 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "processor.v(158) " "Verilog HDL Case Statement warning at processor.v(158): incomplete case statement has no default case item" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 158 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN processor.v(210) " "Verilog HDL Always Construct warning at processor.v(210): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 210 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G processor.v(211) " "Verilog HDL Always Construct warning at processor.v(211): variable \"G\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 211 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0 processor.v(212) " "Verilog HDL Always Construct warning at processor.v(212): variable \"R0\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 212 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1 processor.v(213) " "Verilog HDL Always Construct warning at processor.v(213): variable \"R1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 213 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2 processor.v(214) " "Verilog HDL Always Construct warning at processor.v(214): variable \"R2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3 processor.v(215) " "Verilog HDL Always Construct warning at processor.v(215): variable \"R3\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 215 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4 processor.v(216) " "Verilog HDL Always Construct warning at processor.v(216): variable \"R4\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 216 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5 processor.v(217) " "Verilog HDL Always Construct warning at processor.v(217): variable \"R5\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 217 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6 processor.v(218) " "Verilog HDL Always Construct warning at processor.v(218): variable \"R6\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 218 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736271 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7 processor.v(219) " "Verilog HDL Always Construct warning at processor.v(219): variable \"R7\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736272 "|simple_processor_top|processor:p0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN processor.v(220) " "Verilog HDL Always Construct warning at processor.v(220): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 220 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1543646736272 "|simple_processor_top|processor:p0"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "processor.v(209) " "Verilog HDL Case Statement information at processor.v(209): all case item expressions in this case statement are onehot" {  } { { "processor.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 209 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1543646736272 "|simple_processor_top|processor:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec3to8 processor:p0\|dec3to8:decX " "Elaborating entity \"dec3to8\" for hierarchy \"processor:p0\|dec3to8:decX\"" {  } { { "processor.v" "decX" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_enable processor:p0\|reg_enable:InstReg_0 " "Elaborating entity \"reg_enable\" for hierarchy \"processor:p0\|reg_enable:InstReg_0\"" {  } { { "processor.v" "InstReg_0" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addsub processor:p0\|addsub:Addsub " "Elaborating entity \"addsub\" for hierarchy \"processor:p0\|addsub:Addsub\"" {  } { { "processor.v" "Addsub" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/processor.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inst_mem inst_mem:SyncRom1p " "Elaborating entity \"inst_mem\" for hierarchy \"inst_mem:SyncRom1p\"" {  } { { "simple_processor_top.v" "SyncRom1p" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram inst_mem:SyncRom1p\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "altsyncram_component" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736468 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\"" {  } { { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736482 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component " "Instantiated megafunction \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file inst_mem.mif " "Parameter \"init_file\" = \"inst_mem.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1543646736483 ""}  } { { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1543646736483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ag1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ag1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ag1 " "Found entity 1: altsyncram_7ag1" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543646736550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646736550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ag1 inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated " "Elaborating entity \"altsyncram_7ag1\" for hierarchy \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646736552 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "20 32 0 1 1 " "20 out of 32 addresses are uninitialized. The Quartus Prime software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "12 31 " "Addresses ranging from 12 to 31 are not initialized" {  } { { "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.mif" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Design Software" 0 -1 1543646736558 ""}  } { { "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.mif" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus Prime software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Analysis & Synthesis" 0 -1 1543646736558 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[3\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 97 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[4\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 118 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[5\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 139 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[6\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 160 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[7\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[8\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 202 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646736706 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543646736706 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543646736706 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[0\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737007 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a0"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543646737007 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543646737007 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[2\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 76 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737012 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[1\] " "Synthesized away node \"inst_mem:SyncRom1p\|altsyncram:altsyncram_component\|altsyncram_7ag1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_7ag1.tdf" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/db/altsyncram_7ag1.tdf" 55 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "inst_mem.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/inst_mem.v" 81 0 0 } } { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 50 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737012 "|simple_processor_top|inst_mem:SyncRom1p|altsyncram:altsyncram_component|altsyncram_7ag1:auto_generated|ram_block1a1"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1543646737012 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1543646737012 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1543646737185 "|simple_processor_top|LEDR[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1543646737185 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1543646737194 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543646737407 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543646737407 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "simple_processor_top.v" "" { Text "C:/Users/mfida/OneDrive/Documents/Altera/projects/SimpleProcessor/simple_processor_top.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543646737485 "|simple_processor_top|KEY[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543646737485 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22 " "Implemented 22 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543646737486 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543646737486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543646737486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543646737506 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 30 22:45:37 2018 " "Processing ended: Fri Nov 30 22:45:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543646737506 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543646737506 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543646737506 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543646737506 ""}
