[2025-09-17 02:59:10] START suite=qualcomm_srv trace=srv378_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000002 cycles: 2634021 heartbeat IPC: 3.796 cumulative IPC: 3.796 (Simulation time: 00 hr 00 min 36 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5069391 heartbeat IPC: 4.106 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 10 sec)
Warmup finished CPU 0 instructions: 20000002 cycles: 5069391 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 10 sec)
Warmup complete CPU 0 instructions: 20000002 cycles: 5069391 cumulative IPC: 3.945 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 30000006 cycles: 14145397 heartbeat IPC: 1.102 cumulative IPC: 1.102 (Simulation time: 00 hr 02 min 14 sec)
Heartbeat CPU 0 instructions: 40000008 cycles: 23069213 heartbeat IPC: 1.121 cumulative IPC: 1.111 (Simulation time: 00 hr 03 min 23 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 31963834 heartbeat IPC: 1.124 cumulative IPC: 1.115 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 40878787 heartbeat IPC: 1.122 cumulative IPC: 1.117 (Simulation time: 00 hr 05 min 43 sec)
Heartbeat CPU 0 instructions: 70000015 cycles: 49709009 heartbeat IPC: 1.132 cumulative IPC: 1.12 (Simulation time: 00 hr 06 min 52 sec)
Heartbeat CPU 0 instructions: 80000015 cycles: 58559523 heartbeat IPC: 1.13 cumulative IPC: 1.122 (Simulation time: 00 hr 08 min 01 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000017 cycles: 67483259 heartbeat IPC: 1.121 cumulative IPC: 1.122 (Simulation time: 00 hr 09 min 06 sec)
Heartbeat CPU 0 instructions: 100000019 cycles: 76405468 heartbeat IPC: 1.121 cumulative IPC: 1.121 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 110000022 cycles: 85287744 heartbeat IPC: 1.126 cumulative IPC: 1.122 (Simulation time: 00 hr 11 min 21 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 89210870 cumulative IPC: 1.121 (Simulation time: 00 hr 12 min 31 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 89210870 cumulative IPC: 1.121 (Simulation time: 00 hr 12 min 31 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv378_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.121 instructions: 100000000 cycles: 89210870
CPU 0 Branch Prediction Accuracy: 92.45% MPKI: 13.58 Average ROB Occupancy at Mispredict: 28.01
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.1476
BRANCH_INDIRECT: 0.3614
BRANCH_CONDITIONAL: 11.6
BRANCH_DIRECT_CALL: 0.5159
BRANCH_INDIRECT_CALL: 0.5169
BRANCH_RETURN: 0.4372


====Backend Stall Breakdown====
ROB_STALL: 96260
LQ_STALL: 0
SQ_STALL: 353742


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 48.922535
REPLAY_LOAD: 32.65845
NON_REPLAY_LOAD: 6.408531

== Total ==
ADDR_TRANS: 6947
REPLAY_LOAD: 18550
NON_REPLAY_LOAD: 70763

== Counts ==
ADDR_TRANS: 142
REPLAY_LOAD: 568
NON_REPLAY_LOAD: 11042

cpu0->cpu0_STLB TOTAL        ACCESS:    2054060 HIT:    2040894 MISS:      13166 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2054060 HIT:    2040894 MISS:      13166 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 86.41 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9706313 HIT:    8446779 MISS:    1259534 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:    7925599 HIT:    6795043 MISS:    1130556 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     598542 HIT:     494748 MISS:     103794 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:    1160145 HIT:    1145988 MISS:      14157 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      22027 HIT:      11000 MISS:      11027 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 31.87 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15583936 HIT:    8096230 MISS:    7487706 MSHR_MERGE:    1805502
cpu0->cpu0_L1I LOAD         ACCESS:   15583936 HIT:    8096230 MISS:    7487706 MSHR_MERGE:    1805502
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.45 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   29754801 HIT:   25207258 MISS:    4547543 MSHR_MERGE:    1683576
cpu0->cpu0_L1D LOAD         ACCESS:   16596076 HIT:   13866670 MISS:    2729406 MSHR_MERGE:     486010
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:   13132055 HIT:   11336068 MISS:    1795987 MSHR_MERGE:    1197443
cpu0->cpu0_L1D TRANSLATION  ACCESS:      26670 HIT:       4520 MISS:      22150 MSHR_MERGE:        123
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 17.95 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12712941 HIT:   10626851 MISS:    2086090 MSHR_MERGE:    1046902
cpu0->cpu0_ITLB LOAD         ACCESS:   12712941 HIT:   10626851 MISS:    2086090 MSHR_MERGE:    1046902
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.339 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28317593 HIT:   26954149 MISS:    1363444 MSHR_MERGE:     348572
cpu0->cpu0_DTLB LOAD         ACCESS:   28317593 HIT:   26954149 MISS:    1363444 MSHR_MERGE:     348572
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 5.757 cycles
cpu0->LLC TOTAL        ACCESS:    1432194 HIT:    1405165 MISS:      27029 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:    1130556 HIT:    1112763 MISS:      17793 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     103794 HIT:      97577 MISS:       6217 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     186817 HIT:     186726 MISS:         91 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      11027 HIT:       8099 MISS:       2928 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 106.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1321
  ROW_BUFFER_MISS:      25613
  AVG DBUS CONGESTED CYCLE: 3.286
Channel 0 WQ ROW_BUFFER_HIT:        165
  ROW_BUFFER_MISS:       2344
  FULL:          0
Channel 0 REFRESHES ISSUED:       7434

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       506661       536607       112837         2047
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           46         1618         1520          226
  STLB miss resolved @ L2C                0         1815         1651         1848          145
  STLB miss resolved @ LLC                0          596         1571         3277          776
  STLB miss resolved @ MEM                0            3          445         2125         1253

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             185111        50651      1346752       181106          248
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           14         1331          307           55
  STLB miss resolved @ L2C                0         1160         6926         1144            2
  STLB miss resolved @ LLC                0          138         2255         1421           49
  STLB miss resolved @ MEM                0            1          107          190          199
[2025-09-17 03:11:41] END   suite=qualcomm_srv trace=srv378_ap (rc=0)
