# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 780 6.4e-05 1024 130 3190 254976 26.2379 13.5168 968.406 420.046 1428.38 1428.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 3.2e-05 1024 130 690 409600 86.1101 26.831 358.831 835.611 1307.64 1307.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1560 0.000512 2048 420 5360 33088 3.47891 307.251 121.602 432.377 432.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000512 1024 330 600 31744 2.29171 1.66707 20.545 52.4595 77.059 77.1544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 780 6.4e-05 1024 130 3190 254592 26.2674 13.5429 1168.85 418.934 1627.77 1627.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 3.2e-05 1024 130 690 405504 85.5146 26.6035 405.245 828.216 1345.82 1346.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1560 0.000512 2048 420 5360 33048 3.47933 371.372 121.893 496.789 496.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000512 1024 330 600 31680 2.29485 1.66275 23.6079 52.3818 80.0469 80.1402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 780 6.4e-05 1024 130 3190 254720 26.2245 13.533 1214.16 419.121 1673.21 1673.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 3.2e-05 1024 130 690 409600 86.5087 27.2387 428.349 837.93 1380.27 1380.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1560 0.000512 2048 420 5360 33040 3.48214 387.906 122.64 514.072 514.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000512 1024 330 600 31680 2.27578 1.64861 24.8316 52.1754 81.0326 81.1265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 780 6.4e-05 1024 130 3190 253440 26.2211 13.5087 1127.13 418.764 1585.79 1585.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 3.2e-05 1024 130 690 405504 84.4932 26.6693 395.163 824.676 1331.25 1331.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1560 0.000512 2048 420 5360 33024 3.48323 361.386 122.642 487.557 487.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000512 1024 330 600 31488 2.28282 1.66243 22.957 52.3163 79.3173 79.4087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 780 6.4e-05 1024 130 3190 254400 26.3054 13.5516 1146.03 418.721 1604.78 1604.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 3.2e-05 1024 130 690 396800 86.5031 26.5236 391.339 824.149 1328.77 1328.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1560 0.000512 2048 420 5360 33000 3.47562 365.634 121.476 490.631 490.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000512 1024 330 600 31600 2.29562 1.66029 23.3684 52.3065 79.7307 79.8247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 780 6.4e-05 1024 130 3190 254464 26.1746 13.6851 1178.49 418.874 1637.39 1637.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 3.2e-05 1024 130 690 401408 85.8984 26.5421 407.669 827.691 1348.05 1348.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1560 0.000512 2048 420 5360 33040 3.4816 375.521 122.97 502.015 502.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000512 1024 330 600 31360 2.27104 1.64045 24.0656 52.011 80.0865 80.1792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 780 6.4e-05 1024 130 3190 253440 26.2356 13.52 1178.04 417.433 1635.39 1635.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 3.2e-05 1024 130 690 399360 85.9594 26.6766 406.88 824.121 1343.88 1344.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1560 0.000512 2048 420 5360 33000 3.4751 376.704 121.552 501.776 501.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000512 1024 330 600 31680 2.29466 1.66243 24.186 52.4438 80.6855 80.7793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 780 6.4e-05 1024 130 3190 253952 26.1489 13.4976 1143.72 418.228 1601.76 1601.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 3.2e-05 1024 130 690 409600 85.9656 26.832 403.855 835.931 1352.84 1353.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1560 0.000512 2048 420 5360 33024 3.48544 364.238 121.446 489.214 489.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000512 1024 330 600 31744 2.2944 1.67117 23.5259 52.5498 80.1471 80.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 780 6.4e-05 1024 130 3190 251904 26.1478 15.2441 1144 416.571 1602.14 1602.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 3.2e-05 1024 130 690 393216 86.8581 26.4454 389.714 824.38 1327.64 1327.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1560 0.000512 2048 420 5360 32832 3.46013 367.247 121.193 491.944 492.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000512 1024 330 600 30720 2.28298 1.64832 22.9289 51.8988 78.8577 78.9481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 780 6.4e-05 1024 130 3190 252800 26.2078 13.5044 1233.71 417.091 1690.68 1690.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 3.2e-05 1024 130 690 384000 88.6804 26.5032 406.591 825.05 1347.07 1347.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1560 0.000512 2048 420 5360 32800 3.45718 394.537 121.156 519.199 519.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000512 1024 330 600 31200 2.28093 1.64259 25.017 51.9557 80.9956 81.0885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 780 6.4e-05 1024 130 3190 253952 26.1311 13.5969 1439.81 417.976 1897.68 1897.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 3.2e-05 1024 130 690 393216 88.8529 26.8307 488.715 835.335 1439.98 1440.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1560 0.000512 2048 420 5360 32768 3.46413 455.867 122.024 581.4 581.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000512 1024 330 600 30720 2.25235 1.61658 28.9658 51.2961 84.2291 84.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 780 6.4e-05 1024 130 3195 255488 26.1672 13.6752 1000.32 418.976 1459.31 1459.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 3.2e-05 1024 130 690 409600 86.0931 26.8493 389.902 834.842 1337.93 1338.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1560 0.000512 2048 420 5370 33120 3.47955 318.917 122.739 445.179 445.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1300 0.000512 1024 330 600 31744 2.2832 1.66576 20.107 52.3621 76.5182 76.6115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 780 6.4e-05 1024 130 3195 255360 26.2939 13.5397 1011.9 419.027 1470.94 1471.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 3.2e-05 1024 130 690 409600 86.6957 26.9491 355.192 837.722 1306.81 1307.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1560 0.000512 2048 420 5370 33120 3.48912 322.574 122.755 448.86 448.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1300 0.000512 1024 330 600 31680 2.29005 1.66154 20.3625 52.3273 76.7416 76.8351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 780 6.4e-05 1024 130 3195 254976 26.1888 13.609 1004.32 418.69 1462.98 1463.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 3.2e-05 1024 130 690 405504 86.3025 26.7575 348.969 832.917 1295.19 1295.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1560 0.000512 2048 420 5370 33120 3.48 320.554 123.564 447.643 447.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000512 1024 330 600 31872 2.29133 1.67018 20.2301 52.5152 76.8024 76.8963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 780 6.4e-05 1024 130 3195 254464 26.2885 13.5346 1028.97 418.376 1487.34 1487.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 3.2e-05 1024 130 690 408576 86.7289 26.9267 360.119 836.395 1310.42 1310.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1560 0.000512 2048 420 5370 33096 3.47984 326.912 122.673 453.109 453.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000512 1024 330 600 31808 2.29891 1.66451 20.8522 52.4858 77.4005 77.4962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 780 6.4e-05 1024 130 3195 254976 26.2062 13.5156 999.333 419.175 1458.4 1458.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 3.2e-05 1024 130 690 409600 86.0467 26.8191 369.607 835.189 1317.92 1318.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1560 0.000512 2048 420 5370 33088 3.48285 317.956 122.61 444.095 444.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000512 1024 330 600 31744 2.28733 1.66922 21.3428 52.4195 77.8196 77.9138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 780 6.4e-05 1024 130 3195 254592 26.2813 13.537 1190.96 419.322 1650.27 1650.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 3.2e-05 1024 130 690 405504 85.4307 26.5976 414.673 828.995 1355.95 1356.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1560 0.000512 2048 420 5370 33048 3.4775 379.771 121.851 505.146 505.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000512 1024 330 600 31680 2.29315 1.66067 24.4886 52.4306 80.9732 81.0664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 780 6.4e-05 1024 130 3195 254720 26.2084 13.5619 1163.89 419.167 1623 1623.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 3.2e-05 1024 130 690 409600 86.4563 26.9583 409.921 837.955 1361.53 1361.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1560 0.000512 2048 420 5370 33040 3.47546 371.619 122.635 497.771 497.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000512 1024 330 600 31360 2.27942 1.64627 23.6932 52.1808 79.9005 79.9924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 780 6.4e-05 1024 130 3195 254976 26.101 13.5782 1240.73 418.737 1699.32 1699.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 3.2e-05 1024 130 690 393216 86.6621 26.4315 419.636 824.739 1357.71 1357.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1560 0.000512 2048 420 5370 33024 3.47533 394.384 121.455 519.358 519.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000512 1024 330 600 31488 2.27968 1.66208 25.4601 52.3144 81.8166 81.9118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 780 6.4e-05 1024 130 3195 254400 26.3049 13.5495 1229.16 419.107 1688.3 1688.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 3.2e-05 1024 130 690 396800 86.3671 26.5261 420.1 824.912 1358.15 1358.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1560 0.000512 2048 420 5370 33000 3.4792 390.41 121.432 515.365 515.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000512 1024 330 600 31600 2.29574 1.66051 25.2723 52.3549 81.6812 81.7733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 780 6.4e-05 1024 130 3195 254464 26.1592 14.549 1237.58 418.764 1697.22 1697.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 3.2e-05 1024 130 690 401408 85.8429 26.548 428.08 827.452 1368.16 1368.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1560 0.000512 2048 420 5370 33040 3.4816 394.91 122.019 520.456 520.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000512 1024 330 600 31360 2.27245 1.64678 25.3185 51.9935 81.3337 81.4265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 780 6.4e-05 1024 130 3195 253440 26.2389 13.5192 1210.96 417.383 1668.28 1668.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 3.2e-05 1024 130 690 399360 85.9136 26.4907 418.536 824.026 1355.23 1355.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1560 0.000512 2048 420 5370 33000 3.47178 388.571 121.381 513.471 513.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000512 1024 330 600 31680 2.29555 1.66627 25.1148 52.4368 81.6178 81.7107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 780 6.4e-05 1024 130 3195 253952 26.1492 13.4936 1162.58 417.715 1620.11 1620.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 3.2e-05 1024 130 690 409600 85.9337 26.999 411.589 834.968 1359.75 1359.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1560 0.000512 2048 420 5370 33024 3.47882 372.775 123.429 499.727 499.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000512 1024 330 600 31744 2.28998 1.6727 24.1257 52.4895 80.6799 80.7731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 780 6.4e-05 1024 130 3195 251904 26.1528 13.5337 1349.01 416.908 1805.78 1805.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 3.2e-05 1024 130 690 393216 86.8123 26.4376 461.715 825.064 1400.27 1400.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1560 0.000512 2048 420 5370 32832 3.46291 0 121.223 124.694 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 780 6.4e-05 1024 130 3195 252800 26.193 13.503 1359.29 420.688 1819.84 1819.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 3.2e-05 1024 130 690 384000 88.6389 26.5023 450.56 832.353 1398.29 1398.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1560 0.000512 2048 420 5370 32800 3.46931 434.635 122.067 560.215 560.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000512 1024 330 600 31200 2.27958 1.64074 27.9735 52.4022 84.3966 84.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 780 6.4e-05 1024 130 3195 253952 26.146 13.5047 1238.34 418.326 1696.49 1696.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 3.2e-05 1024 130 690 393216 88.8264 26.8288 421.029 836.02 1372.95 1373.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1560 0.000512 2048 420 5370 32768 3.46349 0 122.137 125.61 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 780 6.4e-05 1024 130 3200 254976 26.1697 13.5425 947.763 419.623 1407.27 1407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 3.2e-05 1024 130 700 409600 85.9794 26.8164 336.515 835.716 1285.27 1285.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1560 0.000512 2048 420 5360 33152 3.48365 301.345 122.724 427.596 427.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1300 0.000512 1024 330 600 31488 2.28646 1.66221 19.006 52.4151 75.4691 75.5569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 780 6.4e-05 1024 130 3200 254720 26.3017 13.9329 1065.77 419.034 1525.21 1525.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 3.2e-05 1024 130 700 409600 86.6609 26.9517 379.226 837.738 1330.82 1331.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1560 0.000512 2048 420 5360 33120 3.48467 338.674 122.747 464.951 465.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1300 0.000512 1024 330 600 31520 2.29318 1.66099 21.6214 52.3381 78.0131 78.1101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 780 6.4e-05 1024 130 3200 254208 26.2137 13.5291 991.764 418.382 1450.06 1450.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 3.2e-05 1024 130 700 405504 86.2505 26.7528 349.724 832.324 1295.3 1295.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1560 0.000512 2048 420 5360 33120 3.49027 316.568 121.302 441.408 441.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000512 1024 330 600 31488 2.29574 1.66438 19.9601 52.4888 76.5095 76.6057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 780 6.4e-05 1024 130 3200 254464 26.2937 13.6622 1007.56 418.393 1466.09 1466.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 3.2e-05 1024 130 700 408576 86.6033 26.9314 358.61 836.466 1308.86 1309.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1560 0.000512 2048 420 5360 33096 3.47814 320.403 121.515 445.444 445.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000512 1024 330 600 31584 2.30147 1.67056 20.5538 52.4897 77.1164 77.2123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 780 6.4e-05 1024 130 3200 254976 26.1931 13.5797 964.383 419.448 1423.77 1423.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 3.2e-05 1024 130 700 409600 85.9802 26.8293 363.843 835.763 1312.66 1312.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1560 0.000512 2048 420 5360 33088 3.48342 304.839 122.638 431.003 431.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000512 1024 330 600 31488 2.29085 1.66912 20.6612 52.4642 77.1838 77.2771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 780 6.4e-05 1024 130 3200 254592 26.2614 13.5455 1252.22 419.259 1711.46 1711.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 3.2e-05 1024 130 700 405504 85.3973 26.5996 442.71 828.807 1383.76 1383.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1560 0.000512 2048 420 5360 33048 3.4816 397.295 121.776 522.595 522.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000512 1024 330 600 31392 2.30294 1.66166 25.5575 52.4189 82.0404 82.1312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 780 6.4e-05 1024 130 3200 253440 26.1491 13.5068 869.855 417.782 1327.46 1327.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 3.2e-05 1024 130 700 387072 86.4816 26.256 295.167 816.543 1224.69 1224.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1560 0.000512 2048 420 5360 32976 3.47955 276.824 120.743 401.091 401.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000512 1024 330 600 31104 2.28061 1.64838 17.8631 52.1536 74.0461 74.1353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 780 6.4e-05 1024 130 3200 254720 26.1921 13.5311 1203.32 419.468 1662.68 1662.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 3.2e-05 1024 130 700 409600 86.4355 26.9232 429.849 838.568 1382.02 1382.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1560 0.000512 2048 420 5360 33040 3.48374 383.106 122.595 509.236 509.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000512 1024 330 600 31360 2.28038 1.64765 24.4203 52.2196 80.6663 80.7592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 780 6.4e-05 1024 130 3200 253440 26.2635 13.5297 839.341 419.565 1298.87 1299.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 3.2e-05 1024 130 700 389120 87.4382 26.4397 287.28 824.88 1226.28 1226.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1560 0.000512 2048 420 5360 32960 3.48253 267.56 121.445 392.532 392.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000512 1024 330 600 30720 2.27587 1.63997 17.033 51.8952 72.9382 73.0301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 780 6.4e-05 1024 130 3200 253440 26.2113 13.5107 1122.88 418.805 1581.58 1581.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 3.2e-05 1024 130 700 393216 86.7007 26.4375 386.6 824.815 1324.81 1325.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1560 0.000512 2048 420 5360 33024 3.47955 359.019 122.511 485.054 485.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000512 1024 330 600 31104 2.29187 1.66298 22.9406 52.3245 79.3214 79.4175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 780 6.4e-05 1024 130 3200 251904 26.1498 13.4643 799.538 416.581 1255.9 1256.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 3.2e-05 1024 130 700 393216 86.7956 26.4363 277.561 824.382 1215.42 1215.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1560 0.000512 2048 420 5360 32832 3.4647 255.911 121.118 380.536 380.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000512 1024 330 600 30720 2.28147 1.64454 16.3119 51.9039 72.2405 72.3333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 780 6.4e-05 1024 130 3200 254400 26.2814 13.5475 1179.06 418.978 1638.03 1638.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 3.2e-05 1024 130 700 396800 86.369 26.5157 407.813 824.662 1345.6 1345.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1560 0.000512 2048 420 5360 33000 3.48099 373.68 121.369 498.576 498.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000512 1024 330 600 31200 2.30442 1.65683 24.1605 52.3438 80.5652 80.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 780 6.4e-05 1024 130 3200 252800 26.2031 13.5072 826.879 417.012 1283.78 1283.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 3.2e-05 1024 130 700 384000 88.6259 26.511 279.614 824.865 1219.87 1220.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1560 0.000512 2048 420 5360 32800 3.46227 262.432 121.111 387.048 387.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000512 1024 330 600 30400 2.29514 1.63734 16.8512 51.9461 72.8306 72.9219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 780 6.4e-05 1024 130 3200 254464 26.1738 13.5242 1503.87 418.869 1962.61 1962.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 3.2e-05 1024 130 700 401408 85.8172 26.5482 526.738 827.677 1467.02 1467.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1560 0.000512 2048 420 5360 33040 3.4721 477.993 121.758 603.268 603.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000512 1024 330 600 30912 2.28154 1.64429 30.4719 52.0102 86.5067 86.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 780 6.4e-05 1024 130 3200 254464 26.1311 13.9275 980.556 418.881 1439.67 1439.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 3.2e-05 1024 130 700 372736 87.3635 26.2205 320.052 808.326 1242.2 1242.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1560 0.000512 2048 420 5360 32928 3.4816 310.749 120.122 434.394 434.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000512 1024 330 600 30464 2.29389 1.64326 19.7056 52.144 75.8848 75.9754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 780 6.4e-05 1024 130 3200 253440 26.2228 13.6995 1433.98 417.796 1891.87 1892.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 3.2e-05 1024 130 700 399360 85.8631 26.4965 501.946 824.79 1439.34 1439.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1560 0.000512 2048 420 5360 33000 3.48157 456.664 121.433 581.621 581.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000512 1024 330 600 31200 2.30515 1.66134 29.3574 52.4815 85.9017 85.9938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 780 6.4e-05 1024 130 3200 253440 26.1683 13.5131 971.041 417.917 1428.8 1428.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 3.2e-05 1024 130 700 399360 85.7708 26.473 340.964 824.926 1278.38 1278.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1560 0.000512 2048 420 5360 32880 3.48205 309.081 122.485 435.091 435.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000512 1024 330 600 30720 2.28278 1.64355 19.8125 52.0052 75.8422 75.9349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 780 6.4e-05 1024 130 3200 253952 26.1195 14.0718 1389.17 418.208 1847.74 1847.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 3.2e-05 1024 130 700 409600 85.9154 27.8917 497.918 835.948 1447.92 1448.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1560 0.000512 2048 420 5360 33024 3.47584 442.843 122.458 568.82 568.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000512 1024 330 600 31232 2.29875 1.67117 28.3612 52.5479 84.9775 85.0698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 780 6.4e-05 1024 130 3200 253952 26.1321 14.2643 936.67 418.326 1395.56 1395.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 3.2e-05 1024 130 700 393216 88.8233 26.8234 322.821 836.002 1274.72 1274.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1560 0.000512 2048 420 5360 32768 3.46678 296.749 121.057 421.317 421.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000512 1024 330 600 29696 2.27072 1.62125 18.5096 51.3392 73.8382 73.9303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 780 6.4e-05 1024 130 3200 251904 26.1461 13.4613 1203.8 416.87 1660.46 1660.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 3.2e-05 1024 130 700 393216 86.7788 26.4397 416.903 824.943 1355.31 1355.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1560 0.000512 2048 420 5360 32832 3.46726 387.383 121.186 512.081 512.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000512 1024 330 600 30720 2.27987 1.6425 24.4332 51.9377 80.3932 80.4845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 780 6.4e-05 1024 130 3200 245760 26.2333 13.4588 830.835 412.656 1283.35 1283.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 3.2e-05 1024 130 700 344064 89.5281 25.8164 259.56 791.56 1166.71 1166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1560 0.000512 2048 420 5360 32640 3.46522 270.52 118.351 392.378 392.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000512 1024 330 600 30720 2.29136 1.65274 17.6676 52.1518 73.8626 73.9533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 780 6.4e-05 1024 130 3200 252800 26.2203 13.5067 1264.51 417.093 1721.5 1721.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 3.2e-05 1024 130 700 384000 88.6098 26.5803 424.342 825.048 1364.82 1365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1560 0.000512 2048 420 5360 32800 3.46269 401.98 122.189 527.677 527.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000512 1024 330 600 30400 2.29414 1.6384 25.5582 51.9557 81.5438 81.6354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 780 6.4e-05 1024 130 3200 249600 26.0363 13.3863 898.155 412.74 1350.49 1350.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 3.2e-05 1024 130 700 358400 93.4236 26.4987 281.514 824.648 1226.33 1226.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1560 0.000512 2048 420 5360 32400 3.43309 287.203 119.48 410.163 410.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000512 1024 330 600 30400 2.29702 1.64672 18.2228 52.1789 74.4487 74.5419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 780 6.4e-05 1024 130 3192 254976 26.1673 13.5107 933.281 419.049 1392.18 1392.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 3.2e-05 1024 130 696 409600 85.9014 26.8193 333.693 835.018 1281.68 1281.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1560 0.000512 2048 420 5376 33120 3.49181 298.336 121.578 423.452 423.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1300 0.000512 1024 330 600 32128 2.27094 1.66499 18.995 52.3684 75.3993 75.4953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 780 6.4e-05 1024 130 3192 254720 26.3141 13.6404 988.457 419.346 1447.94 1448.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 3.2e-05 1024 130 696 414720 85.574 26.9401 357.957 838.52 1309.25 1309.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1560 0.000512 2048 420 5376 33120 3.49357 315.931 122.913 442.381 442.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1300 0.000512 1024 330 600 32000 2.28368 1.66042 20.1182 52.375 76.5347 76.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 780 6.4e-05 1024 130 3192 254208 26.2044 13.5229 974.775 418.302 1432.98 1433.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 3.2e-05 1024 130 696 405504 86.1314 26.758 346.109 832.123 1291.37 1291.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1560 0.000512 2048 420 5376 33072 3.47421 311.809 122.274 437.601 437.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000512 1024 330 600 32064 2.28698 1.66541 20.0715 52.476 76.597 76.6908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 780 6.4e-05 1024 130 3192 253440 26.2234 14.4428 627.336 418.802 1086.98 1087.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 3.2e-05 1024 130 696 393216 86.7246 26.6017 216.606 824.838 1155.02 1155.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1560 0.000512 2048 420 5376 33024 3.48003 200.749 120.496 324.773 324.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1300 0.000512 1024 330 600 31872 2.27738 1.66422 13.2597 52.3261 69.6253 69.7221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 780 6.4e-05 1024 130 3192 254464 26.2396 13.6184 1121.7 418.398 1580.12 1580.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 3.2e-05 1024 130 696 408576 86.5292 26.9288 401.613 836.419 1351.74 1351.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1560 0.000512 2048 420 5376 33096 3.49184 359.982 122.515 486.033 486.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000512 1024 330 600 32032 2.29562 1.66707 23.4105 52.4905 79.9644 80.0581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 780 6.4e-05 1024 130 3192 254464 26.1707 13.5209 711.972 418.862 1170.69 1170.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 3.2e-05 1024 130 696 401408 85.8191 26.5418 251.627 827.688 1191.92 1192.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1560 0.000512 2048 420 5376 33040 3.48774 226.992 121.81 352.336 352.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000512 1024 330 600 31360 2.27165 1.64499 14.6591 52.0085 70.6827 70.7769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 780 6.4e-05 1024 130 3192 254976 26.1807 13.5352 1031.15 419.404 1490.43 1490.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 3.2e-05 1024 130 696 409600 85.8858 26.8237 392.105 835.692 1340.75 1340.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1560 0.000512 2048 420 5376 33088 3.48816 329.353 122.48 455.365 455.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000512 1024 330 600 32000 2.28048 1.66896 22.5579 52.449 79.0544 79.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 780 6.4e-05 1024 130 3192 253952 26.1369 13.5021 661.821 418.132 1119.76 1119.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 3.2e-05 1024 130 696 409600 85.9215 26.8227 260.534 835.738 1209.26 1209.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1560 0.000512 2048 420 5376 33024 3.49382 210.854 121.44 335.831 335.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000512 1024 330 600 31744 2.29088 1.67274 15.1595 52.5334 71.757 71.8525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 780 6.4e-05 1024 130 3192 254592 26.262 13.5402 1194.89 419.321 1654.19 1654.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 3.2e-05 1024 130 696 405504 85.4116 26.6009 423.222 828.983 1364.46 1364.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1560 0.000512 2048 420 5376 33048 3.47658 380.814 121.838 506.172 506.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000512 1024 330 600 31968 2.28931 1.66093 24.6625 52.431 81.1463 81.2401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 780 6.4e-05 1024 130 3192 253440 26.1565 14.3199 835.797 417.499 1293.94 1294.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 3.2e-05 1024 130 696 387072 86.4939 26.9479 284.606 815.976 1214.27 1214.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1560 0.000512 2048 420 5376 32976 3.47546 267.528 120.719 391.769 391.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000512 1024 330 600 31680 2.27555 1.64454 17.3409 52.0887 73.448 73.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 780 6.4e-05 1024 130 3192 254720 26.1994 13.5293 1134.83 419.374 1594.12 1594.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 3.2e-05 1024 130 696 409600 86.4489 26.9191 406.374 838.364 1358.36 1358.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1560 0.000512 2048 420 5376 33040 3.47878 362.504 122.617 488.643 488.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000512 1024 330 600 31680 2.27709 1.64976 23.1689 52.2064 79.3997 79.4948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 780 6.4e-05 1024 130 3192 253440 26.2757 13.5286 809.774 419.576 1269.33 1269.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 3.2e-05 1024 130 696 389120 87.4068 26.4474 278.187 824.921 1217.21 1217.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1560 0.000512 2048 420 5376 32960 3.47654 259.574 121.486 384.581 384.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000512 1024 330 600 31360 2.2625 1.64186 16.6988 51.9372 72.6417 72.7345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 780 6.4e-05 1024 130 3192 253440 26.2051 13.5068 1450.11 418.86 1908.86 1909.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 3.2e-05 1024 130 696 393216 86.6414 26.4394 504.339 824.911 1442.58 1442.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1560 0.000512 2048 420 5376 33024 3.4793 464.232 122.554 590.31 590.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000512 1024 330 600 31872 2.27466 1.66502 30.2193 52.3335 86.5907 86.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 780 6.4e-05 1024 130 3192 251904 26.1268 13.4588 921.466 416.866 1378.09 1378.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 3.2e-05 1024 130 696 393216 86.7828 26.4348 322.117 824.978 1260.56 1260.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1560 0.000512 2048 420 5376 32832 3.4671 295.315 122.276 421.103 421.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000512 1024 330 600 31488 2.264 1.64365 19.1696 51.9443 75.1231 75.2179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 780 6.4e-05 1024 130 3192 254400 26.2698 13.5419 1430.82 418.701 1889.5 1889.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 3.2e-05 1024 130 696 396800 86.3411 26.5093 498.048 824.114 1435.26 1435.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1560 0.000512 2048 420 5376 33000 3.47709 455.856 121.353 580.73 580.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000512 1024 330 600 32000 2.28909 1.65555 29.7792 52.3071 86.1264 86.2216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 780 6.4e-05 1024 130 3192 252800 26.2131 13.5086 963.968 417.048 1420.91 1421.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 3.2e-05 1024 130 696 384000 88.6366 26.5073 327.429 824.949 1267.76 1267.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1560 0.000512 2048 420 5376 32800 3.46528 307.952 121.164 432.626 432.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000512 1024 330 600 31200 2.28534 1.64067 19.9673 51.9479 75.9441 76.0421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 780 6.4e-05 1024 130 3192 254464 26.1637 13.9366 1395.35 418.478 1854.1 1854.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 3.2e-05 1024 130 696 401408 85.7783 26.5466 492.384 826.9 1431.85 1432.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1560 0.000512 2048 420 5376 33040 3.4864 447.797 122.769 574.096 574.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000512 1024 330 600 31360 2.27315 1.64464 28.692 51.9633 84.671 84.7647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 780 6.4e-05 1024 130 3192 254464 26.1304 13.7584 929.027 418.563 1387.65 1387.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 3.2e-05 1024 130 696 372736 87.3811 26.2287 304.328 807.743 1225.93 1226.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1560 0.000512 2048 420 5376 32928 3.49594 295.833 120.086 419.459 419.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000512 1024 330 600 31360 2.27779 1.65069 19.2701 52.1047 75.4042 75.4989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 780 6.4e-05 1024 130 3192 253440 26.2216 13.5248 1362.6 417.507 1820.03 1820.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 3.2e-05 1024 130 696 399360 85.8837 26.4991 478.49 824.258 1415.38 1415.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1560 0.000512 2048 420 5376 33000 3.47955 433.671 121.418 558.614 558.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000512 1024 330 600 31680 2.3 1.66912 28.0744 52.4498 84.5967 84.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 780 6.4e-05 1024 130 3192 253440 26.1699 14.5937 880.64 417.995 1339.57 1339.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 3.2e-05 1024 130 696 399360 85.7453 26.4806 309.854 825.099 1247.42 1247.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1560 0.000512 2048 420 5376 32880 3.48163 279.716 121.502 404.743 404.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000512 1024 330 600 30720 2.28118 1.64454 17.9813 52.0088 74.0166 74.1095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 780 6.4e-05 1024 130 3192 253952 26.1369 13.5006 1304.71 417.77 1762.28 1762.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 3.2e-05 1024 130 696 409600 85.9449 26.8208 469.713 835.069 1417.8 1417.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1560 0.000512 2048 420 5376 33024 3.48739 415.031 122.402 540.966 541.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000512 1024 330 600 31744 2.28931 1.67446 26.8924 52.4928 83.4469 83.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 780 6.4e-05 1024 130 3192 253952 26.1293 13.5086 876.381 418.32 1334.51 1334.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 3.2e-05 1024 130 696 393216 88.8632 26.8292 303.696 836.042 1255.68 1255.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1560 0.000512 2048 420 5376 32768 3.47443 277.71 123.199 404.426 404.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000512 1024 330 600 30720 2.25155 1.61549 17.6457 51.3351 72.948 73.0401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 780 6.4e-05 1024 130 3200 254976 26.1731 13.5125 1061.31 419.114 1520.28 1520.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 3.2e-05 1024 130 700 409600 85.9054 26.8257 377.302 835.145 1325.43 1325.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1560 0.000512 2048 420 5375 33120 3.49155 337.887 122.656 464.082 464.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1300 0.000512 1024 330 600 32000 2.27933 1.66378 21.7162 52.3787 78.1397 78.2332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 780 6.4e-05 1024 130 3200 254720 26.293 13.5443 951.389 419.372 1410.77 1410.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 3.2e-05 1024 130 700 409600 86.687 26.9482 338.432 838.4 1290.72 1290.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1560 0.000512 2048 420 5375 33120 3.48592 304.306 122.965 430.801 430.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1300 0.000512 1024 330 600 31840 2.28557 1.66298 19.3929 52.3772 75.8207 75.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 780 6.4e-05 1024 130 3200 254720 26.2132 13.8078 616.369 419.038 1075.6 1075.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 3.2e-05 1024 130 700 409600 86.4985 26.9229 219.987 837.688 1171.34 1171.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1560 0.000512 2048 420 5375 33040 3.46877 196.028 122.706 322.247 322.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1300 0.000512 1024 330 600 31680 2.27827 1.64864 12.9103 52.1666 69.1017 69.1948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 780 6.4e-05 1024 130 3200 254208 26.2084 13.7816 1010.47 418.652 1469.29 1469.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 3.2e-05 1024 130 700 405504 86.1559 26.7592 356.625 832.835 1302.62 1302.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1560 0.000512 2048 420 5375 33120 3.48746 323.072 122.518 449.122 449.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000512 1024 330 600 32064 2.28966 1.66912 20.7958 52.5144 77.3707 77.4615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 780 6.4e-05 1024 130 3200 253440 26.2048 13.5067 650.856 418.846 1109.59 1109.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 3.2e-05 1024 130 700 393216 86.7391 26.4274 224.207 824.92 1162.54 1162.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1560 0.000512 2048 420 5375 33024 3.48211 208.243 121.681 333.451 333.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1300 0.000512 1024 330 600 31872 2.27981 1.66096 13.7856 52.3614 70.1839 70.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 780 6.4e-05 1024 130 3200 254464 26.2592 13.5373 1081.31 418.413 1539.69 1539.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 3.2e-05 1024 130 700 408576 86.5205 26.9243 385.413 836.477 1335.58 1335.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1560 0.000512 2048 420 5375 33096 3.4991 344.563 123.574 471.679 471.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000512 1024 330 600 32032 2.29235 1.66912 22.5854 52.4855 79.1324 79.2261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 780 6.4e-05 1024 130 3200 254464 26.1636 13.6518 685.84 418.468 1144.3 1144.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 3.2e-05 1024 130 700 401408 85.8285 26.551 241.246 826.909 1180.78 1180.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1560 0.000512 2048 420 5375 33040 3.48541 218.348 121.718 343.594 343.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000512 1024 330 600 31360 2.27264 1.64227 14.2087 51.9599 70.1827 70.2733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 780 6.4e-05 1024 130 3200 254976 26.1782 13.5195 1074.09 419.433 1533.38 1533.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 3.2e-05 1024 130 700 409600 85.8506 26.8231 403.612 835.854 1352.39 1352.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1560 0.000512 2048 420 5375 33088 3.49638 346.836 122.475 472.854 472.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000512 1024 330 600 32000 2.28243 1.66912 23.5335 52.4493 80.0339 80.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 780 6.4e-05 1024 130 3200 253952 26.1338 13.4987 686.7 417.808 1144.31 1144.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 3.2e-05 1024 130 700 409600 85.928 26.8254 267.722 835.31 1216.04 1216.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1560 0.000512 2048 420 5375 33024 3.48989 218.108 122.401 344.044 344.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000512 1024 330 600 31744 2.29338 1.6697 15.6294 52.4987 72.1965 72.2912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 780 6.4e-05 1024 130 3200 254592 26.2665 13.5394 1197.62 418.932 1656.53 1656.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 3.2e-05 1024 130 700 405504 85.3657 26.603 420.333 828.211 1360.76 1360.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1560 0.000512 2048 420 5375 33048 3.47974 381.296 121.738 506.561 506.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000512 1024 330 600 31968 2.28934 1.65683 24.806 52.3838 81.2388 81.3302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 780 6.4e-05 1024 130 3200 253440 26.1546 13.5075 857.674 417.559 1315.07 1315.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 3.2e-05 1024 130 700 387072 86.4761 26.248 289.674 816.086 1218.73 1218.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1560 0.000512 2048 420 5375 32976 3.47696 274.317 120.733 398.569 398.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000512 1024 330 600 31680 2.27363 1.64659 17.8364 52.096 73.9518 74.0441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 780 6.4e-05 1024 130 3200 254720 26.2084 13.5352 1162.64 419.11 1621.66 1621.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 3.2e-05 1024 130 700 409600 86.407 26.9208 414.726 837.826 1366.12 1366.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1560 0.000512 2048 420 5375 33040 3.48282 370.891 122.55 496.968 497.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000512 1024 330 600 31680 2.27872 1.64525 24.0821 52.1744 80.28 80.3727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 780 6.4e-05 1024 130 3200 253440 26.2623 13.6511 815.418 419.517 1275.02 1275.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 3.2e-05 1024 130 700 389120 87.4278 26.4369 278.785 824.791 1217.7 1217.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1560 0.000512 2048 420 5375 32960 3.47546 260.647 121.466 385.632 385.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000512 1024 330 600 31360 2.26272 1.63878 16.8903 51.8885 72.7809 72.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 780 6.4e-05 1024 130 3200 253440 26.1893 13.5105 1411.98 418.8 1870.65 1870.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 3.2e-05 1024 130 700 393216 86.6832 26.4288 486.59 824.816 1424.75 1424.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1560 0.000512 2048 420 5375 33024 3.48109 451.463 121.487 576.477 576.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000512 1024 330 600 31872 2.27533 1.66131 29.4394 52.3264 85.8019 85.8931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 780 6.4e-05 1024 130 3200 251904 26.147 13.4636 938.96 416.829 1395.57 1395.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 3.2e-05 1024 130 700 393216 86.7995 26.4395 326.664 824.857 1265.01 1265.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1560 0.000512 2048 420 5375 32832 3.47344 301.426 121.22 426.161 426.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000512 1024 330 600 31488 2.26864 1.64448 19.6403 51.9378 75.5892 75.6818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 780 6.4e-05 1024 130 3200 254400 26.262 13.545 1411.99 419.108 1871.08 1871.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 3.2e-05 1024 130 700 396800 86.3457 26.5107 489.112 825.123 1427.34 1427.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1560 0.000512 2048 420 5375 33000 3.48365 449.925 120.39 573.843 573.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000512 1024 330 600 31600 2.29926 1.65811 29.1461 52.356 85.5644 85.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 780 6.4e-05 1024 130 3200 252800 26.1836 13.505 943.426 417.083 1400.37 1400.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 3.2e-05 1024 130 700 384000 88.6448 26.4985 318.889 825.075 1259.35 1259.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1560 0.000512 2048 420 5375 32800 3.47546 301.922 121.168 426.61 426.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000512 1024 330 600 31200 2.2769 1.64045 19.6756 51.9575 75.65 75.7405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 780 6.4e-05 1024 130 3200 254464 26.1663 13.527 1375.77 419.062 1834.7 1834.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 3.2e-05 1024 130 700 401408 85.8059 26.5443 483.042 827.594 1423.23 1423.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1560 0.000512 2048 420 5375 33040 3.48928 437.793 121.793 563.121 563.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000512 1024 330 600 31360 2.27322 1.64227 28.2259 52.0045 84.2488 84.3407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 780 6.4e-05 1024 130 3200 254464 26.1306 13.5251 906.934 418.624 1365.38 1365.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 3.2e-05 1024 130 700 372736 87.408 26.2222 295.37 807.83 1217.08 1217.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1560 0.000512 2048 420 5375 32928 3.49184 287.357 121.158 412.051 412.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000512 1024 330 600 31360 2.27459 1.65078 18.8647 52.1129 75.003 75.0946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 780 6.4e-05 1024 130 3200 253440 26.2121 13.5216 1332.75 417.848 1790.5 1790.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 3.2e-05 1024 130 700 399360 85.898 26.5011 466.573 824.945 1404.16 1404.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1560 0.000512 2048 420 5375 33000 3.47341 423.929 121.496 548.941 548.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000512 1024 330 600 31680 2.29443 1.66566 27.6345 52.49 84.1838 84.2748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 780 6.4e-05 1024 130 3200 253440 26.1689 13.5114 881.042 417.963 1338.85 1338.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 3.2e-05 1024 130 700 399360 85.7645 26.7146 309.117 825.011 1246.84 1247.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1560 0.000512 2048 420 5375 32880 3.47878 280.044 121.492 405.057 405.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000512 1024 330 600 30720 2.28282 1.64454 18.009 51.9994 74.0339 74.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 780 6.4e-05 1024 130 3200 253952 26.1295 13.5025 1273.55 418.201 1731.54 1731.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 3.2e-05 1024 130 700 409600 85.9369 26.8247 455.968 835.937 1404.91 1405.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1560 0.000512 2048 420 5375 33024 3.48925 405.663 122.511 531.707 531.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000512 1024 330 600 31744 2.29139 1.67034 26.4172 52.5482 83.0312 83.1222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 780 6.4e-05 1024 130 3200 253952 26.1328 13.5018 895.465 418.031 1353.3 1353.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 3.2e-05 1024 130 700 393216 88.8603 26.8232 308.868 835.433 1260.23 1260.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1560 0.000512 2048 420 5375 32768 3.47677 284.669 122.077 410.265 410.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000512 1024 330 600 30720 2.25325 1.62013 18.0947 51.3021 73.3706 73.4638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 780 6.4e-05 1024 130 3200 254464 26.2121 13.5126 925.971 419.116 1384.98 1385.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 3.2e-05 1024 130 704 401408 87.434 26.8145 326.941 835.141 1276.58 1276.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1560 0.000512 2048 420 5376 33120 3.48963 295.808 122.646 421.988 422.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1300 0.000512 1024 330 608 31616 2.2855 1.66298 19.0335 52.3788 75.4606 75.5555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 780 6.4e-05 1024 130 3200 253952 26.2647 13.517 595.125 419.156 1054.23 1054.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 3.2e-05 1024 130 704 401408 87.6134 26.8223 257.551 835.195 1207.44 1207.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1560 0.000512 2048 420 5376 33088 3.49418 190.751 122.832 317.122 317.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1300 0.000512 1024 330 608 31488 2.29139 1.66902 12.6893 52.4222 69.1716 69.2672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 780 6.4e-05 1024 130 3200 254080 26.3551 14.7638 945.776 419.095 1406.16 1406.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 3.2e-05 1024 130 704 404480 87.5819 26.9413 337.026 837.833 1289.63 1289.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1560 0.000512 2048 420 5376 33120 3.48979 302.422 122.869 428.827 428.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000512 1024 330 608 31680 2.29162 1.66093 19.4672 52.3457 75.8644 75.9571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 780 6.4e-05 1024 130 3200 253440 26.318 13.5308 608.523 419.509 1068.05 1068.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 3.2e-05 1024 130 704 399360 88.3443 26.9201 215.253 838.668 1169.43 1169.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1560 0.000512 2048 420 5376 33040 3.4775 194.613 122.648 320.782 320.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1300 0.000512 1024 330 608 31360 2.28198 1.64659 12.939 52.2198 69.1859 69.2782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 780 6.4e-05 1024 130 3200 253440 26.2503 13.6091 1024.37 418.375 1482.77 1482.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 3.2e-05 1024 130 704 399360 87.1874 26.7588 360.879 832.309 1307.38 1307.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1560 0.000512 2048 420 5376 33072 3.47968 327.899 122.284 453.706 453.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000512 1024 330 608 31680 2.29149 1.66682 21.2664 52.4732 77.7978 77.8881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 780 6.4e-05 1024 130 3200 253440 26.1912 13.541 656.208 418.854 1114.96 1115.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 3.2e-05 1024 130 704 393216 86.7006 26.5384 229.526 824.906 1167.91 1168.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1560 0.000512 2048 420 5376 33024 3.48317 209.703 122.552 335.782 335.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000512 1024 330 608 31488 2.2849 1.66634 13.8628 52.3322 70.244 70.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 780 6.4e-05 1024 130 3200 253568 26.3189 13.5332 1010.28 418.464 1468.77 1468.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 3.2e-05 1024 130 704 401408 87.8612 26.9226 358.969 836.545 1310.54 1310.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1560 0.000512 2048 420 5376 33096 3.48774 323.015 122.534 449.081 449.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000512 1024 330 608 31584 2.30192 1.6616 21.2419 52.4937 77.7974 77.8905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 780 6.4e-05 1024 130 3200 252672 26.3181 13.5267 641.992 418.819 1100.83 1100.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 3.2e-05 1024 130 704 387072 88.3827 26.5524 221.025 827.579 1163.79 1163.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1560 0.000512 2048 420 5376 33040 3.48922 205.455 121.803 330.794 330.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000512 1024 330 608 30912 2.27766 1.64838 13.5876 52.0065 69.6218 69.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 780 6.4e-05 1024 130 3200 252672 26.3974 13.5445 526.225 418.941 985.282 985.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 3.2e-05 1024 130 704 387072 90.37 26.9271 182.719 837.37 1137.63 1137.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1560 0.000512 2048 420 5376 32928 3.48054 168.256 121.454 293.237 293.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000512 1024 330 608 30912 2.27638 1.63011 11.1987 51.7844 66.989 67.0792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 780 6.4e-05 1024 130 3200 253952 26.2691 13.7086 976.124 419.445 1435.71 1435.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 3.2e-05 1024 130 704 401408 87.3933 26.8546 362.727 835.761 1312.97 1313.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1560 0.000512 2048 420 5376 33088 3.49466 311.551 122.492 437.582 437.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000512 1024 330 608 31488 2.2919 1.66912 21.2325 52.4643 77.756 77.8486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 780 6.4e-05 1024 130 3200 251904 26.3012 14.037 620.649 417.816 1078.98 1079.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 3.2e-05 1024 130 704 393216 88.8091 26.8329 239.714 835.178 1190.78 1190.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1560 0.000512 2048 420 5376 33024 3.49814 199.225 122.406 325.173 325.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000512 1024 330 608 31232 2.304 1.67008 14.4786 52.4988 71.0524 71.1445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 780 6.4e-05 1024 130 3200 251904 26.141 13.6379 520.14 416.513 976.597 976.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 3.2e-05 1024 130 704 393216 86.8041 26.433 199.675 824.287 1137.44 1137.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1560 0.000512 2048 420 5376 32832 3.46774 165.707 121.143 290.362 290.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000512 1024 330 608 30720 2.28138 1.64659 12.0114 51.8972 67.9365 68.0302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 780 6.4e-05 1024 130 3200 253440 26.3373 13.5397 1461.09 419.287 1920.44 1920.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 3.2e-05 1024 130 704 396288 87.0956 26.6097 513.204 828.921 1456.08 1456.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1560 0.000512 2048 420 5376 33048 3.47606 466.002 121.827 591.351 591.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000512 1024 330 608 31680 2.29293 1.66234 30.5038 52.4229 86.9819 87.0784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 780 6.4e-05 1024 130 3200 251136 26.3221 13.5082 912.383 417.479 1369.86 1369.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 3.2e-05 1024 130 704 387072 86.4292 26.2687 315.509 816.083 1244.53 1244.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1560 0.000512 2048 420 5376 32976 3.47485 293.895 120.714 418.127 418.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000512 1024 330 608 31104 2.27981 1.64614 19.2632 52.0846 75.3715 75.4633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 780 6.4e-05 1024 130 3200 252288 26.3266 13.5228 759.634 417.88 1217.53 1217.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 3.2e-05 1024 130 704 387072 86.5682 26.2829 262.11 816.632 1191.84 1192.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1560 0.000512 2048 420 5376 32832 3.46557 241.994 120.586 366.09 366.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000512 1024 330 608 30240 2.27514 1.61462 15.7017 51.4483 71.1413 71.2335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 780 6.4e-05 1024 130 3200 253440 26.2922 13.6851 1352.36 419.375 1811.88 1812.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 3.2e-05 1024 130 704 399360 88.232 26.9246 478.707 838.336 1432.44 1432.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1560 0.000512 2048 420 5376 33040 3.48682 433.584 122.613 559.726 559.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000512 1024 330 608 31360 2.2831 1.64454 28.3279 52.2084 84.5606 84.6529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 780 6.4e-05 1024 130 3200 253440 26.2637 13.5094 909.108 419.278 1368.33 1368.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 3.2e-05 1024 130 704 389120 87.4164 26.438 313.746 824.312 1252.15 1252.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1560 0.000512 2048 420 5376 32960 3.47427 292.814 121.421 417.751 417.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000512 1024 330 608 30720 2.27933 1.64365 18.829 51.859 74.7094 74.8018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 780 6.4e-05 1024 130 3200 249600 26.4455 13.5132 751.395 417.987 1209.51 1209.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 3.2e-05 1024 130 704 368640 91.4049 26.4719 250.305 825.017 1193.44 1193.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1560 0.000512 2048 420 5376 32880 3.48365 244.242 121.485 369.252 369.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000512 1024 330 608 30720 2.28563 1.6425 15.9206 52.0049 71.9523 72.0425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 780 6.4e-05 1024 130 3200 253440 26.1883 13.6643 1289.37 418.825 1748.21 1748.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 3.2e-05 1024 130 704 393216 86.6815 26.4335 450.108 824.798 1388.27 1388.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1560 0.000512 2048 420 5376 33024 3.47939 411.484 121.5 536.508 536.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000512 1024 330 608 31488 2.28298 1.66067 26.9148 52.3226 83.282 83.3741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 780 6.4e-05 1024 130 3200 251904 26.1452 13.4657 831.766 416.817 1288.36 1288.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 3.2e-05 1024 130 704 393216 86.7948 26.4395 292.586 824.839 1230.9 1231.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1560 0.000512 2048 420 5376 32832 3.47136 266.277 121.225 391.018 391.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000512 1024 330 608 30720 2.28035 1.6433 17.352 51.9301 73.3057 73.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 780 6.4e-05 1024 130 3200 248832 26.172 13.4492 716.664 414.592 1171.05 1171.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 3.2e-05 1024 130 704 368640 84.7756 25.946 239.121 791.434 1141.52 1141.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1560 0.000512 2048 420 5376 32832 3.48022 231.796 118.641 353.96 354.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000512 1024 330 608 29952 2.27328 1.62147 15.0999 51.5072 70.6016 70.6927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 780 6.4e-05 1024 130 3200 252800 26.378 13.5509 1266.71 419.058 1725.86 1725.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 3.2e-05 1024 130 704 396800 86.3437 26.5087 446.49 824.815 1384.4 1384.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1560 0.000512 2048 420 5376 33000 3.47344 405.678 122.494 531.69 531.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000512 1024 330 608 31600 2.29962 1.65725 26.8359 52.3493 83.2404 83.3329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 780 6.4e-05 1024 130 3200 249600 26.4186 14.3032 865.894 416.997 1323.79 1323.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 3.2e-05 1024 130 704 384000 88.6192 26.5011 300.187 824.831 1240.38 1240.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1560 0.000512 2048 420 5376 32800 3.46112 279.565 120.105 403.174 403.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000512 1024 330 608 31200 2.28275 1.64189 18.5972 51.9413 74.563 74.6587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 780 6.4e-05 1024 130 3200 249600 26.65 13.5554 722.566 418.939 1181.89 1182.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 3.2e-05 1024 130 704 384000 88.6633 26.5205 250.639 824.312 1190.38 1190.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1560 0.000512 2048 420 5376 32700 3.46726 232.057 120.024 355.591 355.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000512 1024 330 608 31200 2.28813 1.64691 15.8306 52.0412 71.9057 71.9978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 780 6.4e-05 1024 130 3200 252672 26.3226 13.5291 1219.92 418.465 1678.42 1678.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 3.2e-05 1024 130 704 387072 88.359 26.5404 420.451 826.893 1362.49 1362.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1560 0.000512 2048 420 5376 33040 3.49546 393.99 120.663 518.195 518.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000512 1024 330 608 30912 2.27763 1.64454 25.5251 51.9602 81.5112 81.6065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 780 6.4e-05 1024 130 3200 250880 26.3922 13.5092 846.915 418.63 1305.62 1305.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 3.2e-05 1024 130 704 372736 87.3772 26.4679 284.155 807.83 1206.08 1206.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1560 0.000512 2048 420 5376 32928 3.48874 274.563 120.113 398.208 398.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000512 1024 330 608 30464 2.29418 1.65069 17.5201 52.1096 73.6728 73.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 780 6.4e-05 1024 130 3200 252672 26.3103 13.5291 707.246 419.113 1166.36 1166.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 3.2e-05 1024 130 704 344064 93.0633 26.2583 217.519 808.642 1145.73 1145.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1560 0.000512 2048 420 5376 32592 3.45712 224.123 119.601 347.222 347.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000512 1024 330 608 29568 2.25667 1.59744 14.4093 51.0985 69.4619 69.5538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 780 6.4e-05 1024 130 3200 251520 26.3725 13.5263 1183.91 417.446 1641.43 1641.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 3.2e-05 1024 130 704 384000 88.5939 26.4936 406.332 824.148 1345.81 1346.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1560 0.000512 2048 420 5376 33000 3.48774 384.553 121.394 509.479 509.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000512 1024 330 608 31680 2.29846 1.66291 25.2224 52.4431 81.7268 81.8172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 780 6.4e-05 1024 130 3200 249600 26.4414 13.5115 852.787 417.608 1310.52 1310.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 3.2e-05 1024 130 704 368640 91.4613 26.5116 284.077 824.311 1226.61 1226.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1560 0.000512 2048 420 5376 32880 3.4719 276.142 121.406 401.064 401.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000512 1024 330 608 30720 2.28352 1.64051 17.9245 51.961 73.9066 73.9966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 780 6.4e-05 1024 130 3200 247680 26.6565 13.5285 699.553 418.167 1158.07 1158.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 3.2e-05 1024 130 704 368640 87.7331 26.3948 235.183 804.65 1154.2 1154.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1560 0.000512 2048 420 5376 32760 3.47917 227.326 119.778 350.629 350.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000512 1024 330 608 30240 2.24134 1.58669 15.08 50.8808 69.8891 69.9791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 780 6.4e-05 1024 130 3200 251904 26.297 13.5004 1209.79 418.219 1667.98 1668.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 3.2e-05 1024 130 704 393216 88.8061 26.8247 424.567 835.932 1376.37 1376.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1560 0.000512 2048 420 5376 33024 3.48378 388.915 122.502 514.947 515.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000512 1024 330 608 31232 2.30022 1.67389 25.3353 52.5455 81.9585 82.0508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 780 6.4e-05 1024 130 3200 249856 26.4293 13.5025 814.79 417.98 1272.87 1273.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 3.2e-05 1024 130 704 393216 88.8387 26.8349 288.352 835.33 1239.61 1239.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1560 0.000512 2048 420 5376 32768 3.46877 261.344 122.061 386.917 386.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000512 1024 330 608 29696 2.27158 1.61856 16.4728 51.2944 71.7585 71.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 780 6.4e-05 1024 130 3200 245760 26.2293 14.4627 716.165 413.001 1170.02 1170.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 3.2e-05 1024 130 704 344064 89.5397 25.8163 227.396 792.227 1135.22 1135.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1560 0.000512 2048 420 5376 32640 3.47341 236.245 118.471 358.231 358.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000512 1024 330 608 30720 2.29238 1.65514 15.9023 52.2007 72.1501 72.2418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 780 6.4e-05 1024 130 3200 254464 26.1982 13.5844 945.55 419.358 1404.86 1405.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 3.2e-05 1024 130 720 385024 90.3032 26.8472 324.713 835.621 1277.73 1277.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1560 0.000512 2048 420 5360 33152 3.48816 299.878 122.705 426.119 426.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1300 0.000512 1024 330 600 31232 2.29376 1.66627 19.464 52.4107 75.9324 76.0256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 780 6.4e-05 1024 130 3200 253952 26.2724 13.511 606.248 419.149 1065.35 1065.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 3.2e-05 1024 130 720 385024 90.4437 26.8165 254.839 835.233 1207.58 1207.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1560 0.000512 2048 420 5360 33088 3.47914 192.097 123.748 319.368 319.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1300 0.000512 1024 330 600 31232 2.29472 1.67053 12.8673 52.4203 69.3516 69.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 780 6.4e-05 1024 130 3200 254720 26.2821 13.5629 1060.71 419.131 1519.86 1520
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 3.2e-05 1024 130 720 389120 90.1906 26.9448 369.519 837.918 1324.82 1325.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1560 0.000512 2048 420 5360 33120 3.4816 342.569 123.676 469.77 469.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000512 1024 330 600 31200 2.29789 1.66298 22.0309 52.3441 78.4379 78.5297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 780 6.4e-05 1024 130 3200 254720 26.1905 13.5292 685.588 419.448 1144.93 1145.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 3.2e-05 1024 130 720 389120 90.0867 27.0853 238.872 838.42 1194.71 1194.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1560 0.000512 2048 420 5360 33040 3.48352 216.168 122.577 342.271 342.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1300 0.000512 1024 330 600 31040 2.28848 1.64851 14.5564 52.2095 70.8052 70.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 780 6.4e-05 1024 130 3200 253440 26.2121 13.5214 560.075 417.445 1017.42 1017.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 3.2e-05 1024 130 720 368640 91.593 27.0281 186.018 824.133 1129.02 1129.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1560 0.000512 2048 420 5360 33000 3.47971 177.223 120.308 301.056 301.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1300 0.000512 1024 330 600 31200 2.3064 1.66298 12.1986 52.4431 68.7124 68.8088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 780 6.4e-05 1024 130 3200 254208 26.1842 13.5212 991.449 418.696 1450.02 1450.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 3.2e-05 1024 130 720 380928 90.5483 26.7578 336.22 832.904 1286.68 1286.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1560 0.000512 2048 420 5360 33120 3.48979 313.932 122.298 439.765 439.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000512 1024 330 600 31296 2.29757 1.6671 20.318 52.5226 76.9042 76.9955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 780 6.4e-05 1024 130 3200 253440 26.1967 13.511 644.467 418.526 1102.87 1103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 3.2e-05 1024 130 720 368640 91.3149 26.4305 213.731 824.264 1155.99 1156.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1560 0.000512 2048 420 5360 33024 3.48093 205.42 121.38 330.325 330.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000512 1024 330 600 31104 2.29171 1.66054 13.5624 52.2882 69.9037 69.9973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 780 6.4e-05 1024 130 3200 253440 26.1609 13.5107 531.729 417.831 989.404 989.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 3.2e-05 1024 130 720 368640 89.7434 26.2636 176.637 816.63 1109.52 1109.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1560 0.000512 2048 420 5360 32976 3.47622 168.338 119.71 291.571 291.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1300 0.000512 1024 330 600 30528 2.29622 1.64454 11.245 52.1304 67.4171 67.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 780 6.4e-05 1024 130 3200 253568 26.294 13.5368 1431.68 418.749 1890.43 1890.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 3.2e-05 1024 130 720 387072 90.3767 26.9249 497.168 837.137 1451.85 1452.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1560 0.000512 2048 420 5360 33096 3.47843 449.256 122.559 575.337 575.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000512 1024 330 600 31360 2.30637 1.66906 29.7036 52.5301 86.3099 86.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 780 6.4e-05 1024 130 3200 252672 26.315 13.5229 892.072 418.9 1350.99 1351.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 3.2e-05 1024 130 720 372736 91.1575 26.5452 299.695 827.676 1245.32 1245.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1560 0.000512 2048 420 5360 33040 3.4793 283.085 121.764 408.373 408.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000512 1024 330 600 30912 2.27923 1.64598 18.6325 52.0091 74.6643 74.7564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 780 6.4e-05 1024 130 3200 252672 26.3916 13.5392 725.483 418.546 1184.13 1184.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 3.2e-05 1024 130 720 387072 90.3591 26.923 254.064 836.574 1208.16 1208.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1560 0.000512 2048 420 5360 32928 3.47546 229.483 122.33 355.331 355.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000512 1024 330 600 30240 2.29034 1.62986 14.7203 51.7355 70.4739 70.5658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 780 6.4e-05 1024 130 3200 253952 26.2487 13.5096 1311.13 419.446 1770.5 1770.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 3.2e-05 1024 130 720 385024 90.2373 26.8237 460.169 835.768 1413.24 1413.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1560 0.000512 2048 420 5360 33088 3.47955 413.093 122.444 539.063 539.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000512 1024 330 600 31232 2.29427 1.66618 27.4746 52.4555 83.9921 84.0812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 780 6.4e-05 1024 130 3200 251904 26.29 15.0003 797.202 417.875 1256.53 1256.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 3.2e-05 1024 130 720 376832 92.0708 26.8313 286.085 835.291 1240.52 1240.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1560 0.000512 2048 420 5360 33024 3.47546 252.903 123.421 379.843 379.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000512 1024 330 600 31232 2.30397 1.67232 17.4531 52.5036 74.0315 74.1253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 780 6.4e-05 1024 130 3200 251904 26.158 13.4596 655.313 416.855 1111.95 1112.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 3.2e-05 1024 130 720 368640 91.4143 26.4392 227.483 824.86 1170.44 1170.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1560 0.000512 2048 420 5360 32832 3.45981 207.374 121.18 332.059 332.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000512 1024 330 600 30720 2.28365 1.6425 14.3611 51.9336 70.3172 70.4102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 780 6.4e-05 1024 130 3200 254592 26.2632 13.5373 1363.65 419.328 1822.95 1823.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 3.2e-05 1024 130 720 377856 90.3618 26.6075 459.366 828.982 1405.56 1405.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1560 0.000512 2048 420 5360 33048 3.47773 428.589 122.848 554.959 555.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000512 1024 330 600 31104 2.30048 1.66067 28.0535 52.4272 84.5405 84.6316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 780 6.4e-05 1024 130 3200 253440 26.1577 14.7062 881.825 417.874 1340.73 1340.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 3.2e-05 1024 130 720 368640 89.7543 26.306 291.556 816.702 1224.56 1224.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1560 0.000512 2048 420 5360 32976 3.47946 279.262 120.762 403.546 403.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000512 1024 330 600 30528 2.29376 1.64406 17.9937 52.1396 74.1688 74.2591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 780 6.4e-05 1024 130 3200 252288 26.3241 13.5293 771.198 417.584 1228.8 1228.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 3.2e-05 1024 130 720 359424 91.8141 26.2799 250.764 816.197 1185.3 1185.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1560 0.000512 2048 420 5360 32832 3.46864 245.287 121.534 370.332 370.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000512 1024 330 600 30240 2.27648 1.61488 15.965 51.4135 71.3712 71.4629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 780 6.4e-05 1024 130 3200 248832 26.1521 13.3837 677.715 414.476 1131.89 1132.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 3.2e-05 1024 130 720 331776 91.8323 26.3661 206.56 791.322 1116.32 1116.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1560 0.000512 2048 420 5360 32832 3.47546 218.276 118.566 340.362 340.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000512 1024 330 600 29952 2.27818 1.62406 14.0429 51.4996 69.5436 69.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 780 6.4e-05 1024 130 3200 254720 26.2048 13.5314 1274.51 419.181 1733.6 1733.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 3.2e-05 1024 130 720 389120 90.0736 26.9206 442.651 837.989 1397.87 1398.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1560 0.000512 2048 420 5360 33040 3.47546 402.946 122.53 528.995 529.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000512 1024 330 600 31040 2.28659 1.64646 26.3114 52.1826 82.5261 82.6171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 780 6.4e-05 1024 130 3200 253440 26.2685 13.5168 861.613 419.225 1320.8 1320.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 3.2e-05 1024 130 720 368640 91.3236 26.4359 285.644 824.218 1227.86 1228.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1560 0.000512 2048 420 5360 32960 3.47546 272.916 121.356 397.789 397.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000512 1024 330 600 30720 2.2761 1.6424 17.8266 51.8566 73.7034 73.7944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 780 6.4e-05 1024 130 3200 253440 26.1762 13.5089 724 417.917 1181.77 1181.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 3.2e-05 1024 130 720 368640 91.4511 26.4744 240.226 825.071 1183.47 1183.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1560 0.000512 2048 420 5360 32880 3.48278 229.02 120.381 352.93 352.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000512 1024 330 600 30720 2.28397 1.64218 15.1832 51.9959 71.2049 71.2946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 780 6.4e-05 1024 130 3200 245760 26.2424 13.3673 678.182 412.913 1130.98 1131.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 3.2e-05 1024 130 720 368640 91.4172 26.4399 233.693 825.205 1177 1177.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1560 0.000512 2048 420 5360 32640 3.46861 224.528 121.023 349.062 349.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000512 1024 330 600 30720 2.28742 1.64659 15.1039 52.107 71.2446 71.3318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 780 6.4e-05 1024 130 3200 253440 26.1978 13.5059 1183.17 418.759 1641.81 1641.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 3.2e-05 1024 130 720 368640 91.3479 26.4315 392.307 824.96 1335.29 1335.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1560 0.000512 2048 420 5360 33024 3.47574 379.324 121.427 504.273 504.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000512 1024 330 600 31104 2.28672 1.66451 24.8087 52.3182 81.1756 81.2667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 780 6.4e-05 1024 130 3200 251904 26.1356 13.8072 842.812 416.828 1299.75 1299.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 3.2e-05 1024 130 720 368640 91.4239 26.4335 281.799 824.897 1224.8 1224.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1560 0.000512 2048 420 5360 32832 3.46787 269.224 122.228 394.965 395.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000512 1024 330 600 30720 2.28157 1.64736 17.8152 51.9313 73.7756 73.8693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 780 6.4e-05 1024 130 3200 248832 26.1637 13.3808 689.264 414.878 1143.85 1143.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 3.2e-05 1024 130 720 331776 91.8288 25.8065 210.142 792.214 1120.24 1120.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1560 0.000512 2048 420 5360 32832 3.47712 222.201 118.67 344.393 344.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000512 1024 330 600 29952 2.27414 1.62381 14.2989 51.5459 69.8411 69.9327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 780 6.4e-05 1024 130 3200 245760 26.2385 13.3449 640.969 412.582 1093.3 1093.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 3.2e-05 1024 130 720 344064 89.5309 26.0316 205.618 791.438 1112.86 1113.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1560 0.000512 2048 420 5360 32640 3.46883 207.735 118.329 329.577 329.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000512 1024 330 600 30720 2.29558 1.64899 14.1366 52.1407 70.3217 70.4123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 780 6.4e-05 1024 130 3200 254400 26.2769 13.5424 1242.86 418.683 1701.53 1701.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 3.2e-05 1024 130 720 371200 91.1467 26.5215 412.734 824.294 1354.94 1355.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1560 0.000512 2048 420 5360 33000 3.47546 392.864 121.295 517.68 517.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000512 1024 330 600 31200 2.30198 1.65952 25.6711 52.3058 82.0381 82.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 780 6.4e-05 1024 130 3200 252800 26.1962 13.5083 844.073 416.695 1300.63 1300.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 3.2e-05 1024 130 720 358400 93.4277 26.5073 273.025 824.275 1217.48 1217.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1560 0.000512 2048 420 5360 32800 3.46931 266.802 121.041 391.357 391.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000512 1024 330 600 30400 2.29309 1.64218 17.349 51.9045 73.2893 73.3807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 780 6.4e-05 1024 130 3200 254400 26.306 13.5468 732.316 419.2 1191.54 1191.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 3.2e-05 1024 130 720 345600 96.0275 26.5166 227.69 824.524 1175 1175.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1560 0.000512 2048 420 5360 32700 3.46534 230.257 121.055 354.822 354.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000512 1024 330 600 30000 2.31158 1.64454 15.2936 52.0486 71.3985 71.4885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 780 6.4e-05 1024 130 3200 249600 26.0469 13.3612 662.077 412.735 1114.39 1114.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 3.2e-05 1024 130 720 358400 93.4008 26.4771 218.452 824.657 1163.23 1163.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1560 0.000512 2048 420 5360 32400 3.4304 209.685 119.479 332.643 332.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000512 1024 330 600 30400 2.30294 1.64685 14.3975 52.1813 70.633 70.7266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 780 6.4e-05 1024 130 3216 254464 26.1836 13.5127 1028.02 419.392 1487.28 1487.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 3.2e-05 1024 130 720 397312 87.99 26.8206 365.492 835.725 1316.27 1316.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1560 0.000512 2048 420 5376 33120 3.48758 326.048 121.459 451.039 451.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1300 0.000512 1024 330 624 30848 2.29946 1.66634 21.577 52.4108 78.0561 78.1488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 780 6.4e-05 1024 130 3216 253952 26.2446 13.5419 659.071 419.489 1118.52 1118.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 3.2e-05 1024 130 720 393216 88.749 26.8226 233.461 835.854 1185.14 1185.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1560 0.000512 2048 420 5376 33088 3.48963 208.966 122.501 334.999 335.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1300 0.000512 1024 330 624 30720 2.30611 1.66608 14.3501 52.4596 70.8819 70.9764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 780 6.4e-05 1024 130 3216 253440 26.1982 13.5261 544.022 418.623 1002.54 1002.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 3.2e-05 1024 130 720 380928 88.9606 26.4274 244.387 824.129 1184.15 1184.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1560 0.000512 2048 420 5376 33024 3.47827 172.711 121.607 297.841 297.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1300 0.000512 1024 330 624 30720 2.29744 1.65949 12.0821 52.2808 68.4215 68.5117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 780 6.4e-05 1024 130 3216 254720 26.2845 13.8193 995.267 419.371 1454.91 1455.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 3.2e-05 1024 130 720 399360 88.396 26.9483 354.791 838.396 1308.78 1308.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1560 0.000512 2048 420 5376 33120 3.4864 314.425 121.814 439.772 439.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000512 1024 330 624 30720 2.3071 1.6569 20.622 52.3771 77.0638 77.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 780 6.4e-05 1024 130 3216 254720 26.1982 13.534 650.63 419.023 1109.56 1109.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 3.2e-05 1024 130 720 399360 88.2551 26.921 233.209 837.665 1186.29 1186.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1560 0.000512 2048 420 5376 33040 3.48122 205.925 123.577 333.029 333.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1300 0.000512 1024 330 624 30400 2.30042 1.64678 13.8423 52.1604 70.052 70.1474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 780 6.4e-05 1024 130 3216 253440 26.2295 13.7166 531.67 417.427 989.212 989.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 3.2e-05 1024 130 720 384000 88.5814 26.5011 184.591 824.114 1124.03 1124.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1560 0.000512 2048 420 5376 33000 3.48365 167.762 121.402 292.692 292.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1300 0.000512 1024 330 624 30720 2.31443 1.66387 11.6775 52.4413 68.2024 68.2954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 780 6.4e-05 1024 130 3216 254208 26.18 13.5273 1403.25 418.394 1861.52 1861.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 3.2e-05 1024 130 720 393216 88.215 26.755 494.119 832.31 1441.64 1441.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1560 0.000512 2048 420 5376 33072 3.46979 437.118 122.096 562.727 562.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000512 1024 330 624 30912 2.30707 1.66637 29.4911 52.4759 86.0411 86.1332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 780 6.4e-05 1024 130 3216 253440 26.1811 13.5137 873.66 418.875 1332.4 1332.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 3.2e-05 1024 130 720 380928 88.8954 26.4311 299.654 824.892 1240.12 1240.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1560 0.000512 2048 420 5376 33024 3.47603 275.179 121.502 400.202 400.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000512 1024 330 624 30720 2.29821 1.6609 18.5476 52.3277 74.9342 75.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 780 6.4e-05 1024 130 3216 253440 26.153 13.5053 708.178 417.783 1165.79 1165.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 3.2e-05 1024 130 720 368640 89.7446 26.2492 235.733 816.539 1168.51 1168.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1560 0.000512 2048 420 5376 32976 3.4775 222.112 120.789 346.421 346.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000512 1024 330 624 30528 2.29178 1.6425 14.8275 52.1269 70.9877 71.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 780 6.4e-05 1024 130 3216 251904 26.1366 13.4738 594.114 416.526 1050.42 1050.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 3.2e-05 1024 130 720 368640 91.4165 26.4445 199.687 824.26 1142.06 1142.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1560 0.000512 2048 420 5376 32832 3.47866 187.376 121.148 312.044 312.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1300 0.000512 1024 330 624 29952 2.29616 1.64659 12.9126 51.9336 68.8905 68.9867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 780 6.4e-05 1024 130 3216 253568 26.3049 13.5315 1296.98 418.784 1755.77 1755.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 3.2e-05 1024 130 720 394240 89.0604 26.9252 459.037 837.223 1412.5 1412.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1560 0.000512 2048 420 5376 33096 3.49027 405.531 121.572 530.641 530.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000512 1024 330 624 30912 2.31472 1.66566 27.4266 52.537 84.0437 84.1401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 780 6.4e-05 1024 130 3216 252672 26.331 13.5204 813.338 418.82 1272.18 1272.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 3.2e-05 1024 130 720 387072 88.3588 26.5523 285.039 827.624 1227.82 1228.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1560 0.000512 2048 420 5376 33040 3.48618 255.936 121.797 381.265 381.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000512 1024 330 624 30464 2.28787 1.64272 16.8412 52.0045 72.8761 72.9705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 780 6.4e-05 1024 130 3216 252672 26.3644 15.4071 666.186 418.891 1127.01 1127.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 3.2e-05 1024 130 720 387072 90.3334 26.9278 233.686 837.275 1188.46 1188.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1560 0.000512 2048 420 5376 32928 3.47606 210.114 122.458 336.092 336.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000512 1024 330 624 30240 2.28861 1.63021 14.0988 51.7768 69.8912 69.9827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 780 6.4e-05 1024 130 3216 250880 26.3879 13.5086 596.301 418.617 1054.98 1055.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 3.2e-05 1024 130 720 372736 87.3958 26.2232 204.32 807.826 1126.01 1126.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1560 0.000512 2048 420 5376 32928 3.49181 189.344 120.104 312.985 313.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000512 1024 330 624 30464 2.30032 1.64864 12.6668 52.1084 68.823 68.9167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 780 6.4e-05 1024 130 3216 253952 26.2545 13.5218 1217.09 419.497 1676.53 1676.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 3.2e-05 1024 130 720 393216 88.7601 26.8227 440.684 836.05 1392.57 1392.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1560 0.000512 2048 420 5376 33088 3.49539 379.058 121.456 504.055 504.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000512 1024 330 624 30720 2.3064 1.66902 25.992 52.4617 82.5298 82.6252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 780 6.4e-05 1024 130 3216 251904 26.2911 13.5022 763.755 417.713 1221.43 1221.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 3.2e-05 1024 130 720 393216 88.8201 26.8282 285.419 835.172 1236.49 1236.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1560 0.000512 2048 420 5376 33024 3.4912 239.877 122.386 365.797 365.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000512 1024 330 624 30720 2.31123 1.67392 16.9178 52.4827 73.4872 73.5819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 780 6.4e-05 1024 130 3216 251904 26.15 13.4697 622.082 416.52 1078.39 1078.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 3.2e-05 1024 130 720 368640 91.4104 26.4396 225.246 824.465 1167.8 1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1560 0.000512 2048 420 5376 32832 3.46522 196.062 121.149 320.72 320.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000512 1024 330 624 29952 2.29875 1.6409 14.0439 51.8943 69.9748 70.0659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 780 6.4e-05 1024 130 3216 249856 26.4543 13.4996 546.925 417.939 1004.98 1005.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 3.2e-05 1024 130 720 393216 88.8434 26.8284 210.865 835.456 1162.24 1162.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1560 0.000512 2048 420 5376 32768 3.47136 173.868 122.053 299.435 299.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000512 1024 330 624 29696 2.26963 1.61043 12.7337 51.2899 68.0021 68.0942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 780 6.4e-05 1024 130 3216 254592 26.2412 13.5393 1208.5 418.832 1667.29 1667.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 3.2e-05 1024 130 720 387072 88.7289 26.8186 418.607 828.219 1362.62 1362.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1560 0.000512 2048 420 5376 33048 3.47427 384.048 121.716 509.285 509.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000512 1024 330 624 30816 2.30653 1.66067 25.6327 52.3697 82.074 82.1678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 780 6.4e-05 1024 130 3216 253440 26.1349 13.5127 846.441 417.775 1304.04 1304.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 3.2e-05 1024 130 720 368640 89.7457 26.2585 280.933 816.476 1213.66 1213.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1560 0.000512 2048 420 5376 32976 3.47558 267.393 120.779 391.692 391.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000512 1024 330 624 30528 2.29558 1.64483 17.7567 52.1187 73.9146 74.0068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 780 6.4e-05 1024 130 3216 252288 26.3279 13.525 713.761 417.684 1171.47 1171.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 3.2e-05 1024 130 720 359424 91.8511 26.2844 232.502 815.855 1166.74 1166.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1560 0.000512 2048 420 5376 32832 3.4697 225.968 120.493 349.977 350.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000512 1024 330 624 29376 2.29229 1.61318 14.5342 51.4005 69.9398 70.0334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 780 6.4e-05 1024 130 3216 248832 26.1719 13.3839 703.077 414.868 1157.67 1157.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 3.2e-05 1024 130 720 331776 91.8586 26.7181 215.006 791.551 1125.38 1125.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1560 0.000512 2048 420 5376 32832 3.4816 227.41 118.659 349.594 349.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000512 1024 330 624 29952 2.28253 1.62285 15.0146 51.5136 70.5331 70.6253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 780 6.4e-05 1024 130 3216 254720 26.2048 13.5557 1193.99 419.117 1653.03 1653.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 3.2e-05 1024 130 720 399360 88.2529 26.9172 427.744 837.848 1381.01 1381.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1560 0.000512 2048 420 5376 33040 3.4775 380.248 122.552 506.322 506.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000512 1024 330 624 30400 2.30029 1.64864 25.0508 52.173 81.2719 81.3639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 780 6.4e-05 1024 130 3216 253440 26.2509 13.5234 857.653 419.284 1316.88 1317.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 3.2e-05 1024 130 720 389120 87.4391 26.4336 301.572 824.352 1240.04 1240.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1560 0.000512 2048 420 5376 32960 3.47824 273.009 121.422 397.955 398.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000512 1024 330 624 30080 2.29238 1.6425 17.7555 51.8597 73.6511 73.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 780 6.4e-05 1024 130 3216 253440 26.1639 14.5037 712.5 417.969 1171.3 1171.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 3.2e-05 1024 130 720 368640 91.4485 26.4809 237.275 825.018 1180.48 1180.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1560 0.000512 2048 420 5376 32880 3.47734 224.91 121.521 349.952 350.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000512 1024 330 624 29760 2.30381 1.6431 14.8996 52.003 70.9495 71.0447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 780 6.4e-05 1024 130 3216 245760 26.2324 13.3366 645.829 412.497 1098.06 1098.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 3.2e-05 1024 130 720 368640 91.4146 26.4375 222.147 824.298 1164.55 1164.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1560 0.000512 2048 420 5376 32640 3.46931 208.788 120.962 333.262 333.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000512 1024 330 624 29440 2.30909 1.65226 14.1681 52.0589 70.2899 70.3835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 780 6.4e-05 1024 130 3200 254464 26.19 13.5148 1052.04 419.082 1511 1511.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 3.2e-05 1024 130 700 401408 87.3042 26.8406 377.379 835.092 1326.86 1327.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1560 0.000512 2048 420 5400 33088 3.49184 338.35 122.429 464.314 464.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1300 0.000512 1024 330 600 30848 2.29901 1.66707 22.1253 52.3737 78.5617 78.6532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 780 6.4e-05 1024 130 3200 253952 26.25 13.5153 680.967 419.439 1140.34 1140.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 3.2e-05 1024 130 700 401408 87.3569 27.9255 244.885 835.749 1196.16 1196.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1560 0.000512 2048 420 5400 33024 3.48413 216.432 122.385 342.346 342.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1300 0.000512 1024 330 600 30720 2.30675 1.66707 14.4762 52.4852 71.0397 71.1343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 780 6.4e-05 1024 130 3200 253440 26.2029 13.5127 558.805 418.448 1017.13 1017.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 3.2e-05 1024 130 700 393216 86.7885 26.5485 258.527 824.139 1196.25 1196.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1560 0.000512 2048 420 5400 33024 3.48749 178.064 121.724 303.32 303.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1300 0.000512 1024 330 600 30720 2.29821 1.66147 12.1273 52.283 68.4688 68.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 780 6.4e-05 1024 130 3200 254720 26.2698 13.5434 999.919 419.127 1459.03 1459.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 3.2e-05 1024 130 700 404480 87.4931 26.9437 358.925 837.913 1311.52 1311.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1560 0.000512 2048 420 5400 33080 3.49446 317.439 122.771 443.748 443.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000512 1024 330 600 30720 2.31014 1.66048 20.3454 52.3455 76.762 76.8512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 780 6.4e-05 1024 130 3200 254720 26.1986 13.5332 641.067 419.466 1100.44 1100.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 3.2e-05 1024 130 700 399360 88.2869 26.9297 228.199 838.542 1182.2 1182.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1560 0.000512 2048 420 5400 33040 3.4895 204.018 122.697 330.247 330.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1300 0.000512 1024 330 600 30400 2.30048 1.65014 13.4688 52.217 69.738 69.8315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 780 6.4e-05 1024 130 3200 253440 26.2268 13.5309 533.803 417.399 991.131 991.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 3.2e-05 1024 130 700 384000 88.6025 26.4926 184.395 824.054 1123.79 1123.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1560 0.000512 2048 420 5400 33000 3.48979 169.949 121.457 294.937 294.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1300 0.000512 1024 330 600 30720 2.31226 1.65888 11.6428 52.4367 68.1513 68.2447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 780 6.4e-05 1024 130 3200 253440 26.2708 13.5105 458.19 419.215 917.351 917.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 3.2e-05 1024 130 700 389120 87.4421 26.4307 160.672 824.21 1098.99 1099.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1560 0.000512 2048 420 5400 32960 3.49184 146.014 121.457 271.007 271.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1300 0.000512 1024 330 600 30080 2.29117 1.64205 9.93258 51.8509 65.819 65.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 780 6.4e-05 1024 130 3200 254208 26.1654 13.5272 1376.77 418.741 1835.38 1835.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 3.2e-05 1024 130 700 399360 87.1305 26.7619 488.996 833.007 1436.14 1436.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1560 0.000512 2048 420 5400 33072 3.49066 432.854 123.296 559.684 559.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000512 1024 330 600 30912 2.3023 1.66803 28.1995 52.5195 84.7914 84.8851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 780 6.4e-05 1024 130 3200 253440 26.1992 13.5132 849.022 418.737 1307.64 1307.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 3.2e-05 1024 130 700 393216 86.6852 26.4393 298.694 824.706 1236.77 1236.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1560 0.000512 2048 420 5400 33024 3.4928 270.093 121.541 395.171 395.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000512 1024 330 600 30720 2.29798 1.66144 17.6305 52.3501 74.0388 74.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 780 6.4e-05 1024 130 3200 253440 26.1533 13.5107 692.545 417.735 1150.11 1150.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 3.2e-05 1024 130 700 387072 86.4607 26.2556 240.249 816.448 1169.65 1169.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1560 0.000512 2048 420 5400 32976 3.48675 219.306 121.889 344.723 344.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000512 1024 330 600 30528 2.2928 1.64256 14.2718 52.1192 70.4243 70.5147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 780 6.4e-05 1024 130 3200 251904 26.1512 13.4635 586.268 416.832 1042.88 1043.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 3.2e-05 1024 130 700 393216 86.7905 26.4356 208.351 824.881 1146.7 1146.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1560 0.000512 2048 420 5400 32832 3.46781 186.356 121.294 311.159 311.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1300 0.000512 1024 330 600 29952 2.29754 1.64387 12.5752 51.9361 68.5499 68.6395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 780 6.4e-05 1024 130 3200 253568 26.3039 13.5334 1265.14 418.787 1723.94 1724.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 3.2e-05 1024 130 700 401408 87.8079 26.9267 454.241 837.211 1406.44 1406.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1560 0.000512 2048 420 5400 33040 3.47568 396.138 121.494 521.154 521.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000512 1024 330 600 30912 2.31302 1.66886 26.2029 52.536 82.8219 82.9174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 780 6.4e-05 1024 130 3200 252672 26.3154 13.5231 796.726 418.869 1255.6 1255.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 3.2e-05 1024 130 700 387072 88.3919 26.5488 277.612 827.707 1220.5 1220.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1560 0.000512 2048 420 5400 32928 3.47142 251.532 121.584 376.63 376.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000512 1024 330 600 30464 2.28794 1.64272 16.1437 52.0128 72.188 72.2802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 780 6.4e-05 1024 130 3200 252672 26.3916 13.5438 650.599 418.544 1109.25 1109.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 3.2e-05 1024 130 700 387072 90.3364 26.9262 227.097 836.562 1181.17 1181.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1560 0.000512 2048 420 5400 32928 3.47891 206.842 122.435 332.8 332.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000512 1024 330 600 30240 2.28947 1.62893 13.3691 51.7332 69.1221 69.2138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 780 6.4e-05 1024 130 3200 250880 26.3913 13.5086 581.861 418.655 1040.58 1040.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 3.2e-05 1024 130 700 372736 87.3897 26.2758 197.954 807.826 1119.68 1119.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1560 0.000512 2048 420 5400 32704 3.46403 185.319 119.575 308.403 308.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000512 1024 330 600 30464 2.29811 1.64934 12.0929 52.1127 68.2535 68.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 780 6.4e-05 1024 130 3200 253952 26.2588 13.5105 1216.41 419.395 1675.75 1675.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 3.2e-05 1024 130 700 401408 87.3465 26.8206 443.744 835.6 1393.75 1393.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1560 0.000512 2048 420 5400 33024 3.47958 380.672 122.366 506.562 506.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000512 1024 330 600 30720 2.30525 1.66957 25.2821 52.4445 81.7985 81.8893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 780 6.4e-05 1024 130 3200 251904 26.2975 13.4975 778.912 418.119 1237 1237.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 3.2e-05 1024 130 700 393216 88.8162 26.8227 283.107 835.765 1234.76 1234.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1560 0.000512 2048 420 5400 32896 3.47568 247.753 122.2 373.473 373.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000512 1024 330 600 30720 2.31696 1.67117 16.6493 52.5375 73.2724 73.3632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 780 6.4e-05 1024 130 3200 251904 26.1444 14.3562 639.826 416.517 1097 1097.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 3.2e-05 1024 130 700 393216 86.8034 26.4381 240.847 824.266 1178.6 1178.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1560 0.000512 2048 420 5400 32832 3.47322 202.783 122.262 328.563 328.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000512 1024 330 600 29952 2.29475 1.64304 14.0728 51.8941 70.002 70.0965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 780 6.4e-05 1024 130 3200 249856 26.4386 13.5031 553.721 418.38 1012.21 1012.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 3.2e-05 1024 130 700 393216 88.856 26.8223 212.963 836.128 1165.01 1165.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1560 0.000512 2048 420 5400 32768 3.47421 177.115 122.228 302.862 302.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000512 1024 330 600 29696 2.27123 1.61594 12.6401 51.3818 68.0092 68.0971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 780 6.4e-05 1024 130 3200 254592 26.2558 13.5393 1266.47 419.279 1725.72 1725.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 3.2e-05 1024 130 700 396288 87.0687 26.5999 447.047 828.906 1389.87 1390.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1560 0.000512 2048 420 5400 33048 3.48627 404.101 121.934 529.567 529.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000512 1024 330 600 30816 2.30998 1.65955 26.1548 52.4214 82.6475 82.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 780 6.4e-05 1024 130 3200 253440 26.1535 13.7851 897.248 417.539 1354.9 1355.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 3.2e-05 1024 130 700 387072 86.4897 26.3325 311.176 816.093 1240.34 1240.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1560 0.000512 2048 420 5400 32976 3.48998 287.645 120.797 411.975 412.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000512 1024 330 600 30528 2.29139 1.64659 18.5429 52.096 74.6748 74.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 780 6.4e-05 1024 130 3200 252288 26.3164 13.5352 738.659 417.876 1196.56 1196.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 3.2e-05 1024 130 700 387072 86.574 26.3917 256.962 816.627 1186.8 1187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1560 0.000512 2048 420 5400 32832 3.47328 235.87 120.654 360.041 360.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000512 1024 330 600 29376 2.29258 1.61046 14.7487 51.4475 70.199 70.2868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 780 6.4e-05 1024 130 3200 248832 26.1871 13.4219 693.109 414.987 1147.87 1148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 3.2e-05 1024 130 700 368640 84.7654 25.8191 234.505 792.188 1137.52 1137.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1560 0.000512 2048 420 5400 32832 3.48922 224.363 119.856 347.752 347.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000512 1024 330 600 29952 2.2769 1.62413 14.7285 51.5568 70.2884 70.3806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 780 6.4e-05 1024 130 3200 253440 26.247 13.5366 646.105 418.13 1104.19 1104.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 3.2e-05 1024 130 700 368640 87.7621 26.2636 214.991 804.574 1133.84 1134.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1560 0.000512 2048 420 5400 32760 3.49034 204.919 120.879 329.332 329.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000512 1024 330 600 28800 2.26813 1.5872 13.3323 50.8765 68.1653 68.2557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 780 6.4e-05 1024 130 3200 254720 26.1992 13.5279 1228.09 419.11 1687.1 1687.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 3.2e-05 1024 130 700 399360 88.2662 26.9176 437.988 837.828 1391.24 1391.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1560 0.000512 2048 420 5400 33040 3.48582 390.394 122.613 516.539 516.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000512 1024 330 600 30400 2.30006 1.64758 24.9998 52.1729 81.2197 81.3147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 780 6.4e-05 1024 130 3200 253440 26.2761 13.5138 846.143 419.218 1305.32 1305.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 3.2e-05 1024 130 700 389120 87.4238 26.4403 294.755 824.248 1233.11 1233.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1560 0.000512 2048 420 5400 32960 3.48634 269.755 121.467 394.755 394.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000512 1024 330 600 30080 2.29056 1.64202 17.2569 51.8583 73.1474 73.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 780 6.4e-05 1024 130 3200 253440 26.1645 13.5133 716.37 417.602 1173.82 1173.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 3.2e-05 1024 130 700 368640 91.4168 26.4766 237.275 824.351 1179.76 1179.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1560 0.000512 2048 420 5400 32880 3.49203 228.547 121.46 353.542 353.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000512 1024 330 600 29760 2.30509 1.64237 14.5741 51.9594 70.5828 70.6751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 780 6.4e-05 1024 130 3200 245760 26.2161 13.3366 641.103 412.974 1093.79 1093.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 3.2e-05 1024 130 700 368640 91.399 27.5063 220.06 825.246 1164.45 1164.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1560 0.000512 2048 420 5400 32640 3.46515 209.357 121.141 334.008 334.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000512 1024 330 600 29440 2.3081 1.64877 14.0321 52.1184 70.2063 70.2975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 780 6.4e-05 1024 130 3200 249600 26.0456 13.3509 622.812 413.069 1075.44 1075.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 3.2e-05 1024 130 700 358400 93.4176 26.4945 205.027 825.32 1150.5 1150.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1560 0.000512 2048 420 5400 32400 3.44595 199.723 120.702 323.915 323.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000512 1024 330 600 28800 2.33027 1.64938 12.9475 52.2214 69.2478 69.3393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 780 6.4e-05 1024 130 3240 253952 26.2316 13.5113 991.942 419.102 1450.95 1451.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 3.2e-05 1024 130 720 397312 88.0448 26.8165 355.079 835.144 1305.33 1305.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1560 0.000512 2048 420 5400 33088 3.48986 314.364 121.508 439.406 439.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1300 0.000512 1024 330 600 30592 2.30502 1.66458 20.1513 52.3748 76.5957 76.6876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 780 6.4e-05 1024 130 3240 253952 26.2548 13.5516 649.963 419.492 1109.43 1109.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 3.2e-05 1024 130 720 393216 88.754 26.8226 231.25 835.857 1182.93 1183.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1560 0.000512 2048 420 5400 33024 3.47955 205.458 122.396 331.377 331.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1300 0.000512 1024 330 600 30464 2.31011 1.6703 13.4475 52.4616 69.9884 70.0852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 780 6.4e-05 1024 130 3240 253440 26.1959 13.736 528.72 418.506 987.331 987.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 3.2e-05 1024 130 720 380928 89.0373 26.4376 234.133 824.235 1174.1 1174.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1560 0.000512 2048 420 5400 33024 3.49184 166.336 121.724 291.594 291.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1300 0.000512 1024 330 600 30336 2.30832 1.66496 11.2922 52.287 67.6528 67.7478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 780 6.4e-05 1024 130 3240 251904 26.3125 13.5287 454.476 417.774 912.258 912.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 3.2e-05 1024 130 720 393216 88.9772 26.8272 219.254 835.096 1170.4 1170.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1560 0.000512 2048 420 5400 32896 3.47341 143.837 121.397 268.752 268.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1300 0.000512 1024 330 600 30208 2.3233 1.67088 9.72992 52.4957 66.32 66.4166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 780 6.4e-05 1024 130 3240 254080 26.3228 13.5408 1389.69 419.406 1849.13 1849.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 3.2e-05 1024 130 720 399360 88.343 27.0991 499.683 838.488 1453.87 1454.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1560 0.000512 2048 420 5400 33080 3.49088 433.658 123.753 560.946 561.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000512 1024 330 600 30560 2.30992 1.66118 27.8347 52.3816 84.2882 84.3793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 780 6.4e-05 1024 130 3240 253440 26.2965 13.5265 856.529 419.119 1315.64 1315.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 3.2e-05 1024 130 720 399360 88.2626 26.9257 308.844 837.83 1262.1 1262.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1560 0.000512 2048 420 5400 33040 3.48384 270.211 123.66 397.401 397.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000512 1024 330 600 30400 2.30195 1.64771 17.4221 52.1754 73.6504 73.7418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 780 6.4e-05 1024 130 3240 251520 26.3773 13.5212 694.658 417.519 1152.24 1152.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 3.2e-05 1024 130 720 384000 88.6093 26.494 243.318 824.271 1182.94 1183.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1560 0.000512 2048 420 5400 33000 3.4857 219.688 121.487 344.703 344.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1300 0.000512 1024 330 600 30240 2.32371 1.66707 15.033 52.4942 71.6186 71.7111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 780 6.4e-05 1024 130 3240 253440 26.2751 13.9522 593.156 419.277 1052.83 1052.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 3.2e-05 1024 130 720 389120 87.4368 26.4383 209.498 824.335 1147.95 1148.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1560 0.000512 2048 420 5400 32960 3.48832 186.235 121.483 311.249 311.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1300 0.000512 1024 330 600 30080 2.28973 1.64371 12.7546 51.8575 68.6453 68.7382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 780 6.4e-05 1024 130 3240 253440 26.2398 13.5263 1274.79 418.375 1733.11 1733.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 3.2e-05 1024 130 720 393216 88.2527 26.7594 451.468 832.265 1398.99 1399.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1560 0.000512 2048 420 5400 33072 3.48902 396.11 122.162 521.805 521.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000512 1024 330 600 30528 2.31411 1.66643 25.589 52.4726 82.1403 82.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 780 6.4e-05 1024 130 3240 253440 26.1915 13.5107 799.505 418.801 1258.18 1258.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 3.2e-05 1024 130 720 380928 88.9164 26.6957 275.787 824.823 1216.47 1216.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1560 0.000512 2048 420 5400 33024 3.48995 249.77 121.55 374.855 374.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000512 1024 330 600 30336 2.30451 1.66733 16.3578 52.3219 72.7528 72.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 780 6.4e-05 1024 130 3240 251136 26.3282 14.1046 647 417.413 1105.02 1105.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 3.2e-05 1024 130 720 368640 89.7417 26.2492 218.384 815.818 1150.43 1150.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1560 0.000512 2048 420 5400 32976 3.48637 205.022 120.762 329.314 329.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000512 1024 330 600 29952 2.29786 1.64602 13.2558 52.0824 69.3807 69.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 780 6.4e-05 1024 130 3240 251904 26.1451 13.4656 584.341 416.939 1041.06 1041.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 3.2e-05 1024 130 720 368640 91.3981 26.4395 196.956 825.186 1140.23 1140.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1560 0.000512 2048 420 5400 32832 3.47302 184.463 121.308 309.288 309.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000512 1024 330 600 29952 2.29734 1.64566 11.8745 51.9417 67.8557 67.9457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 780 6.4e-05 1024 130 3240 249600 26.4626 13.51 502.729 417.706 960.577 960.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 3.2e-05 1024 130 720 368640 91.4555 26.9722 171.852 824.548 1115.07 1115.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1560 0.000512 2048 420 5400 32880 3.49536 160.213 122.534 286.285 286.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1300 0.000512 1024 330 600 29760 2.30048 1.6449 11.0229 51.9672 67.0343 67.1255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 780 6.4e-05 1024 130 3240 253568 26.2906 13.5348 1210.55 418.801 1669.34 1669.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 3.2e-05 1024 130 720 394240 89.0555 26.9217 431.239 837.368 1384.82 1385.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1560 0.000512 2048 420 5400 33040 3.47936 379.073 122.535 505.13 505.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000512 1024 330 600 30688 2.32128 1.67126 24.7446 52.5349 81.3713 81.4627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 780 6.4e-05 1024 130 3240 252672 26.3252 13.5168 766.087 418.848 1224.94 1225.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 3.2e-05 1024 130 720 387072 88.3767 26.5424 268.576 827.753 1211.49 1211.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1560 0.000512 2048 420 5400 32928 3.46707 241.535 121.57 366.615 366.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000512 1024 330 600 30016 2.29824 1.64448 15.3012 52.0069 71.3509 71.4404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 780 6.4e-05 1024 130 3240 252672 26.3839 13.7034 642.002 418.541 1100.81 1100.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 3.2e-05 1024 130 720 387072 90.3672 26.9244 227.005 836.727 1181.27 1181.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1560 0.000512 2048 420 5400 32928 3.47341 201.887 121.385 326.788 326.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000512 1024 330 600 29568 2.30246 1.62816 12.987 51.7374 68.7556 68.8483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 780 6.4e-05 1024 130 3240 250880 26.3979 13.5127 559.743 418.652 1018.48 1018.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 3.2e-05 1024 130 720 372736 87.3746 26.2202 191.766 807.935 1113.54 1113.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1560 0.000512 2048 420 5400 32704 3.46317 176.504 119.577 299.586 299.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000512 1024 330 600 29568 2.31427 1.65462 11.4057 52.1043 67.5792 67.6682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 780 6.4e-05 1024 130 3240 250880 26.2151 13.4412 494.945 415.04 949.814 949.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 3.2e-05 1024 130 720 358400 92.3415 26.3424 163.625 817.507 1100.06 1100.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1560 0.000512 2048 420 5400 32760 3.47296 156.279 120.656 280.451 280.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000512 1024 330 600 29120 2.30544 1.62342 10.5948 51.5721 66.1954 66.2874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 780 6.4e-05 1024 130 3240 253952 26.2593 14.0141 1115.11 419.444 1575.43 1575.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 3.2e-05 1024 130 720 393216 88.774 26.8224 408.732 835.777 1360.35 1360.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1560 0.000512 2048 420 5400 33024 3.48144 343.523 122.39 469.439 469.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000512 1024 330 600 30464 2.31075 1.67181 23.0587 52.4513 79.5937 79.6836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 780 6.4e-05 1024 130 3240 251904 26.2926 13.5471 729.136 418.246 1187.4 1187.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 3.2e-05 1024 130 720 393216 88.8207 26.8248 277.906 835.748 1229.55 1229.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1560 0.000512 2048 420 5400 32896 3.47523 229.374 122.2 355.091 355.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000512 1024 330 600 30208 2.32349 1.66915 15.5827 52.5319 72.2025 72.2956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 780 6.4e-05 1024 130 3240 251904 26.1606 13.8181 601.941 416.591 1058.68 1058.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 3.2e-05 1024 130 720 368640 91.3886 26.442 217.272 824.39 1159.74 1159.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1560 0.000512 2048 420 5400 32832 3.47341 189.368 120.18 313.067 313.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000512 1024 330 600 29952 2.29866 1.6408 13.0976 51.9044 69.0428 69.1364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 780 6.4e-05 1024 130 3240 249856 26.4412 13.6296 532.937 417.974 991.156 991.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 3.2e-05 1024 130 720 393216 88.8568 26.8735 215.237 835.312 1166.52 1166.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1560 0.000512 2048 420 5400 32768 3.46931 168.556 122.121 294.19 294.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000512 1024 330 600 28672 2.29114 1.61997 12.0994 51.294 67.4038 67.4934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 780 6.4e-05 1024 130 3240 245760 26.2225 13.3435 483.011 412.572 935.318 935.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 3.2e-05 1024 130 720 368640 91.413 26.4443 185.014 824.443 1127.56 1127.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1560 0.000512 2048 420 5400 32640 3.46522 154.44 121.039 278.988 279.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000512 1024 330 600 29440 2.32038 1.6479 11.3272 52.07 67.4637 67.5597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 780 6.4e-05 1024 130 3200 254464 26.1932 14.5572 968.498 419.449 1428.87 1429.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 3.2e-05 1024 130 704 401408 87.3493 26.8188 351.061 835.814 1301.29 1301.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1560 0.000512 2048 420 5376 33120 3.4889 308.305 122.516 434.354 434.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1300 0.000512 1024 330 640 29952 2.31712 1.66502 20.7492 52.4285 77.2585 77.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 780 6.4e-05 1024 130 3200 253952 26.2548 13.5537 620.339 419.151 1079.47 1079.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 3.2e-05 1024 130 704 401408 87.3668 26.8228 226.238 835.192 1175.86 1176.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1560 0.000512 2048 420 5376 33088 3.49037 197.959 121.376 322.873 322.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1300 0.000512 1024 330 640 29952 2.32013 1.66694 13.694 52.4252 70.2072 70.2978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 780 6.4e-05 1024 130 3200 253440 26.1996 13.5084 512.967 418.721 971.556 971.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 3.2e-05 1024 130 704 393216 86.8177 26.4315 234.014 824.706 1172.21 1172.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1560 0.000512 2048 420 5376 33024 3.47878 163.101 121.787 288.411 288.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1300 0.000512 1024 330 640 29568 2.32 1.6631 11.6233 52.3114 68.0172 68.1102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 780 6.4e-05 1024 130 3200 251904 26.2888 13.4957 439.029 417.796 896.771 896.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 3.2e-05 1024 130 704 393216 88.948 26.8263 210.831 835.169 1162.02 1162.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1560 0.000512 2048 420 5376 33024 3.4919 141.162 122.696 267.395 267.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1300 0.000512 1024 330 640 29696 2.33053 1.67117 10.1569 52.4951 66.7539 66.8454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 780 6.4e-05 1024 130 3200 254080 26.3009 13.5416 1313.02 418.969 1772 1772.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 3.2e-05 1024 130 704 404480 87.3815 26.9427 479.745 837.565 1431.88 1432.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1560 0.000512 2048 420 5376 33120 3.49389 416.107 122.634 542.277 542.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000512 1024 330 640 29920 2.32352 1.66093 27.6888 52.3239 84.0952 84.1855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 780 6.4e-05 1024 130 3200 253440 26.2997 13.5284 802.756 419.508 1262.26 1262.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 3.2e-05 1024 130 704 399360 88.2651 26.9221 290.746 838.639 1244.82 1245.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1560 0.000512 2048 420 5376 33040 3.47894 254.55 122.647 380.719 380.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000512 1024 330 640 29760 2.31485 1.64832 17.1344 52.2221 73.4175 73.5102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 780 6.4e-05 1024 130 3200 251520 26.3767 13.521 654.605 417.485 1112.16 1112.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 3.2e-05 1024 130 704 384000 88.5845 26.5486 229.887 824.156 1169.42 1169.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1560 0.000512 2048 420 5376 33000 3.47907 209.64 121.405 334.567 334.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1300 0.000512 1024 330 640 29760 2.33018 1.66608 15.0161 52.445 71.5543 71.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 780 6.4e-05 1024 130 3200 253440 26.2725 13.6877 567.11 419.563 1026.8 1026.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 3.2e-05 1024 130 704 389120 87.4346 26.4417 201.018 825.122 1140.26 1140.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1560 0.000512 2048 420 5376 32960 3.47709 179.689 121.493 304.703 304.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1300 0.000512 1024 330 640 29440 2.30195 1.63987 13.1078 51.894 69.0445 69.1368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 780 6.4e-05 1024 130 3200 249600 26.4334 13.5025 509.976 417.042 967.115 967.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 3.2e-05 1024 130 704 384000 88.6403 26.5031 182.035 825.182 1122.61 1122.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1560 0.000512 2048 420 5376 32800 3.46752 163.215 121.162 287.889 287.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1300 0.000512 1024 330 640 28800 2.32064 1.64045 11.9433 51.951 67.9547 68.0461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 780 6.4e-05 1024 130 3200 253440 26.2352 13.5209 1215.44 418.728 1674.1 1674.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 3.2e-05 1024 130 704 399360 87.1589 26.8144 438.759 833.029 1386.01 1386.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1560 0.000512 2048 420 5376 33072 3.47622 382.968 122.179 508.667 508.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000512 1024 330 640 29952 2.32346 1.66656 25.9248 52.519 82.5326 82.6266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 780 6.4e-05 1024 130 3200 253440 26.2073 13.5393 760.998 418.714 1219.63 1219.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 3.2e-05 1024 130 704 393216 86.6777 26.6396 271.972 824.171 1209.71 1209.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1560 0.000512 2048 420 5376 33024 3.4775 238.694 121.402 363.618 363.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000512 1024 330 640 29568 2.31859 1.65872 16.5013 52.2836 72.8617 72.9547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 780 6.4e-05 1024 130 3200 251136 26.3221 13.6065 614.614 417.485 1072.2 1072.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 3.2e-05 1024 130 704 387072 86.4722 26.2656 218.463 815.954 1147.4 1147.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1560 0.000512 2048 420 5376 32976 3.4768 196.863 120.709 321.091 321.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000512 1024 330 640 29376 2.31638 1.64637 12.9863 52.0868 69.1361 69.2259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 780 6.4e-05 1024 130 3200 251904 26.1251 13.7441 547.008 416.585 1003.63 1003.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 3.2e-05 1024 130 704 393216 86.7915 26.5427 197.382 824.392 1135.35 1135.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1560 0.000512 2048 420 5376 32832 3.47171 174.637 121.159 299.31 299.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000512 1024 330 640 29184 2.31181 1.64218 12.0096 51.9039 67.9659 68.0571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 780 6.4e-05 1024 130 3200 249600 26.4447 13.51 477.717 418.224 936.053 936.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 3.2e-05 1024 130 704 368640 91.4373 26.4764 163.504 825.104 1106.77 1106.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1560 0.000512 2048 420 5376 32880 3.47853 153.475 121.499 278.492 278.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1300 0.000512 1024 330 640 28800 2.31974 1.64227 10.7849 52.0108 66.854 66.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 780 6.4e-05 1024 130 3200 253568 26.2967 14.6701 1133.76 418.912 1593.8 1593.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 3.2e-05 1024 130 704 401408 87.8117 26.9283 412.416 837.056 1364.45 1364.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1560 0.000512 2048 420 5376 33096 3.48803 361.417 122.593 487.541 487.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000512 1024 330 640 30016 2.32819 1.66701 24.1336 52.5251 80.7525 80.8429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 780 6.4e-05 1024 130 3200 252672 26.3234 13.541 714.638 418.809 1173.48 1173.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 3.2e-05 1024 130 704 387072 88.374 26.5626 252.764 827.504 1195.45 1195.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1560 0.000512 2048 420 5376 33040 3.49082 228.196 122.843 354.572 354.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000512 1024 330 640 29568 2.304 1.64118 15.1993 51.9974 71.2409 71.3317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 780 6.4e-05 1024 130 3200 252672 26.3859 13.5418 607.18 418.845 1066.12 1066.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 3.2e-05 1024 130 704 387072 90.3402 26.923 215.205 837.159 1169.87 1170.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1560 0.000512 2048 420 5376 32928 3.47274 192.845 121.389 317.751 317.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000512 1024 330 640 28896 2.31459 1.63021 13.2312 51.7723 69.0493 69.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 780 6.4e-05 1024 130 3200 250880 26.3772 13.5111 529.829 418.931 988.816 988.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 3.2e-05 1024 130 704 372736 87.3826 26.2245 182.802 808.41 1105.07 1105.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1560 0.000512 2048 420 5376 32928 3.48918 169.428 120.183 293.143 293.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000512 1024 330 640 29568 2.3128 1.65117 11.6842 52.1467 67.8976 67.9885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 780 6.4e-05 1024 130 3200 250880 26.2076 13.4334 469.493 415.081 924.389 924.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 3.2e-05 1024 130 704 358400 92.3932 26.409 156.501 817.507 1093.06 1093.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1560 0.000512 2048 420 5376 32760 3.4767 149.506 120.61 273.634 273.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000512 1024 330 640 29120 2.30678 1.62538 10.8314 51.5832 66.4495 66.5456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 780 6.4e-05 1024 130 3200 253952 26.2501 13.8042 1088.67 419.445 1548.34 1548.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 3.2e-05 1024 130 704 401408 87.3723 26.8205 410.159 835.774 1360.37 1360.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1560 0.000512 2048 420 5376 33088 3.48989 342.964 123.544 470.042 470.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000512 1024 330 640 29952 2.32038 1.67219 23.9469 52.4555 80.49 80.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 780 6.4e-05 1024 130 3200 251904 26.2878 13.6049 698.169 418.15 1156.37 1156.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 3.2e-05 1024 130 704 393216 88.8339 26.8329 269.565 835.844 1221.32 1221.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1560 0.000512 2048 420 5376 33024 3.49011 223.144 122.491 349.167 349.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000512 1024 330 640 29696 2.332 1.67504 16.2115 52.5404 72.8553 72.9436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 780 6.4e-05 1024 130 3200 251904 26.1384 13.4615 573.982 416.868 1030.62 1030.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 3.2e-05 1024 130 704 393216 86.7687 26.4416 223.718 824.947 1162.12 1162.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1560 0.000512 2048 420 5376 32832 3.46592 182.309 121.225 307.043 307.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000512 1024 330 640 29184 2.30605 1.64336 13.5765 51.9411 69.5667 69.6586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 780 6.4e-05 1024 130 3200 249856 26.4468 13.4995 509.858 418.37 968.339 968.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 3.2e-05 1024 130 704 393216 88.8446 26.8319 206.058 836.118 1158.1 1158.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1560 0.000512 2048 420 5376 32768 3.46931 162.816 122.157 288.485 288.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000512 1024 330 640 28672 2.29386 1.616 12.4821 51.3479 67.8468 67.9351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 780 6.4e-05 1024 130 3200 245760 26.2346 13.5674 461.983 412.961 914.909 915.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 3.2e-05 1024 130 704 368640 91.3985 26.4397 179.826 825.204 1123.11 1123.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1560 0.000512 2048 420 5376 32640 3.46336 149.812 121.11 274.427 274.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000512 1024 330 640 29440 2.31578 1.64838 11.805 52.114 67.9829 68.0766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 780 6.4e-05 1024 130 3200 245760 26.2439 13.3714 424.346 413.045 877.175 877.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 3.2e-05 1024 130 704 344064 89.5087 25.823 158.676 792.333 1066.59 1066.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1560 0.000512 2048 420 5376 32640 3.47523 137.124 119.525 260.167 260.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000512 1024 330 640 29184 2.31958 1.6511 11.8644 52.1982 68.1365 68.2264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 780 6.4e-05 1024 130 3200 251648 26.4229 13.5407 958.859 419.332 1418.32 1418.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 590 3.2e-05 1024 130 768 350208 98.4439 26.9316 590.652 838.357 1554.64 1554.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1560 0.000512 2048 420 5376 33136 3.49072 307.408 122.96 433.903 433.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1300 0.000512 1024 330 640 27904 2.37414 1.67322 30.7845 52.5554 87.4883 87.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 780 6.4e-05 1024 130 3200 251392 26.3974 13.5111 1093.02 419.355 1552.45 1552.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 3.2e-05 1024 130 768 348160 97.528 27.0149 382.181 835.619 1342.59 1342.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1560 0.000512 2048 420 5376 33120 3.48902 344.916 122.485 470.933 470.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1300 0.000512 1024 330 640 27776 2.35494 1.6681 22.3868 52.4075 78.9138 79.0081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 780 6.4e-05 1024 130 3200 250880 26.4629 13.5183 706.932 419.009 1166.1 1166.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 3.2e-05 1024 130 768 344064 98.4725 26.8228 245.287 834.913 1205.74 1205.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1560 0.000512 2048 420 5376 33088 3.49174 223.673 121.335 348.544 348.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1300 0.000512 1024 330 640 27648 2.36099 1.6729 15.1395 52.4006 71.6766 71.7697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 780 6.4e-05 1024 130 3200 250368 26.4124 13.5102 570.707 418.457 1029.25 1029.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 3.2e-05 1024 130 768 331776 98.6118 26.4335 193.112 824.142 1142.54 1142.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1560 0.000512 2048 420 5376 33024 3.47955 181.686 122.461 307.669 307.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1300 0.000512 1024 330 640 27648 2.35571 1.66448 13.0207 52.2831 69.4221 69.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 780 6.4e-05 1024 130 3200 249856 26.4336 13.5026 509.425 417.748 967.278 967.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 3.2e-05 1024 130 768 344064 98.4656 26.8275 178.68 835.038 1139.25 1139.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1560 0.000512 2048 420 5376 33024 3.48867 162.25 122.389 288.173 288.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1300 0.000512 1024 330 640 27648 2.37158 1.67056 11.5524 52.4882 68.18 68.2703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 780 6.4e-05 1024 130 3200 250880 26.4461 13.8266 470.163 419.525 930.131 930.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 3.2e-05 1024 130 768 327680 99.2149 26.4885 157.139 824.803 1107.89 1108.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1560 0.000512 2048 420 5376 32960 3.47085 148.965 121.477 273.954 274.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1300 0.000512 1024 330 640 26880 2.35104 1.63936 10.764 51.8903 66.7432 66.8373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 780 6.4e-05 1024 130 3200 248832 26.3742 13.4679 430.425 416.565 887.003 887.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 3.2e-05 1024 130 768 319488 101.1 26.4382 192.486 824.36 1144.63 1144.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1560 0.000512 2048 420 5376 32832 3.47136 136.883 121.358 261.756 261.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1300 0.000512 1024 330 640 26880 2.35558 1.64413 10.3927 51.9024 66.3932 66.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 780 6.4e-05 1024 130 3200 250880 26.4052 13.5115 409.113 418.98 868.177 868.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 3.2e-05 1024 130 768 315392 98.7979 26.2313 182.406 808.529 1116.22 1116.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1560 0.000512 2048 420 5376 32928 3.48544 128.866 120.352 252.748 252.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1300 0.000512 1024 330 640 26880 2.3664 1.64915 9.21376 52.1529 65.4828 65.5729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 780 6.4e-05 1024 130 3200 249856 26.4576 13.5045 385.912 418.323 844.367 844.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 3.2e-05 1024 130 768 327680 101.69 27.3076 182.927 836.044 1148.22 1148.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1560 0.000512 2048 420 5376 32768 3.46979 122.767 122.354 248.637 248.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1300 0.000512 1024 330 640 26624 2.32934 1.61731 9.0424 51.3392 64.4274 64.5181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 780 6.4e-05 1024 130 3240 250880 26.4024 13.5156 376.39 418.971 835.442 835.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 590 3.2e-05 1024 130 720 372736 87.8732 28.5553 560.872 808.517 1486.06 1486.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1560 0.000512 2048 420 5400 32704 3.4632 119.491 120.003 243 243.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1300 0.000512 1024 330 600 29568 2.31056 1.64707 30.2244 52.1567 86.4381 86.5289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 780 6.4e-05 1024 130 3200 250880 26.3973 14.685 363.225 418.621 823.097 823.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 590 3.2e-05 1024 130 704 372736 87.8454 26.2246 541.809 807.838 1463.97 1464.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1560 0.000512 2048 420 5376 32928 3.49184 116.923 120.357 240.814 240.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1300 0.000512 1024 330 640 29568 2.31357 1.65069 31.4819 52.1111 87.6552 87.7461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 780 6.4e-05 1024 130 3200 250880 26.2272 13.4902 375.278 415.15 830.314 830.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 590 3.2e-05 1024 130 700 358400 92.8731 26.3169 545.697 817.627 1482.78 1482.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1560 0.000512 2048 420 5400 32760 3.47466 120.053 120.899 244.47 244.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1300 0.000512 1024 330 600 29120 2.3104 1.62506 31.5357 51.5892 87.1634 87.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 780 6.4e-05 1024 130 3216 250880 26.2181 13.4305 374.682 415.152 829.647 829.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 590 3.2e-05 1024 130 720 358400 92.8288 26.3162 552.959 817.62 1489.97 1490.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1560 0.000512 2048 420 5376 32760 3.46931 118.979 120.985 243.476 243.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1300 0.000512 1024 330 624 29120 2.3041 1.62589 32.1885 51.5927 87.8099 87.9002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 780 6.4e-05 1024 130 3200 251904 26.2941 14.2479 424.956 418.12 883.783 883.912
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 590 3.2e-05 1024 130 704 393216 89.3978 26.8247 575.98 835.772 1528.22 1528.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1560 0.000512 2048 420 5376 33024 3.48624 137.456 122.915 263.899 263.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1300 0.000512 1024 330 608 31232 2.30803 1.66982 31.9818 52.5332 88.5893 88.6805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 780 6.4e-05 1024 130 3200 245760 26.2142 13.3429 633.438 413.172 1086.34 1086.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 3.2e-05 1024 130 704 368640 91.4371 26.4431 721.743 825.413 1665.29 1665.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1560 0.000512 2048 420 5376 32640 3.47632 206.487 120.518 330.525 330.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1300 0.000512 1024 330 608 30720 2.29942 1.66502 43.9984 52.3285 100.393 100.491
