##Source File: /nfs/site/disks/ncsg_00170/users/jkerth/hqm-srvrgen4/integration/collage/csv/hqm/hqm_adhoc_mem_fet.txt
C i_hqm_sip/par_mem_pgcb_fet_en_b                                             i_hqm_list_sel_mem/sr_aqed_pwr_enable_b_in
C i_hqm_list_sel_mem/sr_aqed_pwr_enable_b_out                                 i_hqm_list_sel_mem/sr_aqed_freelist_pwr_enable_b_in
C i_hqm_list_sel_mem/sr_aqed_freelist_pwr_enable_b_out                        i_hqm_list_sel_mem/sr_aqed_ll_qe_hpnxt_pwr_enable_b_in
C i_hqm_list_sel_mem/sr_aqed_ll_qe_hpnxt_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_aqed_fid_cnt_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fid_cnt_pwr_enable_b_out                         i_hqm_list_sel_mem/rf_aqed_fifo_ap_aqed_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_ap_aqed_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_aqed_ap_enq_pwr_enable_b_out                i_hqm_list_sel_mem/rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_aqed_chp_sch_pwr_enable_b_out               i_hqm_list_sel_mem/rf_aqed_fifo_freelist_return_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_freelist_return_pwr_enable_b_out            i_hqm_list_sel_mem/rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_lsp_aqed_cmp_pwr_enable_b_out               i_hqm_list_sel_mem/rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_qed_aqed_enq_pwr_enable_b_out               i_hqm_list_sel_mem/rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_fifo_qed_aqed_enq_fid_pwr_enable_b_out           i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri0_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri1_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri2_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_cnt_pri3_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri0_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri1_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri2_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_hp_pri3_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri0_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri1_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri2_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_ll_qe_tp_pri3_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_lsp_deq_fifo_mem_pwr_enable_b_out                i_hqm_list_sel_mem/rf_aqed_qid2cqidix_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_qid2cqidix_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_aqed_qid_cnt_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_qid_cnt_pwr_enable_b_out                         i_hqm_list_sel_mem/rf_aqed_qid_fid_limit_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_aqed_qid_fid_limit_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_atm_cmp_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_atm_cmp_fifo_mem_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_atm_fifo_ap_aqed_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_atm_fifo_ap_aqed_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_atm_fifo_aqed_ap_enq_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_atm_fifo_aqed_ap_enq_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_atm_qid_dpth_thrsh_mem_pwr_enable_b_out           i_hqm_list_sel_mem/rf_cfg_cq2priov_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2priov_mem_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_cfg_cq2priov_odd_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2priov_odd_mem_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_cfg_cq2qid_0_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2qid_0_mem_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2qid_0_odd_mem_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_cfg_cq2qid_1_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2qid_1_mem_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq2qid_1_odd_mem_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq_ldb_inflight_limit_mem_pwr_enable_b_out        i_hqm_list_sel_mem/rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq_ldb_inflight_threshold_mem_pwr_enable_b_out    i_hqm_list_sel_mem/rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq_ldb_token_depth_select_mem_pwr_enable_b_out    i_hqm_list_sel_mem/rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_cq_ldb_wu_limit_mem_pwr_enable_b_out              i_hqm_list_sel_mem/rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_dir_qid_dpth_thrsh_mem_pwr_enable_b_out           i_hqm_list_sel_mem/rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_nalb_qid_dpth_thrsh_mem_pwr_enable_b_out          i_hqm_list_sel_mem/rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_qid_aqed_active_limit_mem_pwr_enable_b_out        i_hqm_list_sel_mem/rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_qid_ldb_inflight_limit_mem_pwr_enable_b_out       i_hqm_list_sel_mem/rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_qid_ldb_qid2cqidix2_mem_pwr_enable_b_out          i_hqm_list_sel_mem/rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cfg_qid_ldb_qid2cqidix_mem_pwr_enable_b_out           i_hqm_list_sel_mem/rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_chp_lsp_cmp_rx_sync_fifo_mem_pwr_enable_b_out         i_hqm_list_sel_mem/rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_chp_lsp_token_rx_sync_fifo_mem_pwr_enable_b_out       i_hqm_list_sel_mem/rf_cq_atm_pri_arbindex_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_atm_pri_arbindex_mem_pwr_enable_b_out              i_hqm_list_sel_mem/rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_dir_tot_sch_cnt_mem_pwr_enable_b_out               i_hqm_list_sel_mem/rf_cq_ldb_inflight_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_ldb_inflight_count_mem_pwr_enable_b_out            i_hqm_list_sel_mem/rf_cq_ldb_token_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_ldb_token_count_mem_pwr_enable_b_out               i_hqm_list_sel_mem/rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_ldb_tot_sch_cnt_mem_pwr_enable_b_out               i_hqm_list_sel_mem/rf_cq_ldb_wu_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_ldb_wu_count_mem_pwr_enable_b_out                  i_hqm_list_sel_mem/rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_cq_nalb_pri_arbindex_mem_pwr_enable_b_out             i_hqm_list_sel_mem/rf_dir_enq_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_dir_enq_cnt_mem_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_dir_tok_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_dir_tok_cnt_mem_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_dir_tok_lim_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_dir_tok_lim_mem_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_dp_lsp_enq_dir_rx_sync_fifo_mem_pwr_enable_b_out      i_hqm_list_sel_mem/rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_dp_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out   i_hqm_list_sel_mem/rf_enq_nalb_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_enq_nalb_fifo_mem_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_fid2cqqidix_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_fid2cqqidix_pwr_enable_b_out                          i_hqm_list_sel_mem/rf_ldb_token_rtn_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ldb_token_rtn_fifo_mem_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup0_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup1_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup2_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin0_dup3_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup0_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup1_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup2_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin1_dup3_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup0_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup1_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup2_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin2_dup3_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup0_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup1_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup2_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_r_bin3_dup3_pwr_enable_b_out               i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin0_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin1_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin2_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_enq_cnt_s_bin3_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin0_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin1_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin2_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hp_bin3_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin0_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin1_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin2_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_hpnxt_bin3_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin0_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin1_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin2_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rdylst_tp_bin3_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_rlst_cnt_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_rlst_cnt_pwr_enable_b_out                          i_hqm_list_sel_mem/rf_ll_sch_cnt_dup0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_sch_cnt_dup0_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_ll_sch_cnt_dup1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_sch_cnt_dup1_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_ll_sch_cnt_dup2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_sch_cnt_dup2_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_ll_sch_cnt_dup3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_sch_cnt_dup3_pwr_enable_b_out                      i_hqm_list_sel_mem/rf_ll_schlst_hp_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hp_bin0_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_hp_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hp_bin1_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_hp_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hp_bin2_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_hp_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hp_bin3_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin0_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin1_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin2_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_hpnxt_bin3_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_tp_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tp_bin0_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_tp_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tp_bin1_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_tp_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tp_bin2_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_tp_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tp_bin3_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin0_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin0_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin1_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin1_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin2_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin2_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin3_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_schlst_tpprv_bin3_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_ll_slst_cnt_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_ll_slst_cnt_pwr_enable_b_out                          i_hqm_list_sel_mem/rf_nalb_cmp_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_nalb_cmp_fifo_mem_pwr_enable_b_out                    i_hqm_list_sel_mem/rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_nalb_lsp_enq_lb_rx_sync_fifo_mem_pwr_enable_b_out     i_hqm_list_sel_mem/rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_nalb_lsp_enq_rorply_rx_sync_fifo_mem_pwr_enable_b_out i_hqm_list_sel_mem/rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_nalb_sel_nalb_fifo_mem_pwr_enable_b_out               i_hqm_list_sel_mem/rf_qed_lsp_deq_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qed_lsp_deq_fifo_mem_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_qid_aqed_active_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_aqed_active_count_mem_pwr_enable_b_out            i_hqm_list_sel_mem/rf_qid_atm_active_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_atm_active_mem_pwr_enable_b_out                   i_hqm_list_sel_mem/rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_atm_tot_enq_cnt_mem_pwr_enable_b_out              i_hqm_list_sel_mem/rf_qid_atq_enqueue_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_atq_enqueue_count_mem_pwr_enable_b_out            i_hqm_list_sel_mem/rf_qid_dir_max_depth_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_dir_max_depth_mem_pwr_enable_b_out                i_hqm_list_sel_mem/rf_qid_dir_replay_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_dir_replay_count_mem_pwr_enable_b_out             i_hqm_list_sel_mem/rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_dir_tot_enq_cnt_mem_pwr_enable_b_out              i_hqm_list_sel_mem/rf_qid_ldb_enqueue_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_ldb_enqueue_count_mem_pwr_enable_b_out            i_hqm_list_sel_mem/rf_qid_ldb_inflight_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_ldb_inflight_count_mem_pwr_enable_b_out           i_hqm_list_sel_mem/rf_qid_ldb_replay_count_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_ldb_replay_count_mem_pwr_enable_b_out             i_hqm_list_sel_mem/rf_qid_naldb_max_depth_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_naldb_max_depth_mem_pwr_enable_b_out              i_hqm_list_sel_mem/rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_naldb_tot_enq_cnt_mem_pwr_enable_b_out            i_hqm_list_sel_mem/rf_qid_rdylst_clamp_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_qid_rdylst_clamp_pwr_enable_b_out                     i_hqm_list_sel_mem/rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_rop_lsp_reordercmp_rx_sync_fifo_mem_pwr_enable_b_out  i_hqm_list_sel_mem/rf_rx_sync_qed_aqed_enq_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_rx_sync_qed_aqed_enq_pwr_enable_b_out                 i_hqm_list_sel_mem/rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_send_atm_to_cq_rx_sync_fifo_mem_pwr_enable_b_out      i_hqm_list_sel_mem/rf_uno_atm_cmp_fifo_mem_pwr_enable_b_in
C i_hqm_list_sel_mem/rf_uno_atm_cmp_fifo_mem_pwr_enable_b_out                 i_hqm_qed_mem/sr_dir_nxthp_pwr_enable_b_in
C i_hqm_qed_mem/sr_dir_nxthp_pwr_enable_b_out                                 i_hqm_qed_mem/sr_nalb_nxthp_pwr_enable_b_in
C i_hqm_qed_mem/sr_nalb_nxthp_pwr_enable_b_out                                i_hqm_qed_mem/sr_qed_0_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_0_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_1_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_1_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_2_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_2_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_3_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_3_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_4_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_4_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_5_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_5_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_6_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_6_pwr_enable_b_out                                     i_hqm_qed_mem/sr_qed_7_pwr_enable_b_in
C i_hqm_qed_mem/sr_qed_7_pwr_enable_b_out                                     i_hqm_qed_mem/rf_atq_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_atq_cnt_pwr_enable_b_out                                   i_hqm_qed_mem/rf_atq_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_atq_hp_pwr_enable_b_out                                    i_hqm_qed_mem/rf_atq_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_atq_tp_pwr_enable_b_out                                    i_hqm_qed_mem/rf_dir_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_cnt_pwr_enable_b_out                                   i_hqm_qed_mem/rf_dir_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_hp_pwr_enable_b_out                                    i_hqm_qed_mem/rf_dir_replay_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_replay_cnt_pwr_enable_b_out                            i_hqm_qed_mem/rf_dir_replay_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_replay_hp_pwr_enable_b_out                             i_hqm_qed_mem/rf_dir_replay_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_replay_tp_pwr_enable_b_out                             i_hqm_qed_mem/rf_dir_rofrag_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_rofrag_cnt_pwr_enable_b_out                            i_hqm_qed_mem/rf_dir_rofrag_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_rofrag_hp_pwr_enable_b_out                             i_hqm_qed_mem/rf_dir_rofrag_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_rofrag_tp_pwr_enable_b_out                             i_hqm_qed_mem/rf_dir_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_dir_tp_pwr_enable_b_out                                    i_hqm_qed_mem/rf_dp_dqed_pwr_enable_b_in
C i_hqm_qed_mem/rf_dp_dqed_pwr_enable_b_out                                   i_hqm_qed_mem/rf_dp_lsp_enq_dir_pwr_enable_b_in
C i_hqm_qed_mem/rf_dp_lsp_enq_dir_pwr_enable_b_out                            i_hqm_qed_mem/rf_dp_lsp_enq_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_dp_lsp_enq_rorply_pwr_enable_b_out                         i_hqm_qed_mem/rf_lsp_dp_sch_dir_pwr_enable_b_in
C i_hqm_qed_mem/rf_lsp_dp_sch_dir_pwr_enable_b_out                            i_hqm_qed_mem/rf_lsp_dp_sch_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_lsp_dp_sch_rorply_pwr_enable_b_out                         i_hqm_qed_mem/rf_lsp_nalb_sch_atq_pwr_enable_b_in
C i_hqm_qed_mem/rf_lsp_nalb_sch_atq_pwr_enable_b_out                          i_hqm_qed_mem/rf_lsp_nalb_sch_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_lsp_nalb_sch_rorply_pwr_enable_b_out                       i_hqm_qed_mem/rf_lsp_nalb_sch_unoord_pwr_enable_b_in
C i_hqm_qed_mem/rf_lsp_nalb_sch_unoord_pwr_enable_b_out                       i_hqm_qed_mem/rf_nalb_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_cnt_pwr_enable_b_out                                  i_hqm_qed_mem/rf_nalb_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_hp_pwr_enable_b_out                                   i_hqm_qed_mem/rf_nalb_lsp_enq_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_lsp_enq_rorply_pwr_enable_b_out                       i_hqm_qed_mem/rf_nalb_lsp_enq_unoord_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_lsp_enq_unoord_pwr_enable_b_out                       i_hqm_qed_mem/rf_nalb_qed_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_qed_pwr_enable_b_out                                  i_hqm_qed_mem/rf_nalb_replay_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_replay_cnt_pwr_enable_b_out                           i_hqm_qed_mem/rf_nalb_replay_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_replay_hp_pwr_enable_b_out                            i_hqm_qed_mem/rf_nalb_replay_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_replay_tp_pwr_enable_b_out                            i_hqm_qed_mem/rf_nalb_rofrag_cnt_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_rofrag_cnt_pwr_enable_b_out                           i_hqm_qed_mem/rf_nalb_rofrag_hp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_rofrag_hp_pwr_enable_b_out                            i_hqm_qed_mem/rf_nalb_rofrag_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_rofrag_tp_pwr_enable_b_out                            i_hqm_qed_mem/rf_nalb_tp_pwr_enable_b_in
C i_hqm_qed_mem/rf_nalb_tp_pwr_enable_b_out                                   i_hqm_qed_mem/rf_qed_chp_sch_data_pwr_enable_b_in
C i_hqm_qed_mem/rf_qed_chp_sch_data_pwr_enable_b_out                          i_hqm_qed_mem/rf_rop_dp_enq_dir_pwr_enable_b_in
C i_hqm_qed_mem/rf_rop_dp_enq_dir_pwr_enable_b_out                            i_hqm_qed_mem/rf_rop_dp_enq_ro_pwr_enable_b_in
C i_hqm_qed_mem/rf_rop_dp_enq_ro_pwr_enable_b_out                             i_hqm_qed_mem/rf_rop_nalb_enq_ro_pwr_enable_b_in
C i_hqm_qed_mem/rf_rop_nalb_enq_ro_pwr_enable_b_out                           i_hqm_qed_mem/rf_rop_nalb_enq_unoord_pwr_enable_b_in
C i_hqm_qed_mem/rf_rop_nalb_enq_unoord_pwr_enable_b_out                       i_hqm_qed_mem/rf_rx_sync_dp_dqed_data_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_dp_dqed_data_pwr_enable_b_out                      i_hqm_qed_mem/rf_rx_sync_lsp_dp_sch_dir_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_lsp_dp_sch_dir_pwr_enable_b_out                    i_hqm_qed_mem/rf_rx_sync_lsp_dp_sch_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_lsp_dp_sch_rorply_pwr_enable_b_out                 i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_atq_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_atq_pwr_enable_b_out                  i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_rorply_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_rorply_pwr_enable_b_out               i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_unoord_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_lsp_nalb_sch_unoord_pwr_enable_b_out               i_hqm_qed_mem/rf_rx_sync_nalb_qed_data_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_nalb_qed_data_pwr_enable_b_out                     i_hqm_qed_mem/rf_rx_sync_rop_dp_enq_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_rop_dp_enq_pwr_enable_b_out                        i_hqm_qed_mem/rf_rx_sync_rop_nalb_enq_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_rop_nalb_enq_pwr_enable_b_out                      i_hqm_qed_mem/rf_rx_sync_rop_qed_dqed_enq_pwr_enable_b_in
C i_hqm_qed_mem/rf_rx_sync_rop_qed_dqed_enq_pwr_enable_b_out                  i_hqm_system_mem/sr_freelist_0_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_0_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_1_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_1_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_2_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_2_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_3_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_3_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_4_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_4_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_5_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_5_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_6_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_6_pwr_enable_b_out                             i_hqm_system_mem/sr_freelist_7_pwr_enable_b_in
C i_hqm_system_mem/sr_freelist_7_pwr_enable_b_out                             i_hqm_system_mem/sr_hist_list_pwr_enable_b_in
C i_hqm_system_mem/sr_hist_list_pwr_enable_b_out                              i_hqm_system_mem/sr_hist_list_a_pwr_enable_b_in
C i_hqm_system_mem/sr_hist_list_a_pwr_enable_b_out                            i_hqm_system_mem/sr_rob_mem_pwr_enable_b_in
C i_hqm_system_mem/sr_rob_mem_pwr_enable_b_out                                i_hqm_system_mem/rf_alarm_vf_synd0_pwr_enable_b_in
C i_hqm_system_mem/rf_alarm_vf_synd0_pwr_enable_b_out                         i_hqm_system_mem/rf_alarm_vf_synd1_pwr_enable_b_in
C i_hqm_system_mem/rf_alarm_vf_synd1_pwr_enable_b_out                         i_hqm_system_mem/rf_alarm_vf_synd2_pwr_enable_b_in
C i_hqm_system_mem/rf_alarm_vf_synd2_pwr_enable_b_out                         i_hqm_system_mem/rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_aqed_chp_sch_rx_sync_mem_pwr_enable_b_out               i_hqm_system_mem/rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_chp_chp_rop_hcw_fifo_mem_pwr_enable_b_out               i_hqm_system_mem/rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_chp_lsp_ap_cmp_fifo_mem_pwr_enable_b_out                i_hqm_system_mem/rf_chp_lsp_tok_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_chp_lsp_tok_fifo_mem_pwr_enable_b_out                   i_hqm_system_mem/rf_chp_sys_tx_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_chp_sys_tx_fifo_mem_pwr_enable_b_out                    i_hqm_system_mem/rf_cmp_id_chk_enbl_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_cmp_id_chk_enbl_mem_pwr_enable_b_out                    i_hqm_system_mem/rf_count_rmw_pipe_dir_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_count_rmw_pipe_dir_mem_pwr_enable_b_out                 i_hqm_system_mem/rf_count_rmw_pipe_ldb_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_count_rmw_pipe_ldb_mem_pwr_enable_b_out                 i_hqm_system_mem/rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_count_rmw_pipe_wd_dir_mem_pwr_enable_b_out              i_hqm_system_mem/rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_count_rmw_pipe_wd_ldb_mem_pwr_enable_b_out              i_hqm_system_mem/rf_dir_cq_depth_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_cq_depth_pwr_enable_b_out                           i_hqm_system_mem/rf_dir_cq_intr_thresh_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_cq_intr_thresh_pwr_enable_b_out                     i_hqm_system_mem/rf_dir_cq_token_depth_select_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_cq_token_depth_select_pwr_enable_b_out              i_hqm_system_mem/rf_dir_cq_wptr_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_cq_wptr_pwr_enable_b_out                            i_hqm_system_mem/rf_dir_rply_req_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_rply_req_fifo_mem_pwr_enable_b_out                  i_hqm_system_mem/rf_dir_wb0_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_wb0_pwr_enable_b_out                                i_hqm_system_mem/rf_dir_wb1_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_wb1_pwr_enable_b_out                                i_hqm_system_mem/rf_dir_wb2_pwr_enable_b_in
C i_hqm_system_mem/rf_dir_wb2_pwr_enable_b_out                                i_hqm_system_mem/rf_hcw_enq_fifo_pwr_enable_b_in
C i_hqm_system_mem/rf_hcw_enq_fifo_pwr_enable_b_out                           i_hqm_system_mem/rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_hcw_enq_w_rx_sync_mem_pwr_enable_b_out                  i_hqm_system_mem/rf_hist_list_a_minmax_pwr_enable_b_in
C i_hqm_system_mem/rf_hist_list_a_minmax_pwr_enable_b_out                     i_hqm_system_mem/rf_hist_list_a_ptr_pwr_enable_b_in
C i_hqm_system_mem/rf_hist_list_a_ptr_pwr_enable_b_out                        i_hqm_system_mem/rf_hist_list_minmax_pwr_enable_b_in
C i_hqm_system_mem/rf_hist_list_minmax_pwr_enable_b_out                       i_hqm_system_mem/rf_hist_list_ptr_pwr_enable_b_in
C i_hqm_system_mem/rf_hist_list_ptr_pwr_enable_b_out                          i_hqm_system_mem/rf_ldb_cq_depth_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_cq_depth_pwr_enable_b_out                           i_hqm_system_mem/rf_ldb_cq_intr_thresh_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_cq_intr_thresh_pwr_enable_b_out                     i_hqm_system_mem/rf_ldb_cq_on_off_threshold_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_cq_on_off_threshold_pwr_enable_b_out                i_hqm_system_mem/rf_ldb_cq_token_depth_select_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_cq_token_depth_select_pwr_enable_b_out              i_hqm_system_mem/rf_ldb_cq_wptr_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_cq_wptr_pwr_enable_b_out                            i_hqm_system_mem/rf_ldb_rply_req_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_rply_req_fifo_mem_pwr_enable_b_out                  i_hqm_system_mem/rf_ldb_wb0_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_wb0_pwr_enable_b_out                                i_hqm_system_mem/rf_ldb_wb1_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_wb1_pwr_enable_b_out                                i_hqm_system_mem/rf_ldb_wb2_pwr_enable_b_in
C i_hqm_system_mem/rf_ldb_wb2_pwr_enable_b_out                                i_hqm_system_mem/rf_lsp_reordercmp_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_lsp_reordercmp_fifo_mem_pwr_enable_b_out                i_hqm_system_mem/rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq2vf_pf_ro_pwr_enable_b_out                    i_hqm_system_mem/rf_lut_dir_cq_addr_l_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_addr_l_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_dir_cq_addr_u_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_addr_u_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_dir_cq_ai_addr_l_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_ai_addr_l_pwr_enable_b_out                   i_hqm_system_mem/rf_lut_dir_cq_ai_addr_u_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_ai_addr_u_pwr_enable_b_out                   i_hqm_system_mem/rf_lut_dir_cq_ai_data_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_ai_data_pwr_enable_b_out                     i_hqm_system_mem/rf_lut_dir_cq_isr_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_isr_pwr_enable_b_out                         i_hqm_system_mem/rf_lut_dir_cq_pasid_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_cq_pasid_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_dir_pp2vas_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_pp2vas_pwr_enable_b_out                         i_hqm_system_mem/rf_lut_dir_pp_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_pp_v_pwr_enable_b_out                           i_hqm_system_mem/rf_lut_dir_vasqid_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_dir_vasqid_v_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq2vf_pf_ro_pwr_enable_b_out                    i_hqm_system_mem/rf_lut_ldb_cq_addr_l_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_addr_l_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_ldb_cq_addr_u_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_addr_u_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_ai_addr_l_pwr_enable_b_out                   i_hqm_system_mem/rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_ai_addr_u_pwr_enable_b_out                   i_hqm_system_mem/rf_lut_ldb_cq_ai_data_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_ai_data_pwr_enable_b_out                     i_hqm_system_mem/rf_lut_ldb_cq_isr_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_isr_pwr_enable_b_out                         i_hqm_system_mem/rf_lut_ldb_cq_pasid_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_cq_pasid_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_ldb_pp2vas_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_pp2vas_pwr_enable_b_out                         i_hqm_system_mem/rf_lut_ldb_qid2vqid_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_qid2vqid_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_ldb_vasqid_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_ldb_vasqid_v_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_vf_dir_vpp2pp_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_dir_vpp2pp_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_vf_dir_vpp_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_dir_vpp_v_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_vf_dir_vqid2qid_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_dir_vqid2qid_pwr_enable_b_out                    i_hqm_system_mem/rf_lut_vf_dir_vqid_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_dir_vqid_v_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_vf_ldb_vpp2pp_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_ldb_vpp2pp_pwr_enable_b_out                      i_hqm_system_mem/rf_lut_vf_ldb_vpp_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_ldb_vpp_v_pwr_enable_b_out                       i_hqm_system_mem/rf_lut_vf_ldb_vqid2qid_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_ldb_vqid2qid_pwr_enable_b_out                    i_hqm_system_mem/rf_lut_vf_ldb_vqid_v_pwr_enable_b_in
C i_hqm_system_mem/rf_lut_vf_ldb_vqid_v_pwr_enable_b_out                      i_hqm_system_mem/rf_msix_tbl_word0_pwr_enable_b_in
C i_hqm_system_mem/rf_msix_tbl_word0_pwr_enable_b_out                         i_hqm_system_mem/rf_msix_tbl_word1_pwr_enable_b_in
C i_hqm_system_mem/rf_msix_tbl_word1_pwr_enable_b_out                         i_hqm_system_mem/rf_msix_tbl_word2_pwr_enable_b_in
C i_hqm_system_mem/rf_msix_tbl_word2_pwr_enable_b_out                         i_hqm_system_mem/rf_ord_qid_sn_pwr_enable_b_in
C i_hqm_system_mem/rf_ord_qid_sn_pwr_enable_b_out                             i_hqm_system_mem/rf_ord_qid_sn_map_pwr_enable_b_in
C i_hqm_system_mem/rf_ord_qid_sn_map_pwr_enable_b_out                         i_hqm_system_mem/rf_outbound_hcw_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_outbound_hcw_fifo_mem_pwr_enable_b_out                  i_hqm_system_mem/rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_qed_chp_sch_flid_ret_rx_sync_mem_pwr_enable_b_out       i_hqm_system_mem/rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_qed_chp_sch_rx_sync_mem_pwr_enable_b_out                i_hqm_system_mem/rf_qed_to_cq_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_qed_to_cq_fifo_mem_pwr_enable_b_out                     i_hqm_system_mem/rf_reord_cnt_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_cnt_mem_pwr_enable_b_out                          i_hqm_system_mem/rf_reord_dirhp_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_dirhp_mem_pwr_enable_b_out                        i_hqm_system_mem/rf_reord_dirtp_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_dirtp_mem_pwr_enable_b_out                        i_hqm_system_mem/rf_reord_lbhp_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_lbhp_mem_pwr_enable_b_out                         i_hqm_system_mem/rf_reord_lbtp_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_lbtp_mem_pwr_enable_b_out                         i_hqm_system_mem/rf_reord_st_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_reord_st_mem_pwr_enable_b_out                           i_hqm_system_mem/rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_rop_chp_rop_hcw_fifo_mem_pwr_enable_b_out               i_hqm_system_mem/rf_sch_out_fifo_pwr_enable_b_in
C i_hqm_system_mem/rf_sch_out_fifo_pwr_enable_b_out                           i_hqm_system_mem/rf_sn0_order_shft_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_sn0_order_shft_mem_pwr_enable_b_out                     i_hqm_system_mem/rf_sn1_order_shft_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_sn1_order_shft_mem_pwr_enable_b_out                     i_hqm_system_mem/rf_sn_complete_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_sn_complete_fifo_mem_pwr_enable_b_out                   i_hqm_system_mem/rf_sn_ordered_fifo_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_sn_ordered_fifo_mem_pwr_enable_b_out                    i_hqm_system_mem/rf_threshold_r_pipe_dir_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_threshold_r_pipe_dir_mem_pwr_enable_b_out               i_hqm_system_mem/rf_threshold_r_pipe_ldb_mem_pwr_enable_b_in
C i_hqm_system_mem/rf_threshold_r_pipe_ldb_mem_pwr_enable_b_out               i_hqm_sip/par_mem_pgcb_fet_en_ack_b
