#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x14c9b10 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x14c9ca0 .scope module, "tb" "tb" 3 54;
 .timescale -12 -12;
L_0x14c18f0 .functor NOT 1, L_0x14fa580, C4<0>, C4<0>, C4<0>;
L_0x14fa310 .functor XOR 1, L_0x14fa1b0, L_0x14fa270, C4<0>, C4<0>;
L_0x14fa470 .functor XOR 1, L_0x14fa310, L_0x14fa3d0, C4<0>, C4<0>;
v0x14f7840_0 .net *"_ivl_10", 0 0, L_0x14fa3d0;  1 drivers
v0x14f7940_0 .net *"_ivl_12", 0 0, L_0x14fa470;  1 drivers
v0x14f7a20_0 .net *"_ivl_2", 0 0, L_0x14fa110;  1 drivers
v0x14f7ae0_0 .net *"_ivl_4", 0 0, L_0x14fa1b0;  1 drivers
v0x14f7bc0_0 .net *"_ivl_6", 0 0, L_0x14fa270;  1 drivers
v0x14f7cf0_0 .net *"_ivl_8", 0 0, L_0x14fa310;  1 drivers
v0x14f7dd0_0 .net "a", 0 0, v0x14f5cd0_0;  1 drivers
v0x14f7e70_0 .net "b", 0 0, v0x14f5d70_0;  1 drivers
v0x14f7f10_0 .net "c", 0 0, v0x14f5e10_0;  1 drivers
v0x14f7fb0_0 .var "clk", 0 0;
v0x14f8050_0 .net "d", 0 0, v0x14f5f80_0;  1 drivers
v0x14f80f0_0 .net "out_dut", 0 0, L_0x14f9fb0;  1 drivers
v0x14f8190_0 .net "out_ref", 0 0, L_0x14f9160;  1 drivers
v0x14f8230_0 .var/2u "stats1", 159 0;
v0x14f82d0_0 .var/2u "strobe", 0 0;
v0x14f8370_0 .net "tb_match", 0 0, L_0x14fa580;  1 drivers
v0x14f8430_0 .net "tb_mismatch", 0 0, L_0x14c18f0;  1 drivers
v0x14f8600_0 .net "wavedrom_enable", 0 0, v0x14f6070_0;  1 drivers
v0x14f86a0_0 .net "wavedrom_title", 511 0, v0x14f6110_0;  1 drivers
L_0x14fa110 .concat [ 1 0 0 0], L_0x14f9160;
L_0x14fa1b0 .concat [ 1 0 0 0], L_0x14f9160;
L_0x14fa270 .concat [ 1 0 0 0], L_0x14f9fb0;
L_0x14fa3d0 .concat [ 1 0 0 0], L_0x14f9160;
L_0x14fa580 .cmp/eeq 1, L_0x14fa110, L_0x14fa470;
S_0x14c9e30 .scope module, "good1" "reference_module" 3 99, 3 4 0, S_0x14c9ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14ca5b0 .functor NOT 1, v0x14f5e10_0, C4<0>, C4<0>, C4<0>;
L_0x14c21b0 .functor NOT 1, v0x14f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x14f88b0 .functor AND 1, L_0x14ca5b0, L_0x14c21b0, C4<1>, C4<1>;
L_0x14f8950 .functor NOT 1, v0x14f5f80_0, C4<0>, C4<0>, C4<0>;
L_0x14f8a80 .functor NOT 1, v0x14f5cd0_0, C4<0>, C4<0>, C4<0>;
L_0x14f8b80 .functor AND 1, L_0x14f8950, L_0x14f8a80, C4<1>, C4<1>;
L_0x14f8c60 .functor OR 1, L_0x14f88b0, L_0x14f8b80, C4<0>, C4<0>;
L_0x14f8d20 .functor AND 1, v0x14f5cd0_0, v0x14f5e10_0, C4<1>, C4<1>;
L_0x14f8de0 .functor AND 1, L_0x14f8d20, v0x14f5f80_0, C4<1>, C4<1>;
L_0x14f8ea0 .functor OR 1, L_0x14f8c60, L_0x14f8de0, C4<0>, C4<0>;
L_0x14f9010 .functor AND 1, v0x14f5d70_0, v0x14f5e10_0, C4<1>, C4<1>;
L_0x14f9080 .functor AND 1, L_0x14f9010, v0x14f5f80_0, C4<1>, C4<1>;
L_0x14f9160 .functor OR 1, L_0x14f8ea0, L_0x14f9080, C4<0>, C4<0>;
v0x14c1b60_0 .net *"_ivl_0", 0 0, L_0x14ca5b0;  1 drivers
v0x14c1c00_0 .net *"_ivl_10", 0 0, L_0x14f8b80;  1 drivers
v0x14f44c0_0 .net *"_ivl_12", 0 0, L_0x14f8c60;  1 drivers
v0x14f4580_0 .net *"_ivl_14", 0 0, L_0x14f8d20;  1 drivers
v0x14f4660_0 .net *"_ivl_16", 0 0, L_0x14f8de0;  1 drivers
v0x14f4790_0 .net *"_ivl_18", 0 0, L_0x14f8ea0;  1 drivers
v0x14f4870_0 .net *"_ivl_2", 0 0, L_0x14c21b0;  1 drivers
v0x14f4950_0 .net *"_ivl_20", 0 0, L_0x14f9010;  1 drivers
v0x14f4a30_0 .net *"_ivl_22", 0 0, L_0x14f9080;  1 drivers
v0x14f4b10_0 .net *"_ivl_4", 0 0, L_0x14f88b0;  1 drivers
v0x14f4bf0_0 .net *"_ivl_6", 0 0, L_0x14f8950;  1 drivers
v0x14f4cd0_0 .net *"_ivl_8", 0 0, L_0x14f8a80;  1 drivers
v0x14f4db0_0 .net "a", 0 0, v0x14f5cd0_0;  alias, 1 drivers
v0x14f4e70_0 .net "b", 0 0, v0x14f5d70_0;  alias, 1 drivers
v0x14f4f30_0 .net "c", 0 0, v0x14f5e10_0;  alias, 1 drivers
v0x14f4ff0_0 .net "d", 0 0, v0x14f5f80_0;  alias, 1 drivers
v0x14f50b0_0 .net "out", 0 0, L_0x14f9160;  alias, 1 drivers
S_0x14f5210 .scope module, "stim1" "stimulus_gen" 3 92, 3 17 0, S_0x14c9ca0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x14f5cd0_0 .var "a", 0 0;
v0x14f5d70_0 .var "b", 0 0;
v0x14f5e10_0 .var "c", 0 0;
v0x14f5ee0_0 .net "clk", 0 0, v0x14f7fb0_0;  1 drivers
v0x14f5f80_0 .var "d", 0 0;
v0x14f6070_0 .var "wavedrom_enable", 0 0;
v0x14f6110_0 .var "wavedrom_title", 511 0;
S_0x14f54b0 .scope begin, "$unm_blk_1" "$unm_blk_1" 3 38, 3 38 0, S_0x14f5210;
 .timescale -12 -12;
v0x14f5710_0 .var/2s "count", 31 0;
E_0x14c4a60/0 .event negedge, v0x14f5ee0_0;
E_0x14c4a60/1 .event posedge, v0x14f5ee0_0;
E_0x14c4a60 .event/or E_0x14c4a60/0, E_0x14c4a60/1;
E_0x14c4cb0 .event negedge, v0x14f5ee0_0;
E_0x14af9f0 .event posedge, v0x14f5ee0_0;
S_0x14f5810 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x14f5210;
 .timescale -12 -12;
v0x14f5a10_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x14f5af0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x14f5210;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x14f6270 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x14c9ca0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out";
L_0x14f92c0 .functor NOT 1, v0x14f5e10_0, C4<0>, C4<0>, C4<0>;
L_0x14f9330 .functor NOT 1, v0x14f5f80_0, C4<0>, C4<0>, C4<0>;
L_0x14f93c0 .functor AND 1, L_0x14f92c0, L_0x14f9330, C4<1>, C4<1>;
L_0x14f94d0 .functor NOT 1, v0x14f5cd0_0, C4<0>, C4<0>, C4<0>;
L_0x14f9570 .functor NOT 1, v0x14f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x14f95e0 .functor AND 1, L_0x14f94d0, L_0x14f9570, C4<1>, C4<1>;
L_0x14f9730 .functor OR 1, L_0x14f93c0, L_0x14f95e0, C4<0>, C4<0>;
L_0x14f9840 .functor AND 1, v0x14f5d70_0, v0x14f5f80_0, C4<1>, C4<1>;
L_0x14f9a10 .functor OR 1, L_0x14f9730, L_0x14f9840, C4<0>, C4<0>;
L_0x14f9b20 .functor NOT 1, v0x14f5d70_0, C4<0>, C4<0>, C4<0>;
L_0x14f9d00 .functor AND 1, v0x14f5cd0_0, L_0x14f9b20, C4<1>, C4<1>;
L_0x14f9d70 .functor AND 1, L_0x14f9d00, v0x14f5e10_0, C4<1>, C4<1>;
L_0x14f9fb0 .functor OR 1, L_0x14f9a10, L_0x14f9d70, C4<0>, C4<0>;
v0x14f6560_0 .net *"_ivl_0", 0 0, L_0x14f92c0;  1 drivers
v0x14f6640_0 .net *"_ivl_10", 0 0, L_0x14f95e0;  1 drivers
v0x14f6720_0 .net *"_ivl_12", 0 0, L_0x14f9730;  1 drivers
v0x14f6810_0 .net *"_ivl_14", 0 0, L_0x14f9840;  1 drivers
v0x14f68f0_0 .net *"_ivl_16", 0 0, L_0x14f9a10;  1 drivers
v0x14f6a20_0 .net *"_ivl_18", 0 0, L_0x14f9b20;  1 drivers
v0x14f6b00_0 .net *"_ivl_2", 0 0, L_0x14f9330;  1 drivers
v0x14f6be0_0 .net *"_ivl_20", 0 0, L_0x14f9d00;  1 drivers
v0x14f6cc0_0 .net *"_ivl_22", 0 0, L_0x14f9d70;  1 drivers
v0x14f6da0_0 .net *"_ivl_4", 0 0, L_0x14f93c0;  1 drivers
v0x14f6e80_0 .net *"_ivl_6", 0 0, L_0x14f94d0;  1 drivers
v0x14f6f60_0 .net *"_ivl_8", 0 0, L_0x14f9570;  1 drivers
v0x14f7040_0 .net "a", 0 0, v0x14f5cd0_0;  alias, 1 drivers
v0x14f70e0_0 .net "b", 0 0, v0x14f5d70_0;  alias, 1 drivers
v0x14f71d0_0 .net "c", 0 0, v0x14f5e10_0;  alias, 1 drivers
v0x14f72c0_0 .net "d", 0 0, v0x14f5f80_0;  alias, 1 drivers
v0x14f73b0_0 .net "out", 0 0, L_0x14f9fb0;  alias, 1 drivers
S_0x14f7620 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 115, 3 115 0, S_0x14c9ca0;
 .timescale -12 -12;
E_0x14c4800 .event anyedge, v0x14f82d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x14f82d0_0;
    %nor/r;
    %assign/vec4 v0x14f82d0_0, 0;
    %wait E_0x14c4800;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x14f5210;
T_3 ;
    %fork t_1, S_0x14f54b0;
    %jmp t_0;
    .scope S_0x14f54b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14f5710_0, 0, 32;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x14f5f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5d70_0, 0;
    %assign/vec4 v0x14f5cd0_0, 0;
    %pushi/vec4 16, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14af9f0;
    %load/vec4 v0x14f5710_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x14f5710_0, 0, 32;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x14f5f80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5e10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5d70_0, 0;
    %assign/vec4 v0x14f5cd0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x14c4cb0;
    %fork TD_tb.stim1.wavedrom_stop, S_0x14f5af0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x14c4a60;
    %vpi_func 3 47 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x14f5cd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5d70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x14f5e10_0, 0;
    %assign/vec4 v0x14f5f80_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 49 "$finish" {0 0 0};
    %end;
    .scope S_0x14f5210;
t_0 %join;
    %end;
    .thread T_3;
    .scope S_0x14c9ca0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f7fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14f82d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x14c9ca0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x14f7fb0_0;
    %inv;
    %store/vec4 v0x14f7fb0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x14c9ca0;
T_6 ;
    %vpi_call/w 3 84 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 85 "$dumpvars", 32'sb00000000000000000000000000000001, v0x14f5ee0_0, v0x14f8430_0, v0x14f7dd0_0, v0x14f7e70_0, v0x14f7f10_0, v0x14f8050_0, v0x14f8190_0, v0x14f80f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x14c9ca0;
T_7 ;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 124 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 125 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 128 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 129 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x14c9ca0;
T_8 ;
    %wait E_0x14c4a60;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f8230_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f8230_0, 4, 32;
    %load/vec4 v0x14f8370_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 140 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f8230_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x14f8230_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f8230_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x14f8190_0;
    %load/vec4 v0x14f8190_0;
    %load/vec4 v0x14f80f0_0;
    %xor;
    %load/vec4 v0x14f8190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 144 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f8230_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x14f8230_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x14f8230_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/kmap2/kmap2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/human/kmap2/iter0/response28/top_module.sv";
