{"max_resources":[109572,219144,514,112],"name":"Kernel System","children":[{"name":"Board interface","type":"resource","data":[2160,1908,20,0],"details":[{"text":"Platform interface logic.","type":"text"}]},{"name":"Global interconnect","type":"resource","data":[3566,7148,0,0],"details":[{"text":"Global interconnect for 1 global load and 1 global store.","type":"text"},{"text":"See %L for more information","type":"text","links":[{"link":"https://www.altera.com/documentation/mwh1391807516407.html#hnj1476724450050","guide":"Best Practices Guide : Global Memory Interconnect"}]}]},{"name":"RELUActivation","total_kernel_resources":[3129,6211,29,2],"type":"function","total_percent":[5.52209,2.85566,2.83421,5.64202,1.78571],"children":[{"detail":[{"text":"Feedback + Cluster logic","type":"text"}],"name":"Data control overhead","type":"resource","data":[188,88,0,0]},{"name":"Function overhead","type":"resource","data":[1574,1505,0,0],"details":[{"text":"Kernel dispatch logic.","type":"text"}]},{"name":"No Source Line","children":[{"count":1,"name":"State","debug":[[{"filename":"","line":0}]],"type":"resource","data":[199,396,0,0]}],"type":"resource","data":[199,396,0,0]},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl","line":4}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl:4","children":[{"count":1,"name":"32-bit Integer Multiply","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[66,0,0,2]},{"count":1,"name":"Integer Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[35,1,0,0]}],"data":[101,1,0,2],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl","line":5}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl:5","children":[{"count":1,"name":"Floating-point Compare","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[192,15,0,0]},{"count":1,"name":"Load","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[470,2034,13,0]},{"count":1,"name":"Select","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[51,0,0,0]}],"data":[713,2049,13,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl","line":6}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl:6","children":[{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[177,1086,8,0]}],"data":[177,1086,8,0],"type":"resource"},{"replace_name":"true","debug":[[{"filename":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl","line":9}]],"name":"c:/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl:9","children":[{"count":1,"name":"Store","debug":[[{"filename":"c","line":"/Users/Hasindu/Documents/University/Innovate FPGA/Neural_Network/OpenCLNN/OpenCLNN/reluLayer.cl"}]],"type":"resource","data":[177,1086,8,0]}],"data":[177,1086,8,0],"type":"resource"}],"data":[3129,6211,29,2],"details":[{"text":"Number of compute units: 1","type":"text"}],"compute_units":1}],"data":[8855,15267,49,2],"total_percent":[14.4679,8.08144,6.96665,9.53307,1.78571],"total":[8855,15267,49,2],"debug_enabled":"true","columns":["","ALUTs","FFs","RAMs","DSPs","Details"],"type":"module"}