# BFLOAT16_FMA
An implementation of 
Brain_float16 format fused multiplier-adder in Verilog
