{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1679891132623 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1679891132624 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 12:25:32 2023 " "Processing started: Mon Mar 27 12:25:32 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1679891132624 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1679891132624 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga -c ov5640_vga " "Command: quartus_map --read_settings_files=on --write_settings_files=off ov5640_vga -c ov5640_vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1679891132624 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1679891133018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_data " "Found entity 1: ov5640_data" {  } { { "../rtl/ov5640/ov5640_ctrl/ov5640_data.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_data.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679891133078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679891133078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "REG_NUM reg_num ov5640_cfg.v(17) " "Verilog HDL Declaration information at ov5640_cfg.v(17): object \"REG_NUM\" differs only in case from object \"reg_num\" in the same scope" {  } { { "../rtl/ov5640/ov5640_ctrl/ov5640_cfg.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_cfg.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679891133082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_cfg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_cfg.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_cfg " "Found entity 1: ov5640_cfg" {  } { { "../rtl/ov5640/ov5640_ctrl/ov5640_cfg.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/ov5640_cfg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679891133083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679891133083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "wr_data WR_DATA i2c_ctrl.v(17) " "Verilog HDL Declaration information at i2c_ctrl.v(17): object \"wr_data\" differs only in case from object \"WR_DATA\" in the same scope" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679891133086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "rd_data RD_DATA i2c_ctrl.v(20) " "Verilog HDL Declaration information at i2c_ctrl.v(20): object \"rd_data\" differs only in case from object \"RD_DATA\" in the same scope" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1679891133086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_ctrl " "Found entity 1: i2c_ctrl" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679891133087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679891133087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/ov5640_vga/rtl/ov5640/ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/ov5640_vga/rtl/ov5640/ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_top " "Found entity 1: ov5640_top" {  } { { "../rtl/ov5640/ov5640_top.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679891133090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679891133090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/ov5640_vga/sim/tb_ov5640_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/ov5640_vga/sim/tb_ov5640_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_ov5640_top " "Found entity 1: tb_ov5640_top" {  } { { "../sim/tb_ov5640_top.v" "" { Text "F:/CODE/ov5640_vga/sim/tb_ov5640_top.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1679891133094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1679891133094 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(30) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(30): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 30 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1679891133096 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(33) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(33): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 33 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1679891133096 ""}
{ "Warning" "WVRFX_VERI_PARAM_DECL_BEHAVES_AS_LOCAL" "i2c_ctrl i2c_ctrl.v(50) " "Verilog HDL Parameter Declaration warning at i2c_ctrl.v(50): Parameter Declaration in module \"i2c_ctrl\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 50 0 0 } }  } 0 10222 "Verilog HDL Parameter Declaration warning at %2!s!: Parameter Declaration in module \"%1!s!\" behaves as a Local Parameter Declaration because the module has a Module Parameter Port List" 0 0 "Quartus II" 0 -1 1679891133096 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_top " "Elaborating entity \"ov5640_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1679891133139 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_ctrl i2c_ctrl:i2c_ctrl_inst " "Elaborating entity \"i2c_ctrl\" for hierarchy \"i2c_ctrl:i2c_ctrl_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "i2c_ctrl_inst" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_top.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679891133152 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_ctrl.v(224) " "Verilog HDL Case Statement information at i2c_ctrl.v(224): all case item expressions in this case statement are onehot" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 224 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1679891133155 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ack i2c_ctrl.v(224) " "Verilog HDL Always Construct warning at i2c_ctrl.v(224): inferring latch(es) for variable \"ack\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 224 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679891133155 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "i2c_ctrl.v(285) " "Verilog HDL or VHDL warning at the i2c_ctrl.v(285): index expression is not wide enough to address all of the elements in the array" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 285 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1679891133156 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i2c_sda_reg i2c_ctrl.v(262) " "Verilog HDL Always Construct warning at i2c_ctrl.v(262): inferring latch(es) for variable \"i2c_sda_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679891133156 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rd_data_reg i2c_ctrl.v(262) " "Verilog HDL Always Construct warning at i2c_ctrl.v(262): inferring latch(es) for variable \"rd_data_reg\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1679891133156 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[0\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[0\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[1\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[1\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[2\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[2\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[3\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[3\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[4\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[4\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[5\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[5\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[6\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[6\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rd_data_reg\[7\] i2c_ctrl.v(262) " "Inferred latch for \"rd_data_reg\[7\]\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133158 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i2c_sda_reg i2c_ctrl.v(262) " "Inferred latch for \"i2c_sda_reg\" at i2c_ctrl.v(262)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 262 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133159 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ack i2c_ctrl.v(224) " "Inferred latch for \"ack\" at i2c_ctrl.v(224)" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 224 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1679891133159 "|ov5640_top|i2c_ctrl:i2c_ctrl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_cfg ov5640_cfg:ov5640_cfg_inst " "Elaborating entity \"ov5640_cfg\" for hierarchy \"ov5640_cfg:ov5640_cfg_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_cfg_inst" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_top.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679891133172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov5640_data ov5640_data:ov5640_data_inst " "Elaborating entity \"ov5640_data\" for hierarchy \"ov5640_data:ov5640_data_inst\"" {  } { { "../rtl/ov5640/ov5640_top.v" "ov5640_data_inst" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1679891133244 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679891133540 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg " "LATCH primitive \"i2c_ctrl:i2c_ctrl_inst\|i2c_sda_reg\" is permanently enabled" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 63 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1679891133554 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1679891133733 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "i2c_ctrl:i2c_ctrl_inst\|i2c_sda i2c_ctrl:i2c_ctrl_inst\|ack " "Converted the fan-out from the tri-state buffer \"i2c_ctrl:i2c_ctrl_inst\|i2c_sda\" to the node \"i2c_ctrl:i2c_ctrl_inst\|ack\" into an OR gate" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 24 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Quartus II" 0 -1 1679891133742 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1679891133742 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_ctrl/i2c_ctrl.v" 18 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1679891133745 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1679891133745 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "cfg_done GND " "Pin \"cfg_done\" is stuck at GND" {  } { { "../rtl/ov5640/ov5640_top.v" "" { Text "F:/CODE/ov5640_vga/rtl/ov5640/ov5640_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1679891133772 "|ov5640_top|cfg_done"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1679891133772 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1679891133871 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1679891133977 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CODE/ov5640_vga/prj/output_files/ov5640_vga.map.smsg " "Generated suppressed messages file F:/CODE/ov5640_vga/prj/output_files/ov5640_vga.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1679891134013 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1679891134090 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1679891134090 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "141 " "Implemented 141 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1679891134136 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1679891134136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "107 " "Implemented 107 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1679891134136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1679891134136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1679891134197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 12:25:34 2023 " "Processing ended: Mon Mar 27 12:25:34 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1679891134197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1679891134197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1679891134197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1679891134197 ""}
