INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_0_0/sim/bd_last_layer_floating_point_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_last_layer_floating_point_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_1_0/sim/bd_last_layer_floating_point_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_last_layer_floating_point_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.ip_user_files/bd/bd_last_layer/ip/bd_last_layer_floating_point_2_0/sim/bd_last_layer_floating_point_2_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'bd_last_layer_floating_point_2_0'
