Loading db file '/mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : cv32e40p_top
Version: O-2018.06-SP1
Date   : Tue Apr 29 20:03:05 2025
****************************************


Library(s) Used:

    saed14hvt_ss0p6v125c (File: /mnt/hgfs/saed14_pdk/SAED14nm_EDK_CORE_HVT_v_062020/stdcell_hvt/db_ccs/saed14hvt_ss0p6v125c.db)


Operating Conditions: ss0p6v125c   Library: saed14hvt_ss0p6v125c
Wire Load Model Mode: top

Design        Wire Load Model            Library
------------------------------------------------
cv32e40p_top           16000             saed14hvt_ss0p6v125c


Global Operating Voltage = 0.6  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000ff
    Time Units = 1ns
    Dynamic Power Units = 1uW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
cv32e40p_top                             60.040  197.418 2.30e+07  280.448 100.0
  core_i (cv32e40p_core_COREV_PULP0_COREV_CLUSTER0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_NUM_MHPMCOUNTERS1)
                                         60.038  197.417 2.30e+07  280.446 100.0
    cs_registers_i (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1)
                                          0.240   39.239 2.62e+06   42.099  15.0
      eq_1307 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_cmp6_0)
                                       9.93e-03 2.99e-02 4.61e+04 8.60e-02   0.0
      add_1387 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_2)
                                       1.17e-04 2.10e-04 6.71e+04 6.74e-02   0.0
      add_1387_G3 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_1)
                                       4.55e-06 8.08e-06 6.71e+04 6.71e-02   0.0
      add_1387_G4 (cv32e40p_cs_registers_N_HWLP2_APU0_A_EXTENSION0_FPU0_ZFINX0_PULP_SECURE0_USE_PMP0_N_PMP_ENTRIES16_NUM_MHPMCOUNTERS1_COREV_PULP0_COREV_CLUSTER0_DEBUG_TRIGGER_EN1_DW01_inc_0)
                                          0.000    0.000 6.71e+04 6.71e-02   0.0
    load_store_unit_i (cv32e40p_load_store_unit_PULP_OBI0)
                                          0.725    4.409 7.23e+05    5.858   2.1
      add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW01_add_2)
                                       1.21e-02 2.05e-02 2.09e+05    0.241   0.1
      mult_add_346_aco (cv32e40p_load_store_unit_PULP_OBI0_DW02_mult_0)
                                       4.00e-02 2.39e-02 3.34e+04 9.73e-02   0.0
      data_obi_i (cv32e40p_obi_interface_TRANS_STABLE1)
                                       6.43e-02 7.96e-02 7.44e+04    0.218   0.1
    ex_stage_i (cv32e40p_ex_stage_COREV_PULP0_FPU0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5)
                                          0.290   10.096 8.58e+06   18.961   6.8
      mult_i (cv32e40p_mult)           6.47e-04    0.330 5.38e+06    5.714   2.0
        add_0_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_0)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_1_root_add_0_root_add_271_4 (cv32e40p_mult_DW01_add_1)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_3_root_add_271_4 (cv32e40p_mult_DW01_add_2)
                                          0.000    0.000 3.91e+04 3.91e-02   0.0
        add_2_root_add_271_4 (cv32e40p_mult_DW01_add_3)
                                          0.000    0.000 4.12e+04 4.12e-02   0.0
        mult_266 (cv32e40p_mult_DW02_mult_0)
                                          0.000    0.000 2.05e+05    0.205   0.1
        mult_267 (cv32e40p_mult_DW02_mult_1)
                                          0.000    0.000 2.06e+05    0.206   0.1
        mult_268 (cv32e40p_mult_DW02_mult_2)
                                          0.000    0.000 2.04e+05    0.204   0.1
        mult_269 (cv32e40p_mult_DW02_mult_3)
                                          0.000    0.000 2.04e+05    0.204   0.1
        add_0_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_8)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        mult_224 (cv32e40p_mult_DW02_mult_4)
                                          0.000    0.000 1.25e+06    1.247   0.4
        add_1_root_add_0_root_add_224_2 (cv32e40p_mult_DW01_add_10)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_0_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_11)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        add_1_root_add_0_root_add_305_2 (cv32e40p_mult_DW01_add_12)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
        mult_299 (cv32e40p_mult_DW02_mult_5)
                                          0.000    0.000 6.93e+05    0.693   0.2
        mult_300 (cv32e40p_mult_DW02_mult_6)
                                          0.000    0.000 6.97e+05    0.697   0.2
        add_0_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_15)
                                          0.000    0.000 7.00e+04 7.00e-02   0.0
        mult_110 (cv32e40p_mult_DW02_mult_7)
                                          0.000    0.000 7.02e+05    0.702   0.3
        add_1_root_add_0_root_add_111_2 (cv32e40p_mult_DW01_add_17)
                                          0.000    0.000 6.80e+04 6.80e-02   0.0
        sll_98 (cv32e40p_mult_DW01_ash_0)
                                          0.000    0.000 4.79e+04 4.79e-02   0.0
        sra_114 (cv32e40p_mult_DW_rash_1)
                                          0.000    0.000 1.52e+05    0.152   0.1
      alu_i (cv32e40p_alu)                0.212    9.147 3.03e+06   12.389   4.4
        add_168 (cv32e40p_alu_DW01_add_2)
                                       7.40e-03 8.52e-03 7.08e+04 8.67e-02   0.0
        sll_812 (cv32e40p_alu_DW01_ash_1)
                                          0.000    0.000 3.70e+04 3.70e-02   0.0
        sll_813 (cv32e40p_alu_DW01_ash_0)
                                          0.000    0.000 1.11e+05    0.111   0.0
        add_186 (cv32e40p_alu_DW01_add_1)
                                       2.03e-03 7.87e-03 6.50e+04 7.49e-02   0.0
        srl_300 (cv32e40p_alu_DW_rash_0)
                                       2.43e-02 2.24e-02 1.80e+05    0.227   0.1
        eq_343 (cv32e40p_alu_DW01_cmp6_4)
                                       1.86e-03 2.98e-03 2.77e+04 3.25e-02   0.0
        alu_div_i (cv32e40p_alu_div)   1.03e-03    8.962 7.41e+05    9.704   3.5
          r76 (cv32e40p_alu_div_DW01_cmp6_0)
                                          0.000    0.000 5.23e+04 5.23e-02   0.0
          sub_102 (cv32e40p_alu_div_DW01_sub_1)
                                          0.000    0.000 5.17e+04 5.17e-02   0.0
          add_109 (cv32e40p_alu_div_DW01_add_0)
                                          0.000    0.000 6.59e+04 6.59e-02   0.0
          sub_109 (cv32e40p_alu_div_DW01_sub_0)
                                          0.000    0.000 7.33e+04 7.33e-02   0.0
        ff_one_i (cv32e40p_ff_one)        0.000    0.000 3.38e+04 3.38e-02   0.0
        popcnt_i (cv32e40p_popcnt)     5.82e-03 1.23e-02 1.43e+05    0.162   0.1
    id_stage_i (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1)
                                          3.390  111.106 8.56e+06  123.054  43.9
      add_576 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_8)
                                          0.123    0.222 2.28e+05    0.573   0.2
      add_575 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_6)
                                          0.114    0.218 1.96e+05    0.528   0.2
      r153 (cv32e40p_id_stage_COREV_PULP0_COREV_CLUSTER0_N_HWLP2_PULP_SECURE0_USE_PMP0_A_EXTENSION0_APU0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_APU_NARGS_CPU3_APU_WOP_CPU6_APU_NDSFLAGS_CPU15_APU_NUSFLAGS_CPU5_DEBUG_TRIGGER_EN1_DW01_add_4)
                                       7.93e-02    0.123 1.44e+05    0.346   0.1
      int_controller_i (cv32e40p_int_controller_PULP_SECURE0)
                                       3.02e-02    1.938 8.62e+04    2.054   0.7
      controller_i (cv32e40p_controller_COREV_CLUSTER0_COREV_PULP0_FPU0)
                                          0.331    1.420 2.84e+05    2.035   0.7
      decoder_i (cv32e40p_decoder_COREV_PULP0_COREV_CLUSTER0_A_EXTENSION0_FPU0_FPU_ADDMUL_LAT0_FPU_OTHERS_LAT0_ZFINX0_PULP_SECURE0_USE_PMP0_APU_WOP_CPU6_DEBUG_TRIGGER_EN1)
                                          0.246    0.214 2.67e+05    0.727   0.3
      register_file_i (cv32e40p_register_file_ADDR_WIDTH6_DATA_WIDTH32_FPU0_ZFINX0)
                                          1.896   84.443 5.76e+06   92.102  32.8
    if_stage_i (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0)
                                          3.283   31.386 2.06e+06   36.726  13.1
      add_167 (cv32e40p_if_stage_COREV_PULP0_PULP_OBI0_PULP_SECURE0_FPU0_ZFINX0_DW01_add_2)
                                       2.35e-02 2.58e-02 6.22e+04    0.112   0.0
      compressed_decoder_i (cv32e40p_compressed_decoder_FPU0_ZFINX0)
                                          0.593    0.590 1.65e+05    1.348   0.5
      aligner_i (cv32e40p_aligner)        0.861    7.861 5.28e+05    9.250   3.3
        add_63 (cv32e40p_aligner_DW01_add_1)
                                       1.59e-02 3.88e-02 4.50e+04 9.98e-02   0.0
        add_64 (cv32e40p_aligner_DW01_add_0)
                                       1.86e-02 3.79e-02 4.41e+04    0.101   0.0
      prefetch_buffer_i (cv32e40p_prefetch_buffer_PULP_OBI0_COREV_PULP0)
                                          1.218   16.597 8.58e+05   18.673   6.7
        instruction_obi_i (cv32e40p_obi_interface_TRANS_STABLE0)
                                          0.256    6.627 3.10e+05    7.193   2.6
        fifo_i (cv32e40p_fifo_0_32_2)     0.440    6.293 2.54e+05    6.987   2.5
        prefetch_controller_i (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2)
                                          0.426    3.580 2.60e+05    4.266   1.5
          add_138 (cv32e40p_prefetch_controller_PULP_OBI0_COREV_PULP0_DEPTH2_DW01_add_2)
                                       6.39e-02 4.24e-02 6.19e+04    0.168   0.1
    sleep_unit_i (cv32e40p_sleep_unit_COREV_CLUSTER0)
                                         52.031    1.037 9.54e+03   53.078  18.9
      core_clock_gate_i (cv32e40p_clock_gate)
                                         52.022    0.785 2.27e+03   52.809  18.8
1
