Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Mar 18 23:47:13 2025
| Host         : LAPTOP-7B86POIG running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
| Design       : alchitry_top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     5 |
| >= 16              |     8 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              58 |           22 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             348 |          185 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                                Enable Signal                               |                               Set/Reset Signal                              | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG |                                                                            | reset_cond/M_reset_cond_in                                                  |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_787386805[1].io_button_edge/E[0]                  | reset_cond/Q[0]                                                             |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/FSM_sequential_D_states_q_reg[1]_2[0]           | reset_cond/Q[0]                                                             |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_238957731[4].io_button_cond/D_ctr_q[0]_i_2_n_0    | alu_manual/forLoop_idx_0_238957731[4].io_button_cond/sync/clear             |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_238957731[0].io_button_cond/D_ctr_q[0]_i_2__3_n_0 | alu_manual/forLoop_idx_0_238957731[0].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_238957731[1].io_button_cond/D_ctr_q[0]_i_2__2_n_0 | alu_manual/forLoop_idx_0_238957731[1].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_238957731[2].io_button_cond/D_ctr_q[0]_i_2__1_n_0 | alu_manual/forLoop_idx_0_238957731[2].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG | alu_manual/forLoop_idx_0_238957731[3].io_button_cond/D_ctr_q[0]_i_2__0_n_0 | alu_manual/forLoop_idx_0_238957731[3].io_button_cond/sync/D_pipe_q_reg[1]_0 |                4 |             14 |         3.50 |
|  clk_IBUF_BUFG |                                                                            |                                                                             |               12 |             16 |         1.33 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/FSM_sequential_D_states_q_reg[1]_1[0]           | reset_cond/Q[0]                                                             |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/E[0]                                            | reset_cond/Q[0]                                                             |                9 |             16 |         1.78 |
|  clk_IBUF_BUFG |                                                                            | alu_manual/seg/ctr/D_ctr_q[0]_i_1__4_n_0                                    |                5 |             18 |         3.60 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/FSM_sequential_D_states_q_reg[1]_4[0]           | reset_cond/Q[0]                                                             |               17 |             25 |         1.47 |
|  clk_IBUF_BUFG |                                                                            | reset_cond/Q[0]                                                             |               14 |             36 |         2.57 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/D_result_d[0]                                   | reset_cond/Q[0]                                                             |               32 |             54 |         1.69 |
|  clk_IBUF_BUFG | alu_manual/slow_clock_edge/FSM_sequential_D_states_q_reg[1]_3              | reset_cond/Q[0]                                                             |               93 |            156 |         1.68 |
+----------------+----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------------+----------------+--------------+


