
C:\Users\sohaenglee\Desktop\STM32F446RET6_HAL\C8T6_Muiti\Debug\C8T6_Muiti.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007984  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000228  08007a98  08007a98  00017a98  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08007cc0  08007cc0  00017cc0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08007cc8  08007cc8  00017cc8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  08007ccc  08007ccc  00017ccc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         000005a0  20000000  08007cd0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00000470  200005a0  08008270  000205a0  2**2
                  ALLOC
  8 ._user_heap_stack 00000600  20000a10  08008270  00020a10  2**0
                  ALLOC
  9 .ARM.attributes 00000029  00000000  00000000  000205a0  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001191f  00000000  00000000  000205c9  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00002840  00000000  00000000  00031ee8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000a260  00000000  00000000  00034728  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_aranges 00000b50  00000000  00000000  0003e988  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_ranges 00001078  00000000  00000000  0003f4d8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_line   00006fdd  00000000  00000000  00040550  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_str    00003cdb  00000000  00000000  0004752d  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .comment      0000007e  00000000  00000000  0004b208  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00002ae0  00000000  00000000  0004b288  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200005a0 	.word	0x200005a0
 800012c:	00000000 	.word	0x00000000
 8000130:	08007a7c 	.word	0x08007a7c

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200005a4 	.word	0x200005a4
 800014c:	08007a7c 	.word	0x08007a7c

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800029e:	f1a4 0401 	sub.w	r4, r4, #1
 80002a2:	d1e9      	bne.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f092 0f00 	teq	r2, #0
 800044a:	bf14      	ite	ne
 800044c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000450:	4770      	bxeq	lr
 8000452:	b530      	push	{r4, r5, lr}
 8000454:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000458:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800045c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000460:	e720      	b.n	80002a4 <__adddf3+0x138>
 8000462:	bf00      	nop

08000464 <__aeabi_ul2d>:
 8000464:	ea50 0201 	orrs.w	r2, r0, r1
 8000468:	bf08      	it	eq
 800046a:	4770      	bxeq	lr
 800046c:	b530      	push	{r4, r5, lr}
 800046e:	f04f 0500 	mov.w	r5, #0
 8000472:	e00a      	b.n	800048a <__aeabi_l2d+0x16>

08000474 <__aeabi_l2d>:
 8000474:	ea50 0201 	orrs.w	r2, r0, r1
 8000478:	bf08      	it	eq
 800047a:	4770      	bxeq	lr
 800047c:	b530      	push	{r4, r5, lr}
 800047e:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000482:	d502      	bpl.n	800048a <__aeabi_l2d+0x16>
 8000484:	4240      	negs	r0, r0
 8000486:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800048a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000492:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000496:	f43f aedc 	beq.w	8000252 <__adddf3+0xe6>
 800049a:	f04f 0203 	mov.w	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004b2:	f1c2 0320 	rsb	r3, r2, #32
 80004b6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ba:	fa20 f002 	lsr.w	r0, r0, r2
 80004be:	fa01 fe03 	lsl.w	lr, r1, r3
 80004c2:	ea40 000e 	orr.w	r0, r0, lr
 80004c6:	fa21 f102 	lsr.w	r1, r1, r2
 80004ca:	4414      	add	r4, r2
 80004cc:	e6c1      	b.n	8000252 <__adddf3+0xe6>
 80004ce:	bf00      	nop

080004d0 <__aeabi_dmul>:
 80004d0:	b570      	push	{r4, r5, r6, lr}
 80004d2:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004d6:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004da:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004de:	bf1d      	ittte	ne
 80004e0:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004e4:	ea94 0f0c 	teqne	r4, ip
 80004e8:	ea95 0f0c 	teqne	r5, ip
 80004ec:	f000 f8de 	bleq	80006ac <__aeabi_dmul+0x1dc>
 80004f0:	442c      	add	r4, r5
 80004f2:	ea81 0603 	eor.w	r6, r1, r3
 80004f6:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004fa:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004fe:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000502:	bf18      	it	ne
 8000504:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000508:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800050c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000510:	d038      	beq.n	8000584 <__aeabi_dmul+0xb4>
 8000512:	fba0 ce02 	umull	ip, lr, r0, r2
 8000516:	f04f 0500 	mov.w	r5, #0
 800051a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800051e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000522:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000526:	f04f 0600 	mov.w	r6, #0
 800052a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800052e:	f09c 0f00 	teq	ip, #0
 8000532:	bf18      	it	ne
 8000534:	f04e 0e01 	orrne.w	lr, lr, #1
 8000538:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 800053c:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000540:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000544:	d204      	bcs.n	8000550 <__aeabi_dmul+0x80>
 8000546:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 800054a:	416d      	adcs	r5, r5
 800054c:	eb46 0606 	adc.w	r6, r6, r6
 8000550:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000554:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000558:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 800055c:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000560:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000564:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000568:	bf88      	it	hi
 800056a:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800056e:	d81e      	bhi.n	80005ae <__aeabi_dmul+0xde>
 8000570:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000574:	bf08      	it	eq
 8000576:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800057a:	f150 0000 	adcs.w	r0, r0, #0
 800057e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000582:	bd70      	pop	{r4, r5, r6, pc}
 8000584:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000588:	ea46 0101 	orr.w	r1, r6, r1
 800058c:	ea40 0002 	orr.w	r0, r0, r2
 8000590:	ea81 0103 	eor.w	r1, r1, r3
 8000594:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000598:	bfc2      	ittt	gt
 800059a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800059e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005a2:	bd70      	popgt	{r4, r5, r6, pc}
 80005a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005a8:	f04f 0e00 	mov.w	lr, #0
 80005ac:	3c01      	subs	r4, #1
 80005ae:	f300 80ab 	bgt.w	8000708 <__aeabi_dmul+0x238>
 80005b2:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005b6:	bfde      	ittt	le
 80005b8:	2000      	movle	r0, #0
 80005ba:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005be:	bd70      	pople	{r4, r5, r6, pc}
 80005c0:	f1c4 0400 	rsb	r4, r4, #0
 80005c4:	3c20      	subs	r4, #32
 80005c6:	da35      	bge.n	8000634 <__aeabi_dmul+0x164>
 80005c8:	340c      	adds	r4, #12
 80005ca:	dc1b      	bgt.n	8000604 <__aeabi_dmul+0x134>
 80005cc:	f104 0414 	add.w	r4, r4, #20
 80005d0:	f1c4 0520 	rsb	r5, r4, #32
 80005d4:	fa00 f305 	lsl.w	r3, r0, r5
 80005d8:	fa20 f004 	lsr.w	r0, r0, r4
 80005dc:	fa01 f205 	lsl.w	r2, r1, r5
 80005e0:	ea40 0002 	orr.w	r0, r0, r2
 80005e4:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005e8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005ec:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f0:	fa21 f604 	lsr.w	r6, r1, r4
 80005f4:	eb42 0106 	adc.w	r1, r2, r6
 80005f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005fc:	bf08      	it	eq
 80005fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f1c4 040c 	rsb	r4, r4, #12
 8000608:	f1c4 0520 	rsb	r5, r4, #32
 800060c:	fa00 f304 	lsl.w	r3, r0, r4
 8000610:	fa20 f005 	lsr.w	r0, r0, r5
 8000614:	fa01 f204 	lsl.w	r2, r1, r4
 8000618:	ea40 0002 	orr.w	r0, r0, r2
 800061c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000620:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000624:	f141 0100 	adc.w	r1, r1, #0
 8000628:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800062c:	bf08      	it	eq
 800062e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000632:	bd70      	pop	{r4, r5, r6, pc}
 8000634:	f1c4 0520 	rsb	r5, r4, #32
 8000638:	fa00 f205 	lsl.w	r2, r0, r5
 800063c:	ea4e 0e02 	orr.w	lr, lr, r2
 8000640:	fa20 f304 	lsr.w	r3, r0, r4
 8000644:	fa01 f205 	lsl.w	r2, r1, r5
 8000648:	ea43 0302 	orr.w	r3, r3, r2
 800064c:	fa21 f004 	lsr.w	r0, r1, r4
 8000650:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000654:	fa21 f204 	lsr.w	r2, r1, r4
 8000658:	ea20 0002 	bic.w	r0, r0, r2
 800065c:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000660:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000664:	bf08      	it	eq
 8000666:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800066a:	bd70      	pop	{r4, r5, r6, pc}
 800066c:	f094 0f00 	teq	r4, #0
 8000670:	d10f      	bne.n	8000692 <__aeabi_dmul+0x1c2>
 8000672:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000676:	0040      	lsls	r0, r0, #1
 8000678:	eb41 0101 	adc.w	r1, r1, r1
 800067c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000680:	bf08      	it	eq
 8000682:	3c01      	subeq	r4, #1
 8000684:	d0f7      	beq.n	8000676 <__aeabi_dmul+0x1a6>
 8000686:	ea41 0106 	orr.w	r1, r1, r6
 800068a:	f095 0f00 	teq	r5, #0
 800068e:	bf18      	it	ne
 8000690:	4770      	bxne	lr
 8000692:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000696:	0052      	lsls	r2, r2, #1
 8000698:	eb43 0303 	adc.w	r3, r3, r3
 800069c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a0:	bf08      	it	eq
 80006a2:	3d01      	subeq	r5, #1
 80006a4:	d0f7      	beq.n	8000696 <__aeabi_dmul+0x1c6>
 80006a6:	ea43 0306 	orr.w	r3, r3, r6
 80006aa:	4770      	bx	lr
 80006ac:	ea94 0f0c 	teq	r4, ip
 80006b0:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006b4:	bf18      	it	ne
 80006b6:	ea95 0f0c 	teqne	r5, ip
 80006ba:	d00c      	beq.n	80006d6 <__aeabi_dmul+0x206>
 80006bc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c0:	bf18      	it	ne
 80006c2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006c6:	d1d1      	bne.n	800066c <__aeabi_dmul+0x19c>
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d0:	f04f 0000 	mov.w	r0, #0
 80006d4:	bd70      	pop	{r4, r5, r6, pc}
 80006d6:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006da:	bf06      	itte	eq
 80006dc:	4610      	moveq	r0, r2
 80006de:	4619      	moveq	r1, r3
 80006e0:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e4:	d019      	beq.n	800071a <__aeabi_dmul+0x24a>
 80006e6:	ea94 0f0c 	teq	r4, ip
 80006ea:	d102      	bne.n	80006f2 <__aeabi_dmul+0x222>
 80006ec:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f0:	d113      	bne.n	800071a <__aeabi_dmul+0x24a>
 80006f2:	ea95 0f0c 	teq	r5, ip
 80006f6:	d105      	bne.n	8000704 <__aeabi_dmul+0x234>
 80006f8:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006fc:	bf1c      	itt	ne
 80006fe:	4610      	movne	r0, r2
 8000700:	4619      	movne	r1, r3
 8000702:	d10a      	bne.n	800071a <__aeabi_dmul+0x24a>
 8000704:	ea81 0103 	eor.w	r1, r1, r3
 8000708:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800070c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000710:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000714:	f04f 0000 	mov.w	r0, #0
 8000718:	bd70      	pop	{r4, r5, r6, pc}
 800071a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800071e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000722:	bd70      	pop	{r4, r5, r6, pc}

08000724 <__aeabi_ddiv>:
 8000724:	b570      	push	{r4, r5, r6, lr}
 8000726:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800072a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800072e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000732:	bf1d      	ittte	ne
 8000734:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000738:	ea94 0f0c 	teqne	r4, ip
 800073c:	ea95 0f0c 	teqne	r5, ip
 8000740:	f000 f8a7 	bleq	8000892 <__aeabi_ddiv+0x16e>
 8000744:	eba4 0405 	sub.w	r4, r4, r5
 8000748:	ea81 0e03 	eor.w	lr, r1, r3
 800074c:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000750:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000754:	f000 8088 	beq.w	8000868 <__aeabi_ddiv+0x144>
 8000758:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800075c:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000760:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000764:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000768:	ea4f 2202 	mov.w	r2, r2, lsl #8
 800076c:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000770:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000774:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000778:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 800077c:	429d      	cmp	r5, r3
 800077e:	bf08      	it	eq
 8000780:	4296      	cmpeq	r6, r2
 8000782:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000786:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800078a:	d202      	bcs.n	8000792 <__aeabi_ddiv+0x6e>
 800078c:	085b      	lsrs	r3, r3, #1
 800078e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000792:	1ab6      	subs	r6, r6, r2
 8000794:	eb65 0503 	sbc.w	r5, r5, r3
 8000798:	085b      	lsrs	r3, r3, #1
 800079a:	ea4f 0232 	mov.w	r2, r2, rrx
 800079e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007a2:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007a6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007aa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ae:	bf22      	ittt	cs
 80007b0:	1ab6      	subcs	r6, r6, r2
 80007b2:	4675      	movcs	r5, lr
 80007b4:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b8:	085b      	lsrs	r3, r3, #1
 80007ba:	ea4f 0232 	mov.w	r2, r2, rrx
 80007be:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007c6:	bf22      	ittt	cs
 80007c8:	1ab6      	subcs	r6, r6, r2
 80007ca:	4675      	movcs	r5, lr
 80007cc:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d0:	085b      	lsrs	r3, r3, #1
 80007d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007d6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007da:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007de:	bf22      	ittt	cs
 80007e0:	1ab6      	subcs	r6, r6, r2
 80007e2:	4675      	movcs	r5, lr
 80007e4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e8:	085b      	lsrs	r3, r3, #1
 80007ea:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007f6:	bf22      	ittt	cs
 80007f8:	1ab6      	subcs	r6, r6, r2
 80007fa:	4675      	movcs	r5, lr
 80007fc:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000800:	ea55 0e06 	orrs.w	lr, r5, r6
 8000804:	d018      	beq.n	8000838 <__aeabi_ddiv+0x114>
 8000806:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800080a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800080e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000812:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000816:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800081a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800081e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000822:	d1c0      	bne.n	80007a6 <__aeabi_ddiv+0x82>
 8000824:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000828:	d10b      	bne.n	8000842 <__aeabi_ddiv+0x11e>
 800082a:	ea41 0100 	orr.w	r1, r1, r0
 800082e:	f04f 0000 	mov.w	r0, #0
 8000832:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000836:	e7b6      	b.n	80007a6 <__aeabi_ddiv+0x82>
 8000838:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800083c:	bf04      	itt	eq
 800083e:	4301      	orreq	r1, r0
 8000840:	2000      	moveq	r0, #0
 8000842:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000846:	bf88      	it	hi
 8000848:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800084c:	f63f aeaf 	bhi.w	80005ae <__aeabi_dmul+0xde>
 8000850:	ebb5 0c03 	subs.w	ip, r5, r3
 8000854:	bf04      	itt	eq
 8000856:	ebb6 0c02 	subseq.w	ip, r6, r2
 800085a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800085e:	f150 0000 	adcs.w	r0, r0, #0
 8000862:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000866:	bd70      	pop	{r4, r5, r6, pc}
 8000868:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 800086c:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000870:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000874:	bfc2      	ittt	gt
 8000876:	ebd4 050c 	rsbsgt	r5, r4, ip
 800087a:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800087e:	bd70      	popgt	{r4, r5, r6, pc}
 8000880:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000884:	f04f 0e00 	mov.w	lr, #0
 8000888:	3c01      	subs	r4, #1
 800088a:	e690      	b.n	80005ae <__aeabi_dmul+0xde>
 800088c:	ea45 0e06 	orr.w	lr, r5, r6
 8000890:	e68d      	b.n	80005ae <__aeabi_dmul+0xde>
 8000892:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000896:	ea94 0f0c 	teq	r4, ip
 800089a:	bf08      	it	eq
 800089c:	ea95 0f0c 	teqeq	r5, ip
 80008a0:	f43f af3b 	beq.w	800071a <__aeabi_dmul+0x24a>
 80008a4:	ea94 0f0c 	teq	r4, ip
 80008a8:	d10a      	bne.n	80008c0 <__aeabi_ddiv+0x19c>
 80008aa:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ae:	f47f af34 	bne.w	800071a <__aeabi_dmul+0x24a>
 80008b2:	ea95 0f0c 	teq	r5, ip
 80008b6:	f47f af25 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ba:	4610      	mov	r0, r2
 80008bc:	4619      	mov	r1, r3
 80008be:	e72c      	b.n	800071a <__aeabi_dmul+0x24a>
 80008c0:	ea95 0f0c 	teq	r5, ip
 80008c4:	d106      	bne.n	80008d4 <__aeabi_ddiv+0x1b0>
 80008c6:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008ca:	f43f aefd 	beq.w	80006c8 <__aeabi_dmul+0x1f8>
 80008ce:	4610      	mov	r0, r2
 80008d0:	4619      	mov	r1, r3
 80008d2:	e722      	b.n	800071a <__aeabi_dmul+0x24a>
 80008d4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d8:	bf18      	it	ne
 80008da:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008de:	f47f aec5 	bne.w	800066c <__aeabi_dmul+0x19c>
 80008e2:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008e6:	f47f af0d 	bne.w	8000704 <__aeabi_dmul+0x234>
 80008ea:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008ee:	f47f aeeb 	bne.w	80006c8 <__aeabi_dmul+0x1f8>
 80008f2:	e712      	b.n	800071a <__aeabi_dmul+0x24a>

080008f4 <__gedf2>:
 80008f4:	f04f 3cff 	mov.w	ip, #4294967295
 80008f8:	e006      	b.n	8000908 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__ledf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	e002      	b.n	8000908 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__cmpdf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	f84d cd04 	str.w	ip, [sp, #-4]!
 800090c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000910:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000914:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000918:	bf18      	it	ne
 800091a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800091e:	d01b      	beq.n	8000958 <__cmpdf2+0x54>
 8000920:	b001      	add	sp, #4
 8000922:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000926:	bf0c      	ite	eq
 8000928:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 800092c:	ea91 0f03 	teqne	r1, r3
 8000930:	bf02      	ittt	eq
 8000932:	ea90 0f02 	teqeq	r0, r2
 8000936:	2000      	moveq	r0, #0
 8000938:	4770      	bxeq	lr
 800093a:	f110 0f00 	cmn.w	r0, #0
 800093e:	ea91 0f03 	teq	r1, r3
 8000942:	bf58      	it	pl
 8000944:	4299      	cmppl	r1, r3
 8000946:	bf08      	it	eq
 8000948:	4290      	cmpeq	r0, r2
 800094a:	bf2c      	ite	cs
 800094c:	17d8      	asrcs	r0, r3, #31
 800094e:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000952:	f040 0001 	orr.w	r0, r0, #1
 8000956:	4770      	bx	lr
 8000958:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800095c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000960:	d102      	bne.n	8000968 <__cmpdf2+0x64>
 8000962:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000966:	d107      	bne.n	8000978 <__cmpdf2+0x74>
 8000968:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800096c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000970:	d1d6      	bne.n	8000920 <__cmpdf2+0x1c>
 8000972:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000976:	d0d3      	beq.n	8000920 <__cmpdf2+0x1c>
 8000978:	f85d 0b04 	ldr.w	r0, [sp], #4
 800097c:	4770      	bx	lr
 800097e:	bf00      	nop

08000980 <__aeabi_cdrcmple>:
 8000980:	4684      	mov	ip, r0
 8000982:	4610      	mov	r0, r2
 8000984:	4662      	mov	r2, ip
 8000986:	468c      	mov	ip, r1
 8000988:	4619      	mov	r1, r3
 800098a:	4663      	mov	r3, ip
 800098c:	e000      	b.n	8000990 <__aeabi_cdcmpeq>
 800098e:	bf00      	nop

08000990 <__aeabi_cdcmpeq>:
 8000990:	b501      	push	{r0, lr}
 8000992:	f7ff ffb7 	bl	8000904 <__cmpdf2>
 8000996:	2800      	cmp	r0, #0
 8000998:	bf48      	it	mi
 800099a:	f110 0f00 	cmnmi.w	r0, #0
 800099e:	bd01      	pop	{r0, pc}

080009a0 <__aeabi_dcmpeq>:
 80009a0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009a4:	f7ff fff4 	bl	8000990 <__aeabi_cdcmpeq>
 80009a8:	bf0c      	ite	eq
 80009aa:	2001      	moveq	r0, #1
 80009ac:	2000      	movne	r0, #0
 80009ae:	f85d fb08 	ldr.w	pc, [sp], #8
 80009b2:	bf00      	nop

080009b4 <__aeabi_dcmplt>:
 80009b4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b8:	f7ff ffea 	bl	8000990 <__aeabi_cdcmpeq>
 80009bc:	bf34      	ite	cc
 80009be:	2001      	movcc	r0, #1
 80009c0:	2000      	movcs	r0, #0
 80009c2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009c6:	bf00      	nop

080009c8 <__aeabi_dcmple>:
 80009c8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009cc:	f7ff ffe0 	bl	8000990 <__aeabi_cdcmpeq>
 80009d0:	bf94      	ite	ls
 80009d2:	2001      	movls	r0, #1
 80009d4:	2000      	movhi	r0, #0
 80009d6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009da:	bf00      	nop

080009dc <__aeabi_dcmpge>:
 80009dc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e0:	f7ff ffce 	bl	8000980 <__aeabi_cdrcmple>
 80009e4:	bf94      	ite	ls
 80009e6:	2001      	movls	r0, #1
 80009e8:	2000      	movhi	r0, #0
 80009ea:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ee:	bf00      	nop

080009f0 <__aeabi_dcmpgt>:
 80009f0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009f4:	f7ff ffc4 	bl	8000980 <__aeabi_cdrcmple>
 80009f8:	bf34      	ite	cc
 80009fa:	2001      	movcc	r0, #1
 80009fc:	2000      	movcs	r0, #0
 80009fe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a02:	bf00      	nop

08000a04 <__aeabi_dcmpun>:
 8000a04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a0c:	d102      	bne.n	8000a14 <__aeabi_dcmpun+0x10>
 8000a0e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a12:	d10a      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a14:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a18:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a1c:	d102      	bne.n	8000a24 <__aeabi_dcmpun+0x20>
 8000a1e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a22:	d102      	bne.n	8000a2a <__aeabi_dcmpun+0x26>
 8000a24:	f04f 0000 	mov.w	r0, #0
 8000a28:	4770      	bx	lr
 8000a2a:	f04f 0001 	mov.w	r0, #1
 8000a2e:	4770      	bx	lr

08000a30 <__aeabi_d2iz>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a38:	d215      	bcs.n	8000a66 <__aeabi_d2iz+0x36>
 8000a3a:	d511      	bpl.n	8000a60 <__aeabi_d2iz+0x30>
 8000a3c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a40:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a44:	d912      	bls.n	8000a6c <__aeabi_d2iz+0x3c>
 8000a46:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a4a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a4e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a52:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a56:	fa23 f002 	lsr.w	r0, r3, r2
 8000a5a:	bf18      	it	ne
 8000a5c:	4240      	negne	r0, r0
 8000a5e:	4770      	bx	lr
 8000a60:	f04f 0000 	mov.w	r0, #0
 8000a64:	4770      	bx	lr
 8000a66:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a6a:	d105      	bne.n	8000a78 <__aeabi_d2iz+0x48>
 8000a6c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a70:	bf08      	it	eq
 8000a72:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a76:	4770      	bx	lr
 8000a78:	f04f 0000 	mov.w	r0, #0
 8000a7c:	4770      	bx	lr
 8000a7e:	bf00      	nop

08000a80 <__aeabi_d2f>:
 8000a80:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a84:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000a88:	bf24      	itt	cs
 8000a8a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000a8e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000a92:	d90d      	bls.n	8000ab0 <__aeabi_d2f+0x30>
 8000a94:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000a98:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a9c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000aa4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000aa8:	bf08      	it	eq
 8000aaa:	f020 0001 	biceq.w	r0, r0, #1
 8000aae:	4770      	bx	lr
 8000ab0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ab4:	d121      	bne.n	8000afa <__aeabi_d2f+0x7a>
 8000ab6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aba:	bfbc      	itt	lt
 8000abc:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ac0:	4770      	bxlt	lr
 8000ac2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000ac6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000aca:	f1c2 0218 	rsb	r2, r2, #24
 8000ace:	f1c2 0c20 	rsb	ip, r2, #32
 8000ad2:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ad6:	fa20 f002 	lsr.w	r0, r0, r2
 8000ada:	bf18      	it	ne
 8000adc:	f040 0001 	orrne.w	r0, r0, #1
 8000ae0:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ae4:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ae8:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000aec:	ea40 000c 	orr.w	r0, r0, ip
 8000af0:	fa23 f302 	lsr.w	r3, r3, r2
 8000af4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000af8:	e7cc      	b.n	8000a94 <__aeabi_d2f+0x14>
 8000afa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000afe:	d107      	bne.n	8000b10 <__aeabi_d2f+0x90>
 8000b00:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b04:	bf1e      	ittt	ne
 8000b06:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b0a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b0e:	4770      	bxne	lr
 8000b10:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b18:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop

08000b20 <__aeabi_frsub>:
 8000b20:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b24:	e002      	b.n	8000b2c <__addsf3>
 8000b26:	bf00      	nop

08000b28 <__aeabi_fsub>:
 8000b28:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b2c <__addsf3>:
 8000b2c:	0042      	lsls	r2, r0, #1
 8000b2e:	bf1f      	itttt	ne
 8000b30:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b34:	ea92 0f03 	teqne	r2, r3
 8000b38:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b3c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b40:	d06a      	beq.n	8000c18 <__addsf3+0xec>
 8000b42:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b46:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b4a:	bfc1      	itttt	gt
 8000b4c:	18d2      	addgt	r2, r2, r3
 8000b4e:	4041      	eorgt	r1, r0
 8000b50:	4048      	eorgt	r0, r1
 8000b52:	4041      	eorgt	r1, r0
 8000b54:	bfb8      	it	lt
 8000b56:	425b      	neglt	r3, r3
 8000b58:	2b19      	cmp	r3, #25
 8000b5a:	bf88      	it	hi
 8000b5c:	4770      	bxhi	lr
 8000b5e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b62:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b66:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b6a:	bf18      	it	ne
 8000b6c:	4240      	negne	r0, r0
 8000b6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b72:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b76:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b7a:	bf18      	it	ne
 8000b7c:	4249      	negne	r1, r1
 8000b7e:	ea92 0f03 	teq	r2, r3
 8000b82:	d03f      	beq.n	8000c04 <__addsf3+0xd8>
 8000b84:	f1a2 0201 	sub.w	r2, r2, #1
 8000b88:	fa41 fc03 	asr.w	ip, r1, r3
 8000b8c:	eb10 000c 	adds.w	r0, r0, ip
 8000b90:	f1c3 0320 	rsb	r3, r3, #32
 8000b94:	fa01 f103 	lsl.w	r1, r1, r3
 8000b98:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b9c:	d502      	bpl.n	8000ba4 <__addsf3+0x78>
 8000b9e:	4249      	negs	r1, r1
 8000ba0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000ba4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000ba8:	d313      	bcc.n	8000bd2 <__addsf3+0xa6>
 8000baa:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bae:	d306      	bcc.n	8000bbe <__addsf3+0x92>
 8000bb0:	0840      	lsrs	r0, r0, #1
 8000bb2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bb6:	f102 0201 	add.w	r2, r2, #1
 8000bba:	2afe      	cmp	r2, #254	; 0xfe
 8000bbc:	d251      	bcs.n	8000c62 <__addsf3+0x136>
 8000bbe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bc2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bc6:	bf08      	it	eq
 8000bc8:	f020 0001 	biceq.w	r0, r0, #1
 8000bcc:	ea40 0003 	orr.w	r0, r0, r3
 8000bd0:	4770      	bx	lr
 8000bd2:	0049      	lsls	r1, r1, #1
 8000bd4:	eb40 0000 	adc.w	r0, r0, r0
 8000bd8:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000bdc:	f1a2 0201 	sub.w	r2, r2, #1
 8000be0:	d1ed      	bne.n	8000bbe <__addsf3+0x92>
 8000be2:	fab0 fc80 	clz	ip, r0
 8000be6:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bea:	ebb2 020c 	subs.w	r2, r2, ip
 8000bee:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bf2:	bfaa      	itet	ge
 8000bf4:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000bf8:	4252      	neglt	r2, r2
 8000bfa:	4318      	orrge	r0, r3
 8000bfc:	bfbc      	itt	lt
 8000bfe:	40d0      	lsrlt	r0, r2
 8000c00:	4318      	orrlt	r0, r3
 8000c02:	4770      	bx	lr
 8000c04:	f092 0f00 	teq	r2, #0
 8000c08:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c0c:	bf06      	itte	eq
 8000c0e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c12:	3201      	addeq	r2, #1
 8000c14:	3b01      	subne	r3, #1
 8000c16:	e7b5      	b.n	8000b84 <__addsf3+0x58>
 8000c18:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c1c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c20:	bf18      	it	ne
 8000c22:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c26:	d021      	beq.n	8000c6c <__addsf3+0x140>
 8000c28:	ea92 0f03 	teq	r2, r3
 8000c2c:	d004      	beq.n	8000c38 <__addsf3+0x10c>
 8000c2e:	f092 0f00 	teq	r2, #0
 8000c32:	bf08      	it	eq
 8000c34:	4608      	moveq	r0, r1
 8000c36:	4770      	bx	lr
 8000c38:	ea90 0f01 	teq	r0, r1
 8000c3c:	bf1c      	itt	ne
 8000c3e:	2000      	movne	r0, #0
 8000c40:	4770      	bxne	lr
 8000c42:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c46:	d104      	bne.n	8000c52 <__addsf3+0x126>
 8000c48:	0040      	lsls	r0, r0, #1
 8000c4a:	bf28      	it	cs
 8000c4c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c50:	4770      	bx	lr
 8000c52:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c56:	bf3c      	itt	cc
 8000c58:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c5c:	4770      	bxcc	lr
 8000c5e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c62:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c66:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c6a:	4770      	bx	lr
 8000c6c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c70:	bf16      	itet	ne
 8000c72:	4608      	movne	r0, r1
 8000c74:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c78:	4601      	movne	r1, r0
 8000c7a:	0242      	lsls	r2, r0, #9
 8000c7c:	bf06      	itte	eq
 8000c7e:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c82:	ea90 0f01 	teqeq	r0, r1
 8000c86:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c8a:	4770      	bx	lr

08000c8c <__aeabi_ui2f>:
 8000c8c:	f04f 0300 	mov.w	r3, #0
 8000c90:	e004      	b.n	8000c9c <__aeabi_i2f+0x8>
 8000c92:	bf00      	nop

08000c94 <__aeabi_i2f>:
 8000c94:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c98:	bf48      	it	mi
 8000c9a:	4240      	negmi	r0, r0
 8000c9c:	ea5f 0c00 	movs.w	ip, r0
 8000ca0:	bf08      	it	eq
 8000ca2:	4770      	bxeq	lr
 8000ca4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000ca8:	4601      	mov	r1, r0
 8000caa:	f04f 0000 	mov.w	r0, #0
 8000cae:	e01c      	b.n	8000cea <__aeabi_l2f+0x2a>

08000cb0 <__aeabi_ul2f>:
 8000cb0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cb4:	bf08      	it	eq
 8000cb6:	4770      	bxeq	lr
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	e00a      	b.n	8000cd4 <__aeabi_l2f+0x14>
 8000cbe:	bf00      	nop

08000cc0 <__aeabi_l2f>:
 8000cc0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cc4:	bf08      	it	eq
 8000cc6:	4770      	bxeq	lr
 8000cc8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000ccc:	d502      	bpl.n	8000cd4 <__aeabi_l2f+0x14>
 8000cce:	4240      	negs	r0, r0
 8000cd0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cd4:	ea5f 0c01 	movs.w	ip, r1
 8000cd8:	bf02      	ittt	eq
 8000cda:	4684      	moveq	ip, r0
 8000cdc:	4601      	moveq	r1, r0
 8000cde:	2000      	moveq	r0, #0
 8000ce0:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000ce4:	bf08      	it	eq
 8000ce6:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000cea:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000cee:	fabc f28c 	clz	r2, ip
 8000cf2:	3a08      	subs	r2, #8
 8000cf4:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000cf8:	db10      	blt.n	8000d1c <__aeabi_l2f+0x5c>
 8000cfa:	fa01 fc02 	lsl.w	ip, r1, r2
 8000cfe:	4463      	add	r3, ip
 8000d00:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d04:	f1c2 0220 	rsb	r2, r2, #32
 8000d08:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d0c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d10:	eb43 0002 	adc.w	r0, r3, r2
 8000d14:	bf08      	it	eq
 8000d16:	f020 0001 	biceq.w	r0, r0, #1
 8000d1a:	4770      	bx	lr
 8000d1c:	f102 0220 	add.w	r2, r2, #32
 8000d20:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d24:	f1c2 0220 	rsb	r2, r2, #32
 8000d28:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d2c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d30:	eb43 0002 	adc.w	r0, r3, r2
 8000d34:	bf08      	it	eq
 8000d36:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d3a:	4770      	bx	lr

08000d3c <__aeabi_fmul>:
 8000d3c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d40:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d44:	bf1e      	ittt	ne
 8000d46:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d4a:	ea92 0f0c 	teqne	r2, ip
 8000d4e:	ea93 0f0c 	teqne	r3, ip
 8000d52:	d06f      	beq.n	8000e34 <__aeabi_fmul+0xf8>
 8000d54:	441a      	add	r2, r3
 8000d56:	ea80 0c01 	eor.w	ip, r0, r1
 8000d5a:	0240      	lsls	r0, r0, #9
 8000d5c:	bf18      	it	ne
 8000d5e:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d62:	d01e      	beq.n	8000da2 <__aeabi_fmul+0x66>
 8000d64:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d68:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d6c:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d70:	fba0 3101 	umull	r3, r1, r0, r1
 8000d74:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d78:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d7c:	bf3e      	ittt	cc
 8000d7e:	0049      	lslcc	r1, r1, #1
 8000d80:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d84:	005b      	lslcc	r3, r3, #1
 8000d86:	ea40 0001 	orr.w	r0, r0, r1
 8000d8a:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d8e:	2afd      	cmp	r2, #253	; 0xfd
 8000d90:	d81d      	bhi.n	8000dce <__aeabi_fmul+0x92>
 8000d92:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d96:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d9a:	bf08      	it	eq
 8000d9c:	f020 0001 	biceq.w	r0, r0, #1
 8000da0:	4770      	bx	lr
 8000da2:	f090 0f00 	teq	r0, #0
 8000da6:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000daa:	bf08      	it	eq
 8000dac:	0249      	lsleq	r1, r1, #9
 8000dae:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000db2:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000db6:	3a7f      	subs	r2, #127	; 0x7f
 8000db8:	bfc2      	ittt	gt
 8000dba:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000dbe:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dc2:	4770      	bxgt	lr
 8000dc4:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000dc8:	f04f 0300 	mov.w	r3, #0
 8000dcc:	3a01      	subs	r2, #1
 8000dce:	dc5d      	bgt.n	8000e8c <__aeabi_fmul+0x150>
 8000dd0:	f112 0f19 	cmn.w	r2, #25
 8000dd4:	bfdc      	itt	le
 8000dd6:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000dda:	4770      	bxle	lr
 8000ddc:	f1c2 0200 	rsb	r2, r2, #0
 8000de0:	0041      	lsls	r1, r0, #1
 8000de2:	fa21 f102 	lsr.w	r1, r1, r2
 8000de6:	f1c2 0220 	rsb	r2, r2, #32
 8000dea:	fa00 fc02 	lsl.w	ip, r0, r2
 8000dee:	ea5f 0031 	movs.w	r0, r1, rrx
 8000df2:	f140 0000 	adc.w	r0, r0, #0
 8000df6:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000dfa:	bf08      	it	eq
 8000dfc:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e00:	4770      	bx	lr
 8000e02:	f092 0f00 	teq	r2, #0
 8000e06:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e0a:	bf02      	ittt	eq
 8000e0c:	0040      	lsleq	r0, r0, #1
 8000e0e:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e12:	3a01      	subeq	r2, #1
 8000e14:	d0f9      	beq.n	8000e0a <__aeabi_fmul+0xce>
 8000e16:	ea40 000c 	orr.w	r0, r0, ip
 8000e1a:	f093 0f00 	teq	r3, #0
 8000e1e:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e22:	bf02      	ittt	eq
 8000e24:	0049      	lsleq	r1, r1, #1
 8000e26:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e2a:	3b01      	subeq	r3, #1
 8000e2c:	d0f9      	beq.n	8000e22 <__aeabi_fmul+0xe6>
 8000e2e:	ea41 010c 	orr.w	r1, r1, ip
 8000e32:	e78f      	b.n	8000d54 <__aeabi_fmul+0x18>
 8000e34:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e38:	ea92 0f0c 	teq	r2, ip
 8000e3c:	bf18      	it	ne
 8000e3e:	ea93 0f0c 	teqne	r3, ip
 8000e42:	d00a      	beq.n	8000e5a <__aeabi_fmul+0x11e>
 8000e44:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000e48:	bf18      	it	ne
 8000e4a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000e4e:	d1d8      	bne.n	8000e02 <__aeabi_fmul+0xc6>
 8000e50:	ea80 0001 	eor.w	r0, r0, r1
 8000e54:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e58:	4770      	bx	lr
 8000e5a:	f090 0f00 	teq	r0, #0
 8000e5e:	bf17      	itett	ne
 8000e60:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e64:	4608      	moveq	r0, r1
 8000e66:	f091 0f00 	teqne	r1, #0
 8000e6a:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e6e:	d014      	beq.n	8000e9a <__aeabi_fmul+0x15e>
 8000e70:	ea92 0f0c 	teq	r2, ip
 8000e74:	d101      	bne.n	8000e7a <__aeabi_fmul+0x13e>
 8000e76:	0242      	lsls	r2, r0, #9
 8000e78:	d10f      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e7a:	ea93 0f0c 	teq	r3, ip
 8000e7e:	d103      	bne.n	8000e88 <__aeabi_fmul+0x14c>
 8000e80:	024b      	lsls	r3, r1, #9
 8000e82:	bf18      	it	ne
 8000e84:	4608      	movne	r0, r1
 8000e86:	d108      	bne.n	8000e9a <__aeabi_fmul+0x15e>
 8000e88:	ea80 0001 	eor.w	r0, r0, r1
 8000e8c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e90:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e94:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e98:	4770      	bx	lr
 8000e9a:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e9e:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000ea2:	4770      	bx	lr

08000ea4 <__aeabi_fdiv>:
 8000ea4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ea8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eac:	bf1e      	ittt	ne
 8000eae:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eb2:	ea92 0f0c 	teqne	r2, ip
 8000eb6:	ea93 0f0c 	teqne	r3, ip
 8000eba:	d069      	beq.n	8000f90 <__aeabi_fdiv+0xec>
 8000ebc:	eba2 0203 	sub.w	r2, r2, r3
 8000ec0:	ea80 0c01 	eor.w	ip, r0, r1
 8000ec4:	0249      	lsls	r1, r1, #9
 8000ec6:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000eca:	d037      	beq.n	8000f3c <__aeabi_fdiv+0x98>
 8000ecc:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000ed0:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000ed4:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ed8:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf38      	it	cc
 8000ee0:	005b      	lslcc	r3, r3, #1
 8000ee2:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000ee6:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000eea:	428b      	cmp	r3, r1
 8000eec:	bf24      	itt	cs
 8000eee:	1a5b      	subcs	r3, r3, r1
 8000ef0:	ea40 000c 	orrcs.w	r0, r0, ip
 8000ef4:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ef8:	bf24      	itt	cs
 8000efa:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000efe:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f02:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f06:	bf24      	itt	cs
 8000f08:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f0c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f10:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f14:	bf24      	itt	cs
 8000f16:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f1a:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f1e:	011b      	lsls	r3, r3, #4
 8000f20:	bf18      	it	ne
 8000f22:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f26:	d1e0      	bne.n	8000eea <__aeabi_fdiv+0x46>
 8000f28:	2afd      	cmp	r2, #253	; 0xfd
 8000f2a:	f63f af50 	bhi.w	8000dce <__aeabi_fmul+0x92>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f34:	bf08      	it	eq
 8000f36:	f020 0001 	biceq.w	r0, r0, #1
 8000f3a:	4770      	bx	lr
 8000f3c:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f40:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f44:	327f      	adds	r2, #127	; 0x7f
 8000f46:	bfc2      	ittt	gt
 8000f48:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000f4c:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f50:	4770      	bxgt	lr
 8000f52:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f56:	f04f 0300 	mov.w	r3, #0
 8000f5a:	3a01      	subs	r2, #1
 8000f5c:	e737      	b.n	8000dce <__aeabi_fmul+0x92>
 8000f5e:	f092 0f00 	teq	r2, #0
 8000f62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f66:	bf02      	ittt	eq
 8000f68:	0040      	lsleq	r0, r0, #1
 8000f6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f6e:	3a01      	subeq	r2, #1
 8000f70:	d0f9      	beq.n	8000f66 <__aeabi_fdiv+0xc2>
 8000f72:	ea40 000c 	orr.w	r0, r0, ip
 8000f76:	f093 0f00 	teq	r3, #0
 8000f7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f7e:	bf02      	ittt	eq
 8000f80:	0049      	lsleq	r1, r1, #1
 8000f82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f86:	3b01      	subeq	r3, #1
 8000f88:	d0f9      	beq.n	8000f7e <__aeabi_fdiv+0xda>
 8000f8a:	ea41 010c 	orr.w	r1, r1, ip
 8000f8e:	e795      	b.n	8000ebc <__aeabi_fdiv+0x18>
 8000f90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f94:	ea92 0f0c 	teq	r2, ip
 8000f98:	d108      	bne.n	8000fac <__aeabi_fdiv+0x108>
 8000f9a:	0242      	lsls	r2, r0, #9
 8000f9c:	f47f af7d 	bne.w	8000e9a <__aeabi_fmul+0x15e>
 8000fa0:	ea93 0f0c 	teq	r3, ip
 8000fa4:	f47f af70 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fa8:	4608      	mov	r0, r1
 8000faa:	e776      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fac:	ea93 0f0c 	teq	r3, ip
 8000fb0:	d104      	bne.n	8000fbc <__aeabi_fdiv+0x118>
 8000fb2:	024b      	lsls	r3, r1, #9
 8000fb4:	f43f af4c 	beq.w	8000e50 <__aeabi_fmul+0x114>
 8000fb8:	4608      	mov	r0, r1
 8000fba:	e76e      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fbc:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000fc0:	bf18      	it	ne
 8000fc2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000fc6:	d1ca      	bne.n	8000f5e <__aeabi_fdiv+0xba>
 8000fc8:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000fcc:	f47f af5c 	bne.w	8000e88 <__aeabi_fmul+0x14c>
 8000fd0:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000fd4:	f47f af3c 	bne.w	8000e50 <__aeabi_fmul+0x114>
 8000fd8:	e75f      	b.n	8000e9a <__aeabi_fmul+0x15e>
 8000fda:	bf00      	nop

08000fdc <__aeabi_f2iz>:
 8000fdc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fe0:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8000fe4:	d30f      	bcc.n	8001006 <__aeabi_f2iz+0x2a>
 8000fe6:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8000fea:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8000fee:	d90d      	bls.n	800100c <__aeabi_f2iz+0x30>
 8000ff0:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8000ff4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000ff8:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000ffc:	fa23 f002 	lsr.w	r0, r3, r2
 8001000:	bf18      	it	ne
 8001002:	4240      	negne	r0, r0
 8001004:	4770      	bx	lr
 8001006:	f04f 0000 	mov.w	r0, #0
 800100a:	4770      	bx	lr
 800100c:	f112 0f61 	cmn.w	r2, #97	; 0x61
 8001010:	d101      	bne.n	8001016 <__aeabi_f2iz+0x3a>
 8001012:	0242      	lsls	r2, r0, #9
 8001014:	d105      	bne.n	8001022 <__aeabi_f2iz+0x46>
 8001016:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 800101a:	bf08      	it	eq
 800101c:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8001020:	4770      	bx	lr
 8001022:	f04f 0000 	mov.w	r0, #0
 8001026:	4770      	bx	lr

08001028 <__aeabi_uldivmod>:
 8001028:	b953      	cbnz	r3, 8001040 <__aeabi_uldivmod+0x18>
 800102a:	b94a      	cbnz	r2, 8001040 <__aeabi_uldivmod+0x18>
 800102c:	2900      	cmp	r1, #0
 800102e:	bf08      	it	eq
 8001030:	2800      	cmpeq	r0, #0
 8001032:	bf1c      	itt	ne
 8001034:	f04f 31ff 	movne.w	r1, #4294967295
 8001038:	f04f 30ff 	movne.w	r0, #4294967295
 800103c:	f000 b982 	b.w	8001344 <__aeabi_idiv0>
 8001040:	f1ad 0c08 	sub.w	ip, sp, #8
 8001044:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8001048:	f000 f806 	bl	8001058 <__udivmoddi4>
 800104c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8001050:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8001054:	b004      	add	sp, #16
 8001056:	4770      	bx	lr

08001058 <__udivmoddi4>:
 8001058:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800105c:	468c      	mov	ip, r1
 800105e:	460c      	mov	r4, r1
 8001060:	4605      	mov	r5, r0
 8001062:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8001064:	2b00      	cmp	r3, #0
 8001066:	d14f      	bne.n	8001108 <__udivmoddi4+0xb0>
 8001068:	428a      	cmp	r2, r1
 800106a:	4617      	mov	r7, r2
 800106c:	d96b      	bls.n	8001146 <__udivmoddi4+0xee>
 800106e:	fab2 fe82 	clz	lr, r2
 8001072:	f1be 0f00 	cmp.w	lr, #0
 8001076:	d00b      	beq.n	8001090 <__udivmoddi4+0x38>
 8001078:	f1ce 0520 	rsb	r5, lr, #32
 800107c:	fa20 f505 	lsr.w	r5, r0, r5
 8001080:	fa01 f30e 	lsl.w	r3, r1, lr
 8001084:	ea45 0c03 	orr.w	ip, r5, r3
 8001088:	fa02 f70e 	lsl.w	r7, r2, lr
 800108c:	fa00 f50e 	lsl.w	r5, r0, lr
 8001090:	0c39      	lsrs	r1, r7, #16
 8001092:	fbbc f0f1 	udiv	r0, ip, r1
 8001096:	b2ba      	uxth	r2, r7
 8001098:	fb01 c310 	mls	r3, r1, r0, ip
 800109c:	fb00 f802 	mul.w	r8, r0, r2
 80010a0:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 80010a4:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
 80010a8:	45a0      	cmp	r8, r4
 80010aa:	d909      	bls.n	80010c0 <__udivmoddi4+0x68>
 80010ac:	19e4      	adds	r4, r4, r7
 80010ae:	f100 33ff 	add.w	r3, r0, #4294967295
 80010b2:	f080 8128 	bcs.w	8001306 <__udivmoddi4+0x2ae>
 80010b6:	45a0      	cmp	r8, r4
 80010b8:	f240 8125 	bls.w	8001306 <__udivmoddi4+0x2ae>
 80010bc:	3802      	subs	r0, #2
 80010be:	443c      	add	r4, r7
 80010c0:	ebc8 0404 	rsb	r4, r8, r4
 80010c4:	fbb4 f3f1 	udiv	r3, r4, r1
 80010c8:	fb01 4c13 	mls	ip, r1, r3, r4
 80010cc:	fb03 f202 	mul.w	r2, r3, r2
 80010d0:	b2ac      	uxth	r4, r5
 80010d2:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
 80010d6:	428a      	cmp	r2, r1
 80010d8:	d909      	bls.n	80010ee <__udivmoddi4+0x96>
 80010da:	19c9      	adds	r1, r1, r7
 80010dc:	f103 34ff 	add.w	r4, r3, #4294967295
 80010e0:	f080 810f 	bcs.w	8001302 <__udivmoddi4+0x2aa>
 80010e4:	428a      	cmp	r2, r1
 80010e6:	f240 810c 	bls.w	8001302 <__udivmoddi4+0x2aa>
 80010ea:	3b02      	subs	r3, #2
 80010ec:	4439      	add	r1, r7
 80010ee:	1a8a      	subs	r2, r1, r2
 80010f0:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80010f4:	2100      	movs	r1, #0
 80010f6:	2e00      	cmp	r6, #0
 80010f8:	d063      	beq.n	80011c2 <__udivmoddi4+0x16a>
 80010fa:	fa22 f20e 	lsr.w	r2, r2, lr
 80010fe:	2300      	movs	r3, #0
 8001100:	e886 000c 	stmia.w	r6, {r2, r3}
 8001104:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001108:	428b      	cmp	r3, r1
 800110a:	d907      	bls.n	800111c <__udivmoddi4+0xc4>
 800110c:	2e00      	cmp	r6, #0
 800110e:	d056      	beq.n	80011be <__udivmoddi4+0x166>
 8001110:	2100      	movs	r1, #0
 8001112:	e886 0011 	stmia.w	r6, {r0, r4}
 8001116:	4608      	mov	r0, r1
 8001118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800111c:	fab3 f183 	clz	r1, r3
 8001120:	2900      	cmp	r1, #0
 8001122:	f040 8093 	bne.w	800124c <__udivmoddi4+0x1f4>
 8001126:	42a3      	cmp	r3, r4
 8001128:	d302      	bcc.n	8001130 <__udivmoddi4+0xd8>
 800112a:	4282      	cmp	r2, r0
 800112c:	f200 80fe 	bhi.w	800132c <__udivmoddi4+0x2d4>
 8001130:	1a85      	subs	r5, r0, r2
 8001132:	eb64 0303 	sbc.w	r3, r4, r3
 8001136:	469c      	mov	ip, r3
 8001138:	2001      	movs	r0, #1
 800113a:	2e00      	cmp	r6, #0
 800113c:	d041      	beq.n	80011c2 <__udivmoddi4+0x16a>
 800113e:	e886 1020 	stmia.w	r6, {r5, ip}
 8001142:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001146:	b912      	cbnz	r2, 800114e <__udivmoddi4+0xf6>
 8001148:	2701      	movs	r7, #1
 800114a:	fbb7 f7f2 	udiv	r7, r7, r2
 800114e:	fab7 fe87 	clz	lr, r7
 8001152:	f1be 0f00 	cmp.w	lr, #0
 8001156:	d136      	bne.n	80011c6 <__udivmoddi4+0x16e>
 8001158:	1be4      	subs	r4, r4, r7
 800115a:	ea4f 4817 	mov.w	r8, r7, lsr #16
 800115e:	fa1f f987 	uxth.w	r9, r7
 8001162:	2101      	movs	r1, #1
 8001164:	fbb4 f3f8 	udiv	r3, r4, r8
 8001168:	fb08 4413 	mls	r4, r8, r3, r4
 800116c:	fb09 f203 	mul.w	r2, r9, r3
 8001170:	ea4f 4c15 	mov.w	ip, r5, lsr #16
 8001174:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
 8001178:	42a2      	cmp	r2, r4
 800117a:	d907      	bls.n	800118c <__udivmoddi4+0x134>
 800117c:	19e4      	adds	r4, r4, r7
 800117e:	f103 30ff 	add.w	r0, r3, #4294967295
 8001182:	d202      	bcs.n	800118a <__udivmoddi4+0x132>
 8001184:	42a2      	cmp	r2, r4
 8001186:	f200 80d3 	bhi.w	8001330 <__udivmoddi4+0x2d8>
 800118a:	4603      	mov	r3, r0
 800118c:	1aa4      	subs	r4, r4, r2
 800118e:	fbb4 f0f8 	udiv	r0, r4, r8
 8001192:	fb08 4810 	mls	r8, r8, r0, r4
 8001196:	fb09 f900 	mul.w	r9, r9, r0
 800119a:	b2ac      	uxth	r4, r5
 800119c:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
 80011a0:	4591      	cmp	r9, r2
 80011a2:	d907      	bls.n	80011b4 <__udivmoddi4+0x15c>
 80011a4:	19d2      	adds	r2, r2, r7
 80011a6:	f100 34ff 	add.w	r4, r0, #4294967295
 80011aa:	d202      	bcs.n	80011b2 <__udivmoddi4+0x15a>
 80011ac:	4591      	cmp	r9, r2
 80011ae:	f200 80ba 	bhi.w	8001326 <__udivmoddi4+0x2ce>
 80011b2:	4620      	mov	r0, r4
 80011b4:	ebc9 0202 	rsb	r2, r9, r2
 80011b8:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80011bc:	e79b      	b.n	80010f6 <__udivmoddi4+0x9e>
 80011be:	4631      	mov	r1, r6
 80011c0:	4630      	mov	r0, r6
 80011c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80011c6:	fa07 f70e 	lsl.w	r7, r7, lr
 80011ca:	f1ce 0c20 	rsb	ip, lr, #32
 80011ce:	fa24 f30c 	lsr.w	r3, r4, ip
 80011d2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80011d6:	fbb3 faf8 	udiv	sl, r3, r8
 80011da:	fa1f f987 	uxth.w	r9, r7
 80011de:	fb08 351a 	mls	r5, r8, sl, r3
 80011e2:	fa20 fc0c 	lsr.w	ip, r0, ip
 80011e6:	fa04 f40e 	lsl.w	r4, r4, lr
 80011ea:	fb0a fb09 	mul.w	fp, sl, r9
 80011ee:	ea4c 0c04 	orr.w	ip, ip, r4
 80011f2:	ea4f 421c 	mov.w	r2, ip, lsr #16
 80011f6:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
 80011fa:	459b      	cmp	fp, r3
 80011fc:	fa00 f50e 	lsl.w	r5, r0, lr
 8001200:	d90a      	bls.n	8001218 <__udivmoddi4+0x1c0>
 8001202:	19db      	adds	r3, r3, r7
 8001204:	f10a 32ff 	add.w	r2, sl, #4294967295
 8001208:	f080 808b 	bcs.w	8001322 <__udivmoddi4+0x2ca>
 800120c:	459b      	cmp	fp, r3
 800120e:	f240 8088 	bls.w	8001322 <__udivmoddi4+0x2ca>
 8001212:	f1aa 0a02 	sub.w	sl, sl, #2
 8001216:	443b      	add	r3, r7
 8001218:	ebcb 0303 	rsb	r3, fp, r3
 800121c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001220:	fb08 3310 	mls	r3, r8, r0, r3
 8001224:	fb00 f409 	mul.w	r4, r0, r9
 8001228:	fa1f fc8c 	uxth.w	ip, ip
 800122c:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
 8001230:	429c      	cmp	r4, r3
 8001232:	d907      	bls.n	8001244 <__udivmoddi4+0x1ec>
 8001234:	19db      	adds	r3, r3, r7
 8001236:	f100 32ff 	add.w	r2, r0, #4294967295
 800123a:	d26e      	bcs.n	800131a <__udivmoddi4+0x2c2>
 800123c:	429c      	cmp	r4, r3
 800123e:	d96c      	bls.n	800131a <__udivmoddi4+0x2c2>
 8001240:	3802      	subs	r0, #2
 8001242:	443b      	add	r3, r7
 8001244:	1b1c      	subs	r4, r3, r4
 8001246:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
 800124a:	e78b      	b.n	8001164 <__udivmoddi4+0x10c>
 800124c:	f1c1 0e20 	rsb	lr, r1, #32
 8001250:	408b      	lsls	r3, r1
 8001252:	fa22 fc0e 	lsr.w	ip, r2, lr
 8001256:	ea4c 0c03 	orr.w	ip, ip, r3
 800125a:	fa24 f70e 	lsr.w	r7, r4, lr
 800125e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001262:	fbb7 faf9 	udiv	sl, r7, r9
 8001266:	fa1f f38c 	uxth.w	r3, ip
 800126a:	fb09 771a 	mls	r7, r9, sl, r7
 800126e:	fa20 f80e 	lsr.w	r8, r0, lr
 8001272:	408c      	lsls	r4, r1
 8001274:	fb0a f503 	mul.w	r5, sl, r3
 8001278:	ea48 0404 	orr.w	r4, r8, r4
 800127c:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8001280:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
 8001284:	42bd      	cmp	r5, r7
 8001286:	fa02 f201 	lsl.w	r2, r2, r1
 800128a:	fa00 fb01 	lsl.w	fp, r0, r1
 800128e:	d909      	bls.n	80012a4 <__udivmoddi4+0x24c>
 8001290:	eb17 070c 	adds.w	r7, r7, ip
 8001294:	f10a 30ff 	add.w	r0, sl, #4294967295
 8001298:	d241      	bcs.n	800131e <__udivmoddi4+0x2c6>
 800129a:	42bd      	cmp	r5, r7
 800129c:	d93f      	bls.n	800131e <__udivmoddi4+0x2c6>
 800129e:	f1aa 0a02 	sub.w	sl, sl, #2
 80012a2:	4467      	add	r7, ip
 80012a4:	1b7f      	subs	r7, r7, r5
 80012a6:	fbb7 f5f9 	udiv	r5, r7, r9
 80012aa:	fb09 7715 	mls	r7, r9, r5, r7
 80012ae:	fb05 f303 	mul.w	r3, r5, r3
 80012b2:	b2a4      	uxth	r4, r4
 80012b4:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 80012b8:	42bb      	cmp	r3, r7
 80012ba:	d908      	bls.n	80012ce <__udivmoddi4+0x276>
 80012bc:	eb17 070c 	adds.w	r7, r7, ip
 80012c0:	f105 30ff 	add.w	r0, r5, #4294967295
 80012c4:	d227      	bcs.n	8001316 <__udivmoddi4+0x2be>
 80012c6:	42bb      	cmp	r3, r7
 80012c8:	d925      	bls.n	8001316 <__udivmoddi4+0x2be>
 80012ca:	3d02      	subs	r5, #2
 80012cc:	4467      	add	r7, ip
 80012ce:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
 80012d2:	fba0 8902 	umull	r8, r9, r0, r2
 80012d6:	1aff      	subs	r7, r7, r3
 80012d8:	454f      	cmp	r7, r9
 80012da:	4645      	mov	r5, r8
 80012dc:	464c      	mov	r4, r9
 80012de:	d314      	bcc.n	800130a <__udivmoddi4+0x2b2>
 80012e0:	d029      	beq.n	8001336 <__udivmoddi4+0x2de>
 80012e2:	b366      	cbz	r6, 800133e <__udivmoddi4+0x2e6>
 80012e4:	ebbb 0305 	subs.w	r3, fp, r5
 80012e8:	eb67 0704 	sbc.w	r7, r7, r4
 80012ec:	fa07 fe0e 	lsl.w	lr, r7, lr
 80012f0:	40cb      	lsrs	r3, r1
 80012f2:	40cf      	lsrs	r7, r1
 80012f4:	ea4e 0303 	orr.w	r3, lr, r3
 80012f8:	e886 0088 	stmia.w	r6, {r3, r7}
 80012fc:	2100      	movs	r1, #0
 80012fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001302:	4623      	mov	r3, r4
 8001304:	e6f3      	b.n	80010ee <__udivmoddi4+0x96>
 8001306:	4618      	mov	r0, r3
 8001308:	e6da      	b.n	80010c0 <__udivmoddi4+0x68>
 800130a:	ebb8 0502 	subs.w	r5, r8, r2
 800130e:	eb69 040c 	sbc.w	r4, r9, ip
 8001312:	3801      	subs	r0, #1
 8001314:	e7e5      	b.n	80012e2 <__udivmoddi4+0x28a>
 8001316:	4605      	mov	r5, r0
 8001318:	e7d9      	b.n	80012ce <__udivmoddi4+0x276>
 800131a:	4610      	mov	r0, r2
 800131c:	e792      	b.n	8001244 <__udivmoddi4+0x1ec>
 800131e:	4682      	mov	sl, r0
 8001320:	e7c0      	b.n	80012a4 <__udivmoddi4+0x24c>
 8001322:	4692      	mov	sl, r2
 8001324:	e778      	b.n	8001218 <__udivmoddi4+0x1c0>
 8001326:	3802      	subs	r0, #2
 8001328:	443a      	add	r2, r7
 800132a:	e743      	b.n	80011b4 <__udivmoddi4+0x15c>
 800132c:	4608      	mov	r0, r1
 800132e:	e704      	b.n	800113a <__udivmoddi4+0xe2>
 8001330:	3b02      	subs	r3, #2
 8001332:	443c      	add	r4, r7
 8001334:	e72a      	b.n	800118c <__udivmoddi4+0x134>
 8001336:	45c3      	cmp	fp, r8
 8001338:	d3e7      	bcc.n	800130a <__udivmoddi4+0x2b2>
 800133a:	463c      	mov	r4, r7
 800133c:	e7d1      	b.n	80012e2 <__udivmoddi4+0x28a>
 800133e:	4631      	mov	r1, r6
 8001340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08001344 <__aeabi_idiv0>:
 8001344:	4770      	bx	lr
 8001346:	bf00      	nop

08001348 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001348:	b510      	push	{r4, lr}
 800134a:	4604      	mov	r4, r0
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800134c:	f001 fbd2 	bl	8002af4 <HAL_RCC_GetHCLKFreq>
 8001350:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001354:	fbb0 f0f3 	udiv	r0, r0, r3
 8001358:	f000 faa0 	bl	800189c <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 800135c:	2200      	movs	r2, #0
 800135e:	4621      	mov	r1, r4
 8001360:	f04f 30ff 	mov.w	r0, #4294967295
 8001364:	f000 fa5a 	bl	800181c <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
}
 8001368:	2000      	movs	r0, #0
 800136a:	bd10      	pop	{r4, pc}

0800136c <HAL_Init>:
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800136c:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_Init+0x20>)
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800136e:	b508      	push	{r3, lr}
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001370:	6813      	ldr	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001372:	2003      	movs	r0, #3
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001374:	f043 0310 	orr.w	r3, r3, #16
 8001378:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800137a:	f000 fa3d 	bl	80017f8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800137e:	2000      	movs	r0, #0
 8001380:	f7ff ffe2 	bl	8001348 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001384:	f002 ffd0 	bl	8004328 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
}
 8001388:	2000      	movs	r0, #0
 800138a:	bd08      	pop	{r3, pc}
 800138c:	40022000 	.word	0x40022000

08001390 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick++;
 8001390:	4a02      	ldr	r2, [pc, #8]	; (800139c <HAL_IncTick+0xc>)
 8001392:	6813      	ldr	r3, [r2, #0]
 8001394:	3301      	adds	r3, #1
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	4770      	bx	lr
 800139a:	bf00      	nop
 800139c:	200005bc 	.word	0x200005bc

080013a0 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80013a0:	4b01      	ldr	r3, [pc, #4]	; (80013a8 <HAL_GetTick+0x8>)
 80013a2:	6818      	ldr	r0, [r3, #0]
}
 80013a4:	4770      	bx	lr
 80013a6:	bf00      	nop
 80013a8:	200005bc 	.word	0x200005bc

080013ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 80013ac:	b513      	push	{r0, r1, r4, lr}
 80013ae:	9001      	str	r0, [sp, #4]
  uint32_t tickstart = 0;
  tickstart = HAL_GetTick();
 80013b0:	f7ff fff6 	bl	80013a0 <HAL_GetTick>
 80013b4:	4604      	mov	r4, r0
  while((HAL_GetTick() - tickstart) < Delay)
 80013b6:	f7ff fff3 	bl	80013a0 <HAL_GetTick>
 80013ba:	9b01      	ldr	r3, [sp, #4]
 80013bc:	1b00      	subs	r0, r0, r4
 80013be:	4298      	cmp	r0, r3
 80013c0:	d3f9      	bcc.n	80013b6 <HAL_Delay+0xa>
  {
  }
}
 80013c2:	b002      	add	sp, #8
 80013c4:	bd10      	pop	{r4, pc}

080013c6 <HAL_ADC_ConvCpltCallback>:
 80013c6:	4770      	bx	lr

080013c8 <HAL_ADC_LevelOutOfWindowCallback>:
 80013c8:	4770      	bx	lr

080013ca <HAL_ADC_IRQHandler>:
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80013ca:	6803      	ldr	r3, [r0, #0]
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80013cc:	b510      	push	{r4, lr}
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80013ce:	685a      	ldr	r2, [r3, #4]
  * @brief  Handles ADC interrupt request  
  * @param  hadc: ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef* hadc)
{
 80013d0:	4604      	mov	r4, r0
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));
  
  
  /* ========== Check End of Conversion flag for regular group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_EOC))
 80013d2:	0690      	lsls	r0, r2, #26
 80013d4:	d527      	bpl.n	8001426 <HAL_ADC_IRQHandler+0x5c>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC) )
 80013d6:	681a      	ldr	r2, [r3, #0]
 80013d8:	0791      	lsls	r1, r2, #30
 80013da:	d524      	bpl.n	8001426 <HAL_ADC_IRQHandler+0x5c>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80013dc:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80013de:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC); 
 80013e0:	bf5e      	ittt	pl
 80013e2:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 80013e4:	f442 7200 	orrpl.w	r2, r2, #512	; 0x200
 80013e8:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* Determine whether any further conversion upcoming on group regular   */
      /* by external trigger, continuous mode or scan sequence on going.      */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80013ea:	689a      	ldr	r2, [r3, #8]
 80013ec:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 80013f0:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 80013f4:	d110      	bne.n	8001418 <HAL_ADC_IRQHandler+0x4e>
 80013f6:	68e2      	ldr	r2, [r4, #12]
 80013f8:	b972      	cbnz	r2, 8001418 <HAL_ADC_IRQHandler+0x4e>
         (hadc->Init.ContinuousConvMode == DISABLE)   )
      {
        /* Disable ADC end of conversion interrupt on group regular */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80013fa:	685a      	ldr	r2, [r3, #4]
 80013fc:	f022 0220 	bic.w	r2, r2, #32
 8001400:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8001402:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001404:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001408:	62a3      	str	r3, [r4, #40]	; 0x28
        
        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800140a:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800140c:	04db      	lsls	r3, r3, #19
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800140e:	bf5e      	ittt	pl
 8001410:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 8001412:	f043 0301 	orrpl.w	r3, r3, #1
 8001416:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */
      HAL_ADC_ConvCpltCallback(hadc);
 8001418:	4620      	mov	r0, r4
 800141a:	f7ff ffd4 	bl	80013c6 <HAL_ADC_ConvCpltCallback>
      
      /* Clear regular group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800141e:	6823      	ldr	r3, [r4, #0]
 8001420:	f06f 0212 	mvn.w	r2, #18
 8001424:	601a      	str	r2, [r3, #0]
    }
  }
  
  /* ========== Check End of Conversion flag for injected group ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_JEOC))
 8001426:	6823      	ldr	r3, [r4, #0]
 8001428:	685a      	ldr	r2, [r3, #4]
 800142a:	0610      	lsls	r0, r2, #24
 800142c:	d530      	bpl.n	8001490 <HAL_ADC_IRQHandler+0xc6>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOC))
 800142e:	681a      	ldr	r2, [r3, #0]
 8001430:	0751      	lsls	r1, r2, #29
 8001432:	d52d      	bpl.n	8001490 <HAL_ADC_IRQHandler+0xc6>
    {
      /* Update state machine on conversion status if not in error state */
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8001434:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8001436:	06d2      	lsls	r2, r2, #27
      {
        /* Set ADC state */
        SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8001438:	bf5e      	ittt	pl
 800143a:	6aa2      	ldrpl	r2, [r4, #40]	; 0x28
 800143c:	f442 5200 	orrpl.w	r2, r2, #8192	; 0x2000
 8001440:	62a2      	strpl	r2, [r4, #40]	; 0x28
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001442:	689a      	ldr	r2, [r3, #8]
 8001444:	f402 42e0 	and.w	r2, r2, #28672	; 0x7000
 8001448:	f5b2 4fe0 	cmp.w	r2, #28672	; 0x7000
 800144c:	d00a      	beq.n	8001464 <HAL_ADC_IRQHandler+0x9a>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 800144e:	685a      	ldr	r2, [r3, #4]
      /* conversion from group regular (same conditions as group regular      */
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
 8001450:	0550      	lsls	r0, r2, #21
 8001452:	d416      	bmi.n	8001482 <HAL_ADC_IRQHandler+0xb8>
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001454:	689a      	ldr	r2, [r3, #8]
      /* interruption disabling above).                                       */
      /* Note: On STM32F1 devices, in case of sequencer enabled               */
      /*       (several ranks selected), end of conversion flag is raised     */
      /*       at the end of the sequence.                                    */
      if(ADC_IS_SOFTWARE_START_INJECTED(hadc)                     || 
         (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&     
 8001456:	f402 2260 	and.w	r2, r2, #917504	; 0xe0000
 800145a:	f5b2 2f60 	cmp.w	r2, #917504	; 0xe0000
 800145e:	d110      	bne.n	8001482 <HAL_ADC_IRQHandler+0xb8>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)        &&
 8001460:	68e2      	ldr	r2, [r4, #12]
 8001462:	b972      	cbnz	r2, 8001482 <HAL_ADC_IRQHandler+0xb8>
          (hadc->Init.ContinuousConvMode == DISABLE)   )        )   )
      {
        /* Disable ADC end of conversion interrupt on group injected */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8001464:	685a      	ldr	r2, [r3, #4]
 8001466:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800146a:	605a      	str	r2, [r3, #4]
        
        /* Set ADC state */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);   
 800146c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800146e:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001472:	62a3      	str	r3, [r4, #40]	; 0x28

        if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8001474:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001476:	05d9      	lsls	r1, r3, #23
        { 
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8001478:	bf5e      	ittt	pl
 800147a:	6aa3      	ldrpl	r3, [r4, #40]	; 0x28
 800147c:	f043 0301 	orrpl.w	r3, r3, #1
 8001480:	62a3      	strpl	r3, [r4, #40]	; 0x28
        }
      }

      /* Conversion complete callback */ 
      HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8001482:	4620      	mov	r0, r4
 8001484:	f000 f9b6 	bl	80017f4 <HAL_ADCEx_InjectedConvCpltCallback>
      
      /* Clear injected group conversion flag */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8001488:	6823      	ldr	r3, [r4, #0]
 800148a:	f06f 020c 	mvn.w	r2, #12
 800148e:	601a      	str	r2, [r3, #0]
    }
  }
   
  /* ========== Check Analog watchdog flags ========== */
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
 8001490:	6823      	ldr	r3, [r4, #0]
 8001492:	685a      	ldr	r2, [r3, #4]
 8001494:	0652      	lsls	r2, r2, #25
 8001496:	d50d      	bpl.n	80014b4 <HAL_ADC_IRQHandler+0xea>
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	07db      	lsls	r3, r3, #31
 800149c:	d50a      	bpl.n	80014b4 <HAL_ADC_IRQHandler+0xea>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 800149e:	6aa3      	ldr	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80014a0:	4620      	mov	r0, r4
  if(__HAL_ADC_GET_IT_SOURCE(hadc, ADC_IT_AWD))
  {
    if(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80014a2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80014a6:	62a3      	str	r3, [r4, #40]	; 0x28
      
      /* Level out of window callback */ 
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 80014a8:	f7ff ff8e 	bl	80013c8 <HAL_ADC_LevelOutOfWindowCallback>
      
      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 80014ac:	6823      	ldr	r3, [r4, #0]
 80014ae:	f06f 0201 	mvn.w	r2, #1
 80014b2:	601a      	str	r2, [r3, #0]
 80014b4:	bd10      	pop	{r4, pc}
	...

080014b8 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 80014b8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  __IO uint32_t wait_loop_index = 0;
 80014ba:	2300      	movs	r3, #0
 80014bc:	9301      	str	r3, [sp, #4]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80014be:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
 80014c2:	2b01      	cmp	r3, #1
 80014c4:	f000 80ae 	beq.w	8001624 <HAL_ADC_ConfigChannel+0x16c>
 80014c8:	2301      	movs	r3, #1
 80014ca:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80014ce:	684b      	ldr	r3, [r1, #4]
 80014d0:	6804      	ldr	r4, [r0, #0]
 80014d2:	2b06      	cmp	r3, #6
 80014d4:	680d      	ldr	r5, [r1, #0]
 80014d6:	d818      	bhi.n	800150a <HAL_ADC_ConfigChannel+0x52>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80014d8:	6b67      	ldr	r7, [r4, #52]	; 0x34
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80014da:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80014de:	fa92 f6a2 	rbit	r6, r2
 80014e2:	fab6 f686 	clz	r6, r6
 80014e6:	3b01      	subs	r3, #1
 80014e8:	fa92 f2a2 	rbit	r2, r2
 80014ec:	fab2 f282 	clz	r2, r2
 80014f0:	435e      	muls	r6, r3
 80014f2:	4353      	muls	r3, r2
 80014f4:	f04f 0e1f 	mov.w	lr, #31
 80014f8:	fa0e f606 	lsl.w	r6, lr, r6
 80014fc:	ea27 0606 	bic.w	r6, r7, r6
 8001500:	fa05 f303 	lsl.w	r3, r5, r3
 8001504:	4333      	orrs	r3, r6
 8001506:	6363      	str	r3, [r4, #52]	; 0x34
 8001508:	e030      	b.n	800156c <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 800150a:	2b0c      	cmp	r3, #12
 800150c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8001510:	d816      	bhi.n	8001540 <HAL_ADC_ConfigChannel+0x88>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 8001512:	6b27      	ldr	r7, [r4, #48]	; 0x30
 8001514:	fa92 f6a2 	rbit	r6, r2
 8001518:	fab6 f686 	clz	r6, r6
 800151c:	3b07      	subs	r3, #7
 800151e:	fa92 f2a2 	rbit	r2, r2
 8001522:	fab2 f282 	clz	r2, r2
 8001526:	435e      	muls	r6, r3
 8001528:	435a      	muls	r2, r3
 800152a:	f04f 0e1f 	mov.w	lr, #31
 800152e:	fa0e f606 	lsl.w	r6, lr, r6
 8001532:	ea27 0606 	bic.w	r6, r7, r6
 8001536:	fa05 f202 	lsl.w	r2, r5, r2
 800153a:	4332      	orrs	r2, r6
 800153c:	6322      	str	r2, [r4, #48]	; 0x30
 800153e:	e015      	b.n	800156c <HAL_ADC_ConfigChannel+0xb4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8001540:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
 8001542:	fa92 f6a2 	rbit	r6, r2
 8001546:	fab6 f686 	clz	r6, r6
 800154a:	3b0d      	subs	r3, #13
 800154c:	fa92 f2a2 	rbit	r2, r2
 8001550:	fab2 f282 	clz	r2, r2
 8001554:	435e      	muls	r6, r3
 8001556:	4353      	muls	r3, r2
 8001558:	f04f 0e1f 	mov.w	lr, #31
 800155c:	fa0e f606 	lsl.w	r6, lr, r6
 8001560:	ea27 0606 	bic.w	r6, r7, r6
 8001564:	fa05 f303 	lsl.w	r3, r5, r3
 8001568:	4333      	orrs	r3, r6
 800156a:	62e3      	str	r3, [r4, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 800156c:	2d09      	cmp	r5, #9
 800156e:	f04f 0338 	mov.w	r3, #56	; 0x38
 8001572:	688e      	ldr	r6, [r1, #8]
 8001574:	d918      	bls.n	80015a8 <HAL_ADC_ConfigChannel+0xf0>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8001576:	f8d4 e00c 	ldr.w	lr, [r4, #12]
 800157a:	fa93 f7a3 	rbit	r7, r3
 800157e:	fab7 f787 	clz	r7, r7
 8001582:	f1a5 010a 	sub.w	r1, r5, #10
 8001586:	fa93 f3a3 	rbit	r3, r3
 800158a:	fab3 f283 	clz	r2, r3
 800158e:	fb01 f307 	mul.w	r3, r1, r7
 8001592:	4351      	muls	r1, r2
 8001594:	2707      	movs	r7, #7
 8001596:	fa07 f303 	lsl.w	r3, r7, r3
 800159a:	ea2e 0303 	bic.w	r3, lr, r3
 800159e:	fa06 f201 	lsl.w	r2, r6, r1
 80015a2:	431a      	orrs	r2, r3
 80015a4:	60e2      	str	r2, [r4, #12]
 80015a6:	e013      	b.n	80015d0 <HAL_ADC_ConfigChannel+0x118>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80015a8:	6927      	ldr	r7, [r4, #16]
 80015aa:	fa93 f1a3 	rbit	r1, r3
 80015ae:	fab1 f181 	clz	r1, r1
 80015b2:	fa93 f3a3 	rbit	r3, r3
 80015b6:	fab3 f383 	clz	r3, r3
 80015ba:	4369      	muls	r1, r5
 80015bc:	436b      	muls	r3, r5
 80015be:	2207      	movs	r2, #7
 80015c0:	fa02 f101 	lsl.w	r1, r2, r1
 80015c4:	ea27 0101 	bic.w	r1, r7, r1
 80015c8:	fa06 f203 	lsl.w	r2, r6, r3
 80015cc:	430a      	orrs	r2, r1
 80015ce:	6122      	str	r2, [r4, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80015d0:	f1a5 0310 	sub.w	r3, r5, #16
 80015d4:	2b01      	cmp	r3, #1
 80015d6:	d901      	bls.n	80015dc <HAL_ADC_ConfigChannel+0x124>
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80015d8:	2300      	movs	r3, #0
 80015da:	e01e      	b.n	800161a <HAL_ADC_ConfigChannel+0x162>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80015dc:	4b13      	ldr	r3, [pc, #76]	; (800162c <HAL_ADC_ConfigChannel+0x174>)
 80015de:	429c      	cmp	r4, r3
 80015e0:	d116      	bne.n	8001610 <HAL_ADC_ConfigChannel+0x158>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80015e2:	68a3      	ldr	r3, [r4, #8]
 80015e4:	021b      	lsls	r3, r3, #8
 80015e6:	d4f7      	bmi.n	80015d8 <HAL_ADC_ConfigChannel+0x120>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80015e8:	68a3      	ldr	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80015ea:	2d10      	cmp	r5, #16
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80015ec:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80015f0:	60a3      	str	r3, [r4, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80015f2:	d1f1      	bne.n	80015d8 <HAL_ADC_ConfigChannel+0x120>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80015f4:	4b0e      	ldr	r3, [pc, #56]	; (8001630 <HAL_ADC_ConfigChannel+0x178>)
 80015f6:	4a0f      	ldr	r2, [pc, #60]	; (8001634 <HAL_ADC_ConfigChannel+0x17c>)
 80015f8:	681b      	ldr	r3, [r3, #0]
 80015fa:	fbb3 f2f2 	udiv	r2, r3, r2
 80015fe:	230a      	movs	r3, #10
 8001600:	4353      	muls	r3, r2
          while(wait_loop_index != 0)
          {
            wait_loop_index--;
 8001602:	9301      	str	r3, [sp, #4]
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
          while(wait_loop_index != 0)
 8001604:	9b01      	ldr	r3, [sp, #4]
 8001606:	2b00      	cmp	r3, #0
 8001608:	d0e6      	beq.n	80015d8 <HAL_ADC_ConfigChannel+0x120>
          {
            wait_loop_index--;
 800160a:	9b01      	ldr	r3, [sp, #4]
 800160c:	3b01      	subs	r3, #1
 800160e:	e7f8      	b.n	8001602 <HAL_ADC_ConfigChannel+0x14a>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001610:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8001612:	f043 0320 	orr.w	r3, r3, #32
 8001616:	6283      	str	r3, [r0, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 8001618:	2301      	movs	r3, #1
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800161a:	2200      	movs	r2, #0
 800161c:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8001620:	4618      	mov	r0, r3
 8001622:	e000      	b.n	8001626 <HAL_ADC_ConfigChannel+0x16e>
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001624:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return tmp_hal_status;
}
 8001626:	b003      	add	sp, #12
 8001628:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800162a:	bf00      	nop
 800162c:	40012400 	.word	0x40012400
 8001630:	2000005c 	.word	0x2000005c
 8001634:	000f4240 	.word	0x000f4240

08001638 <HAL_ADC_AnalogWDGConfig>:
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001638:	f890 3024 	ldrb.w	r3, [r0, #36]	; 0x24
  * @param  hadc: ADC handle
  * @param  AnalogWDGConfig: Structure of ADC analog watchdog configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_AnalogWDGConfig(ADC_HandleTypeDef* hadc, ADC_AnalogWDGConfTypeDef* AnalogWDGConfig)
{
 800163c:	b530      	push	{r4, r5, lr}
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800163e:	2b01      	cmp	r3, #1
 8001640:	d01d      	beq.n	800167e <HAL_ADC_AnalogWDGConfig+0x46>
 8001642:	2301      	movs	r3, #1
  assert_param(IS_ADC_ANALOG_WATCHDOG_MODE(AnalogWDGConfig->WatchdogMode));
  assert_param(IS_FUNCTIONAL_STATE(AnalogWDGConfig->ITMode));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->HighThreshold));
  assert_param(IS_ADC_RANGE(AnalogWDGConfig->LowThreshold));
  
  if((AnalogWDGConfig->WatchdogMode == ADC_ANALOGWATCHDOG_SINGLE_REG)     ||
 8001644:	680c      	ldr	r4, [r1, #0]
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001646:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  /* Analog watchdog configuration */

  /* Configure ADC Analog watchdog interrupt */
  if(AnalogWDGConfig->ITMode == ENABLE)
 800164a:	688b      	ldr	r3, [r1, #8]
 800164c:	2b01      	cmp	r3, #1
 800164e:	6803      	ldr	r3, [r0, #0]
  {
    /* Enable the ADC Analog watchdog interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_AWD);
 8001650:	685d      	ldr	r5, [r3, #4]
 8001652:	bf0c      	ite	eq
 8001654:	f045 0540 	orreq.w	r5, r5, #64	; 0x40
  }
  else
  {
    /* Disable the ADC Analog watchdog interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_AWD);
 8001658:	f025 0540 	bicne.w	r5, r5, #64	; 0x40
 800165c:	605d      	str	r5, [r3, #4]
  /* Configuration of analog watchdog:                                        */
  /*  - Set the analog watchdog enable mode: regular and/or injected groups,  */
  /*    one or all channels.                                                  */
  /*  - Set the Analog watchdog channel (is not used if watchdog              */
  /*    mode "all channels": ADC_CFGR_AWD1SGL=0).                             */
  MODIFY_REG(hadc->Instance->CR1            ,
 800165e:	684a      	ldr	r2, [r1, #4]
 8001660:	685d      	ldr	r5, [r3, #4]
 8001662:	4314      	orrs	r4, r2
 8001664:	4a07      	ldr	r2, [pc, #28]	; (8001684 <HAL_ADC_AnalogWDGConfig+0x4c>)
 8001666:	402a      	ands	r2, r5
 8001668:	4322      	orrs	r2, r4
 800166a:	605a      	str	r2, [r3, #4]
             ADC_CR1_AWDCH                  ,
             AnalogWDGConfig->WatchdogMode |
             AnalogWDGConfig->Channel        );
  
  /* Set the high threshold */
  WRITE_REG(hadc->Instance->HTR, AnalogWDGConfig->HighThreshold);
 800166c:	68ca      	ldr	r2, [r1, #12]
 800166e:	625a      	str	r2, [r3, #36]	; 0x24
  
  /* Set the low threshold */
  WRITE_REG(hadc->Instance->LTR, AnalogWDGConfig->LowThreshold);
 8001670:	690a      	ldr	r2, [r1, #16]
 8001672:	629a      	str	r2, [r3, #40]	; 0x28

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001674:	2300      	movs	r3, #0
 8001676:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  
  /* Return function status */
  return HAL_OK;
 800167a:	4618      	mov	r0, r3
 800167c:	bd30      	pop	{r4, r5, pc}
  {
    assert_param(IS_ADC_CHANNEL(AnalogWDGConfig->Channel));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800167e:	2002      	movs	r0, #2
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
  /* Return function status */
  return HAL_OK;
}
 8001680:	bd30      	pop	{r4, r5, pc}
 8001682:	bf00      	nop
 8001684:	ff3ffde0 	.word	0xff3ffde0

08001688 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8001688:	b538      	push	{r3, r4, r5, lr}
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800168a:	6803      	ldr	r3, [r0, #0]
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 800168c:	4604      	mov	r4, r0
  uint32_t tickstart = 0;
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 800168e:	689a      	ldr	r2, [r3, #8]
 8001690:	07d2      	lsls	r2, r2, #31
 8001692:	d401      	bmi.n	8001698 <ADC_ConversionStop_Disable+0x10>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8001694:	2000      	movs	r0, #0
 8001696:	bd38      	pop	{r3, r4, r5, pc}
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8001698:	689a      	ldr	r2, [r3, #8]
 800169a:	f022 0201 	bic.w	r2, r2, #1
 800169e:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 80016a0:	f7ff fe7e 	bl	80013a0 <HAL_GetTick>
 80016a4:	4605      	mov	r5, r0
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 80016a6:	6823      	ldr	r3, [r4, #0]
 80016a8:	689b      	ldr	r3, [r3, #8]
 80016aa:	07db      	lsls	r3, r3, #31
 80016ac:	d5f2      	bpl.n	8001694 <ADC_ConversionStop_Disable+0xc>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80016ae:	f7ff fe77 	bl	80013a0 <HAL_GetTick>
 80016b2:	1b40      	subs	r0, r0, r5
 80016b4:	2802      	cmp	r0, #2
 80016b6:	d9f6      	bls.n	80016a6 <ADC_ConversionStop_Disable+0x1e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016b8:	6aa3      	ldr	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016ba:	2001      	movs	r0, #1
    while(ADC_IS_ENABLE(hadc) != RESET)
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80016bc:	f043 0310 	orr.w	r3, r3, #16
 80016c0:	62a3      	str	r3, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c2:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80016c4:	f043 0301 	orr.w	r3, r3, #1
 80016c8:	62e3      	str	r3, [r4, #44]	; 0x2c
 80016ca:	bd38      	pop	{r3, r4, r5, pc}

080016cc <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80016cc:	b538      	push	{r3, r4, r5, lr}
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
 80016ce:	4604      	mov	r4, r0
 80016d0:	2800      	cmp	r0, #0
 80016d2:	f000 8088 	beq.w	80017e6 <HAL_ADC_Init+0x11a>
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80016d6:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80016d8:	b923      	cbnz	r3, 80016e4 <HAL_ADC_Init+0x18>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80016da:	62c3      	str	r3, [r0, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80016dc:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80016e0:	f002 fe70 	bl	80043c4 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 80016e4:	4620      	mov	r0, r4
 80016e6:	f7ff ffcf 	bl	8001688 <ADC_ConversionStop_Disable>
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016ea:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80016ec:	f013 0f10 	tst.w	r3, #16
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f0:	6aa3      	ldr	r3, [r4, #40]	; 0x28
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 80016f2:	d175      	bne.n	80017e0 <HAL_ADC_Init+0x114>
 80016f4:	2800      	cmp	r0, #0
 80016f6:	d173      	bne.n	80017e0 <HAL_ADC_Init+0x114>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80016f8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80016fc:	f023 0302 	bic.w	r3, r3, #2
 8001700:	f043 0302 	orr.w	r3, r3, #2
 8001704:	62a3      	str	r3, [r4, #40]	; 0x28
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 8001706:	68e0      	ldr	r0, [r4, #12]
 8001708:	2302      	movs	r3, #2
 800170a:	fa93 f3a3 	rbit	r3, r3
 800170e:	fab3 f383 	clz	r3, r3
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 8001712:	6861      	ldr	r1, [r4, #4]
 8001714:	69e2      	ldr	r2, [r4, #28]
 8001716:	fa00 f303 	lsl.w	r3, r0, r3
 800171a:	430a      	orrs	r2, r1
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 800171c:	68a1      	ldr	r1, [r4, #8]
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 800171e:	4313      	orrs	r3, r2
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8001720:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
 8001724:	d005      	beq.n	8001732 <HAL_ADC_Init+0x66>
 8001726:	2901      	cmp	r1, #1
 8001728:	bf14      	ite	ne
 800172a:	2200      	movne	r2, #0
 800172c:	f44f 7280 	moveq.w	r2, #256	; 0x100
 8001730:	e000      	b.n	8001734 <HAL_ADC_Init+0x68>
 8001732:	460a      	mov	r2, r1
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001734:	6965      	ldr	r5, [r4, #20]
 8001736:	2d01      	cmp	r5, #1
 8001738:	d115      	bne.n	8001766 <HAL_ADC_Init+0x9a>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800173a:	b960      	cbnz	r0, 8001756 <HAL_ADC_Init+0x8a>
 800173c:	f44f 4060 	mov.w	r0, #57344	; 0xe000
 8001740:	fa90 f0a0 	rbit	r0, r0
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8001744:	fab0 f580 	clz	r5, r0
 8001748:	69a0      	ldr	r0, [r4, #24]
 800174a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800174e:	3801      	subs	r0, #1
 8001750:	40a8      	lsls	r0, r5
 8001752:	4302      	orrs	r2, r0
 8001754:	e007      	b.n	8001766 <HAL_ADC_Init+0x9a>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001756:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001758:	f040 0020 	orr.w	r0, r0, #32
 800175c:	62a0      	str	r0, [r4, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800175e:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001760:	f040 0001 	orr.w	r0, r0, #1
 8001764:	62e0      	str	r0, [r4, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8001766:	6820      	ldr	r0, [r4, #0]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001768:	f5b1 7f80 	cmp.w	r1, #256	; 0x100
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800176c:	6845      	ldr	r5, [r0, #4]
 800176e:	f425 4569 	bic.w	r5, r5, #59648	; 0xe900
 8001772:	ea42 0205 	orr.w	r2, r2, r5
 8001776:	6042      	str	r2, [r0, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8001778:	6885      	ldr	r5, [r0, #8]
 800177a:	4a1c      	ldr	r2, [pc, #112]	; (80017ec <HAL_ADC_Init+0x120>)
 800177c:	ea02 0205 	and.w	r2, r2, r5
 8001780:	ea42 0203 	orr.w	r2, r2, r3
 8001784:	6082      	str	r2, [r0, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8001786:	d001      	beq.n	800178c <HAL_ADC_Init+0xc0>
 8001788:	2901      	cmp	r1, #1
 800178a:	d10a      	bne.n	80017a2 <HAL_ADC_Init+0xd6>
 800178c:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
 8001790:	fa92 f2a2 	rbit	r2, r2
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8001794:	fab2 f282 	clz	r2, r2
 8001798:	6921      	ldr	r1, [r4, #16]
 800179a:	3901      	subs	r1, #1
 800179c:	fa01 f202 	lsl.w	r2, r1, r2
 80017a0:	e000      	b.n	80017a4 <HAL_ADC_Init+0xd8>
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmp_cr1 = 0;
  uint32_t tmp_cr2 = 0;
  uint32_t tmp_sqr1 = 0;
 80017a2:	2200      	movs	r2, #0
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80017a4:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
 80017a6:	f421 0170 	bic.w	r1, r1, #15728640	; 0xf00000
 80017aa:	430a      	orrs	r2, r1
 80017ac:	62c2      	str	r2, [r0, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80017ae:	6881      	ldr	r1, [r0, #8]
 80017b0:	4a0f      	ldr	r2, [pc, #60]	; (80017f0 <HAL_ADC_Init+0x124>)
 80017b2:	400a      	ands	r2, r1
 80017b4:	4293      	cmp	r3, r2
 80017b6:	d108      	bne.n	80017ca <HAL_ADC_Init+0xfe>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80017b8:	2000      	movs	r0, #0
 80017ba:	62e0      	str	r0, [r4, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80017bc:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017be:	f023 0303 	bic.w	r3, r3, #3
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	62a3      	str	r3, [r4, #40]	; 0x28
 80017c8:	bd38      	pop	{r3, r4, r5, pc}
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 80017ca:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 80017cc:	f023 0312 	bic.w	r3, r3, #18
 80017d0:	f043 0310 	orr.w	r3, r3, #16
 80017d4:	62a3      	str	r3, [r4, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80017d6:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 80017d8:	f043 0301 	orr.w	r3, r3, #1
 80017dc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80017de:	e002      	b.n	80017e6 <HAL_ADC_Init+0x11a>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80017e0:	f043 0310 	orr.w	r3, r3, #16
 80017e4:	62a3      	str	r3, [r4, #40]	; 0x28
  uint32_t tmp_sqr1 = 0;
  
  /* Check ADC handle */
  if(hadc == NULL)
  {
    return HAL_ERROR;
 80017e6:	2001      	movs	r0, #1
    tmp_hal_status = HAL_ERROR;
  }
  
  /* Return function status */
  return tmp_hal_status;
}
 80017e8:	bd38      	pop	{r3, r4, r5, pc}
 80017ea:	bf00      	nop
 80017ec:	ffe1f7fd 	.word	0xffe1f7fd
 80017f0:	ff1f0efe 	.word	0xff1f0efe

080017f4 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @brief  Injected conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 80017f4:	4770      	bx	lr
	...

080017f8 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017f8:	4a07      	ldr	r2, [pc, #28]	; (8001818 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80017fa:	0200      	lsls	r0, r0, #8
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80017fc:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
 80017fe:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
 8001802:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8001806:	041b      	lsls	r3, r3, #16
 8001808:	0c1b      	lsrs	r3, r3, #16
 800180a:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800180e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001812:	4303      	orrs	r3, r0
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
  SCB->AIRCR =  reg_value;
 8001814:	60d3      	str	r3, [r2, #12]
 8001816:	4770      	bx	lr
 8001818:	e000ed00 	.word	0xe000ed00

0800181c <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800181c:	4b17      	ldr	r3, [pc, #92]	; (800187c <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800181e:	b530      	push	{r4, r5, lr}
 8001820:	68db      	ldr	r3, [r3, #12]
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001822:	f3c3 2302 	ubfx	r3, r3, #8, #3
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001826:	f1c3 0407 	rsb	r4, r3, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800182a:	1d1d      	adds	r5, r3, #4
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800182c:	2c04      	cmp	r4, #4
 800182e:	bf28      	it	cs
 8001830:	2404      	movcs	r4, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001832:	2d06      	cmp	r5, #6

  return (
 8001834:	f04f 0501 	mov.w	r5, #1
 8001838:	fa05 f404 	lsl.w	r4, r5, r4
 800183c:	f104 34ff 	add.w	r4, r4, #4294967295
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001840:	bf8c      	ite	hi
 8001842:	3b03      	subhi	r3, #3
 8001844:	2300      	movls	r3, #0

  return (
 8001846:	400c      	ands	r4, r1
 8001848:	409c      	lsls	r4, r3
 800184a:	fa05 f303 	lsl.w	r3, r5, r3
 800184e:	3b01      	subs	r3, #1
 8001850:	401a      	ands	r2, r3
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
 8001852:	2800      	cmp	r0, #0
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));

  return (
 8001854:	ea42 0204 	orr.w	r2, r2, r4
 8001858:	ea4f 1202 	mov.w	r2, r2, lsl #4
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800185c:	bfaf      	iteee	ge
 800185e:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001862:	4b07      	ldrlt	r3, [pc, #28]	; (8001880 <HAL_NVIC_SetPriority+0x64>)
 8001864:	f000 000f 	andlt.w	r0, r0, #15
 8001868:	b2d2      	uxtblt	r2, r2
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800186a:	bfa5      	ittet	ge
 800186c:	b2d2      	uxtbge	r2, r2
 800186e:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001872:	541a      	strblt	r2, [r3, r0]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001874:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8001878:	bd30      	pop	{r4, r5, pc}
 800187a:	bf00      	nop
 800187c:	e000ed00 	.word	0xe000ed00
 8001880:	e000ed14 	.word	0xe000ed14

08001884 <HAL_NVIC_EnableIRQ>:
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001884:	0942      	lsrs	r2, r0, #5
 8001886:	2301      	movs	r3, #1
 8001888:	f000 001f 	and.w	r0, r0, #31
 800188c:	fa03 f000 	lsl.w	r0, r3, r0
 8001890:	4b01      	ldr	r3, [pc, #4]	; (8001898 <HAL_NVIC_EnableIRQ+0x14>)
 8001892:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8001896:	4770      	bx	lr
 8001898:	e000e100 	.word	0xe000e100

0800189c <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800189c:	3801      	subs	r0, #1
 800189e:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80018a2:	d20a      	bcs.n	80018ba <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a4:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <HAL_SYSTICK_Config+0x24>)
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018a6:	4a07      	ldr	r2, [pc, #28]	; (80018c4 <HAL_SYSTICK_Config+0x28>)
 80018a8:	21f0      	movs	r1, #240	; 0xf0
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018aa:	6058      	str	r0, [r3, #4]
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if ((int32_t)(IRQn) < 0)
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80018ac:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b0:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b2:	2207      	movs	r2, #7
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b4:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018b6:	601a      	str	r2, [r3, #0]
 80018b8:	4770      	bx	lr
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
  {
    return (1UL);                                                   /* Reload value impossible */
 80018ba:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	e000e010 	.word	0xe000e010
 80018c4:	e000ed00 	.word	0xe000ed00

080018c8 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 80018c8:	4b04      	ldr	r3, [pc, #16]	; (80018dc <HAL_SYSTICK_CLKSourceConfig+0x14>)
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 80018ca:	2804      	cmp	r0, #4
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 80018cc:	681a      	ldr	r2, [r3, #0]
 80018ce:	bf0c      	ite	eq
 80018d0:	f042 0204 	orreq.w	r2, r2, #4
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 80018d4:	f022 0204 	bicne.w	r2, r2, #4
 80018d8:	601a      	str	r2, [r3, #0]
 80018da:	4770      	bx	lr
 80018dc:	e000e010 	.word	0xe000e010

080018e0 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 80018e0:	4770      	bx	lr

080018e2 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  This function handles SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 80018e2:	b508      	push	{r3, lr}
  HAL_SYSTICK_Callback();
 80018e4:	f7ff fffc 	bl	80018e0 <HAL_SYSTICK_Callback>
 80018e8:	bd08      	pop	{r3, pc}

080018ea <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 80018ea:	b510      	push	{r4, lr}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80018ec:	b300      	cbz	r0, 8001930 <HAL_DMA_Init+0x46>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 80018ee:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
 80018f2:	b90b      	cbnz	r3, 80018f8 <HAL_DMA_Init+0xe>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 80018f4:	f880 3020 	strb.w	r3, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018f8:	6882      	ldr	r2, [r0, #8]
 80018fa:	6841      	ldr	r1, [r0, #4]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80018fc:	6804      	ldr	r4, [r0, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80018fe:	4311      	orrs	r1, r2
 8001900:	68c2      	ldr	r2, [r0, #12]
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001902:	6823      	ldr	r3, [r4, #0]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001904:	4311      	orrs	r1, r2
 8001906:	6902      	ldr	r2, [r0, #16]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001908:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800190c:	4311      	orrs	r1, r2
 800190e:	6942      	ldr	r2, [r0, #20]

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8001910:	f023 0330 	bic.w	r3, r3, #48	; 0x30
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001914:	4311      	orrs	r1, r2
 8001916:	6982      	ldr	r2, [r0, #24]
 8001918:	4311      	orrs	r1, r2
 800191a:	69c2      	ldr	r2, [r0, #28]
 800191c:	430a      	orrs	r2, r1
 800191e:	4313      	orrs	r3, r2
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
          hdma->Init.Mode                | hdma->Init.Priority;

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8001920:	6023      	str	r3, [r4, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001922:	2201      	movs	r2, #1

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001924:	2300      	movs	r3, #0
 8001926:	6343      	str	r3, [r0, #52]	; 0x34

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001928:	f880 2021 	strb.w	r2, [r0, #33]	; 0x21
  
  return HAL_OK;
 800192c:	4618      	mov	r0, r3
 800192e:	bd10      	pop	{r4, pc}
  uint32_t tmp = 0;
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
  {
    return HAL_ERROR;
 8001930:	2001      	movs	r0, #1

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
  
  return HAL_OK;
}
 8001932:	bd10      	pop	{r4, pc}

08001934 <HAL_DMA_IRQHandler>:
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001934:	4b91      	ldr	r3, [pc, #580]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001936:	b570      	push	{r4, r5, r6, lr}
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001938:	6819      	ldr	r1, [r3, #0]
 800193a:	4d91      	ldr	r5, [pc, #580]	; (8001b80 <HAL_DMA_IRQHandler+0x24c>)
 800193c:	6803      	ldr	r3, [r0, #0]
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800193e:	4604      	mov	r4, r0
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001940:	42ab      	cmp	r3, r5
 8001942:	d013      	beq.n	800196c <HAL_DMA_IRQHandler+0x38>
 8001944:	4a8f      	ldr	r2, [pc, #572]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 8001946:	4293      	cmp	r3, r2
 8001948:	d012      	beq.n	8001970 <HAL_DMA_IRQHandler+0x3c>
 800194a:	3214      	adds	r2, #20
 800194c:	4293      	cmp	r3, r2
 800194e:	d011      	beq.n	8001974 <HAL_DMA_IRQHandler+0x40>
 8001950:	3214      	adds	r2, #20
 8001952:	4293      	cmp	r3, r2
 8001954:	d011      	beq.n	800197a <HAL_DMA_IRQHandler+0x46>
 8001956:	3214      	adds	r2, #20
 8001958:	4293      	cmp	r3, r2
 800195a:	d011      	beq.n	8001980 <HAL_DMA_IRQHandler+0x4c>
 800195c:	3214      	adds	r2, #20
 800195e:	4293      	cmp	r3, r2
 8001960:	bf0c      	ite	eq
 8001962:	f44f 0200 	moveq.w	r2, #8388608	; 0x800000
 8001966:	f04f 6200 	movne.w	r2, #134217728	; 0x8000000
 800196a:	e00b      	b.n	8001984 <HAL_DMA_IRQHandler+0x50>
 800196c:	2208      	movs	r2, #8
 800196e:	e009      	b.n	8001984 <HAL_DMA_IRQHandler+0x50>
 8001970:	2280      	movs	r2, #128	; 0x80
 8001972:	e007      	b.n	8001984 <HAL_DMA_IRQHandler+0x50>
 8001974:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001978:	e004      	b.n	8001984 <HAL_DMA_IRQHandler+0x50>
 800197a:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 800197e:	e001      	b.n	8001984 <HAL_DMA_IRQHandler+0x50>
 8001980:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8001984:	420a      	tst	r2, r1
 8001986:	d038      	beq.n	80019fa <HAL_DMA_IRQHandler+0xc6>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001988:	681a      	ldr	r2, [r3, #0]
 800198a:	0712      	lsls	r2, r2, #28
 800198c:	d535      	bpl.n	80019fa <HAL_DMA_IRQHandler+0xc6>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 800198e:	681a      	ldr	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001990:	42ab      	cmp	r3, r5
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001992:	f022 0208 	bic.w	r2, r2, #8
 8001996:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001998:	d013      	beq.n	80019c2 <HAL_DMA_IRQHandler+0x8e>
 800199a:	4a7a      	ldr	r2, [pc, #488]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 800199c:	4293      	cmp	r3, r2
 800199e:	d012      	beq.n	80019c6 <HAL_DMA_IRQHandler+0x92>
 80019a0:	3214      	adds	r2, #20
 80019a2:	4293      	cmp	r3, r2
 80019a4:	d011      	beq.n	80019ca <HAL_DMA_IRQHandler+0x96>
 80019a6:	3214      	adds	r2, #20
 80019a8:	4293      	cmp	r3, r2
 80019aa:	d011      	beq.n	80019d0 <HAL_DMA_IRQHandler+0x9c>
 80019ac:	3214      	adds	r2, #20
 80019ae:	4293      	cmp	r3, r2
 80019b0:	d011      	beq.n	80019d6 <HAL_DMA_IRQHandler+0xa2>
 80019b2:	3214      	adds	r2, #20
 80019b4:	4293      	cmp	r3, r2
 80019b6:	bf0c      	ite	eq
 80019b8:	f44f 0300 	moveq.w	r3, #8388608	; 0x800000
 80019bc:	f04f 6300 	movne.w	r3, #134217728	; 0x8000000
 80019c0:	e00b      	b.n	80019da <HAL_DMA_IRQHandler+0xa6>
 80019c2:	2308      	movs	r3, #8
 80019c4:	e009      	b.n	80019da <HAL_DMA_IRQHandler+0xa6>
 80019c6:	2380      	movs	r3, #128	; 0x80
 80019c8:	e007      	b.n	80019da <HAL_DMA_IRQHandler+0xa6>
 80019ca:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80019ce:	e004      	b.n	80019da <HAL_DMA_IRQHandler+0xa6>
 80019d0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80019d4:	e001      	b.n	80019da <HAL_DMA_IRQHandler+0xa6>
 80019d6:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80019da:	4a68      	ldr	r2, [pc, #416]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
 80019dc:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 80019de:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80019e0:	f043 0301 	orr.w	r3, r3, #1
 80019e4:	6363      	str	r3, [r4, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 80019e6:	2304      	movs	r3, #4
 80019e8:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 80019ec:	2300      	movs	r3, #0
 80019ee:	f884 3020 	strb.w	r3, [r4, #32]
      
      if (hdma->XferErrorCallback != NULL)
 80019f2:	6b23      	ldr	r3, [r4, #48]	; 0x30
 80019f4:	b10b      	cbz	r3, 80019fa <HAL_DMA_IRQHandler+0xc6>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 80019f6:	4620      	mov	r0, r4
 80019f8:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 80019fa:	4b60      	ldr	r3, [pc, #384]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
 80019fc:	6819      	ldr	r1, [r3, #0]
 80019fe:	6823      	ldr	r3, [r4, #0]
 8001a00:	42ab      	cmp	r3, r5
 8001a02:	d013      	beq.n	8001a2c <HAL_DMA_IRQHandler+0xf8>
 8001a04:	4a5f      	ldr	r2, [pc, #380]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 8001a06:	4293      	cmp	r3, r2
 8001a08:	d012      	beq.n	8001a30 <HAL_DMA_IRQHandler+0xfc>
 8001a0a:	3214      	adds	r2, #20
 8001a0c:	4293      	cmp	r3, r2
 8001a0e:	d011      	beq.n	8001a34 <HAL_DMA_IRQHandler+0x100>
 8001a10:	3214      	adds	r2, #20
 8001a12:	4293      	cmp	r3, r2
 8001a14:	d011      	beq.n	8001a3a <HAL_DMA_IRQHandler+0x106>
 8001a16:	3214      	adds	r2, #20
 8001a18:	4293      	cmp	r3, r2
 8001a1a:	d011      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x10c>
 8001a1c:	3214      	adds	r2, #20
 8001a1e:	4293      	cmp	r3, r2
 8001a20:	bf0c      	ite	eq
 8001a22:	f44f 0280 	moveq.w	r2, #4194304	; 0x400000
 8001a26:	f04f 6280 	movne.w	r2, #67108864	; 0x4000000
 8001a2a:	e00b      	b.n	8001a44 <HAL_DMA_IRQHandler+0x110>
 8001a2c:	2204      	movs	r2, #4
 8001a2e:	e009      	b.n	8001a44 <HAL_DMA_IRQHandler+0x110>
 8001a30:	2240      	movs	r2, #64	; 0x40
 8001a32:	e007      	b.n	8001a44 <HAL_DMA_IRQHandler+0x110>
 8001a34:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001a38:	e004      	b.n	8001a44 <HAL_DMA_IRQHandler+0x110>
 8001a3a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a3e:	e001      	b.n	8001a44 <HAL_DMA_IRQHandler+0x110>
 8001a40:	f44f 2280 	mov.w	r2, #262144	; 0x40000
 8001a44:	420a      	tst	r2, r1
 8001a46:	d034      	beq.n	8001ab2 <HAL_DMA_IRQHandler+0x17e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001a48:	681a      	ldr	r2, [r3, #0]
 8001a4a:	0756      	lsls	r6, r2, #29
 8001a4c:	d531      	bpl.n	8001ab2 <HAL_DMA_IRQHandler+0x17e>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	0690      	lsls	r0, r2, #26
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8001a52:	bf5e      	ittt	pl
 8001a54:	681a      	ldrpl	r2, [r3, #0]
 8001a56:	f022 0204 	bicpl.w	r2, r2, #4
 8001a5a:	601a      	strpl	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8001a5c:	42ab      	cmp	r3, r5
 8001a5e:	d013      	beq.n	8001a88 <HAL_DMA_IRQHandler+0x154>
 8001a60:	4a48      	ldr	r2, [pc, #288]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 8001a62:	4293      	cmp	r3, r2
 8001a64:	d012      	beq.n	8001a8c <HAL_DMA_IRQHandler+0x158>
 8001a66:	3214      	adds	r2, #20
 8001a68:	4293      	cmp	r3, r2
 8001a6a:	d011      	beq.n	8001a90 <HAL_DMA_IRQHandler+0x15c>
 8001a6c:	3214      	adds	r2, #20
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d011      	beq.n	8001a96 <HAL_DMA_IRQHandler+0x162>
 8001a72:	3214      	adds	r2, #20
 8001a74:	4293      	cmp	r3, r2
 8001a76:	d011      	beq.n	8001a9c <HAL_DMA_IRQHandler+0x168>
 8001a78:	3214      	adds	r2, #20
 8001a7a:	4293      	cmp	r3, r2
 8001a7c:	bf0c      	ite	eq
 8001a7e:	f44f 0380 	moveq.w	r3, #4194304	; 0x400000
 8001a82:	f04f 6380 	movne.w	r3, #67108864	; 0x4000000
 8001a86:	e00b      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x16c>
 8001a88:	2304      	movs	r3, #4
 8001a8a:	e009      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x16c>
 8001a8c:	2340      	movs	r3, #64	; 0x40
 8001a8e:	e007      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x16c>
 8001a90:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a94:	e004      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x16c>
 8001a96:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001a9a:	e001      	b.n	8001aa0 <HAL_DMA_IRQHandler+0x16c>
 8001a9c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001aa0:	4a36      	ldr	r2, [pc, #216]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
 8001aa2:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8001aa4:	2311      	movs	r3, #17
 8001aa6:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001aaa:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 8001aac:	b10b      	cbz	r3, 8001ab2 <HAL_DMA_IRQHandler+0x17e>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001aae:	4620      	mov	r0, r4
 8001ab0:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001ab2:	4b32      	ldr	r3, [pc, #200]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
 8001ab4:	6819      	ldr	r1, [r3, #0]
 8001ab6:	6823      	ldr	r3, [r4, #0]
 8001ab8:	42ab      	cmp	r3, r5
 8001aba:	d013      	beq.n	8001ae4 <HAL_DMA_IRQHandler+0x1b0>
 8001abc:	4a31      	ldr	r2, [pc, #196]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 8001abe:	4293      	cmp	r3, r2
 8001ac0:	d012      	beq.n	8001ae8 <HAL_DMA_IRQHandler+0x1b4>
 8001ac2:	3214      	adds	r2, #20
 8001ac4:	4293      	cmp	r3, r2
 8001ac6:	d011      	beq.n	8001aec <HAL_DMA_IRQHandler+0x1b8>
 8001ac8:	3214      	adds	r2, #20
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d011      	beq.n	8001af2 <HAL_DMA_IRQHandler+0x1be>
 8001ace:	3214      	adds	r2, #20
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	d011      	beq.n	8001af8 <HAL_DMA_IRQHandler+0x1c4>
 8001ad4:	3214      	adds	r2, #20
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	bf0c      	ite	eq
 8001ada:	f44f 1200 	moveq.w	r2, #2097152	; 0x200000
 8001ade:	f04f 7200 	movne.w	r2, #33554432	; 0x2000000
 8001ae2:	e00b      	b.n	8001afc <HAL_DMA_IRQHandler+0x1c8>
 8001ae4:	2202      	movs	r2, #2
 8001ae6:	e009      	b.n	8001afc <HAL_DMA_IRQHandler+0x1c8>
 8001ae8:	2220      	movs	r2, #32
 8001aea:	e007      	b.n	8001afc <HAL_DMA_IRQHandler+0x1c8>
 8001aec:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001af0:	e004      	b.n	8001afc <HAL_DMA_IRQHandler+0x1c8>
 8001af2:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001af6:	e001      	b.n	8001afc <HAL_DMA_IRQHandler+0x1c8>
 8001af8:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001afc:	420a      	tst	r2, r1
 8001afe:	d03b      	beq.n	8001b78 <HAL_DMA_IRQHandler+0x244>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001b00:	681a      	ldr	r2, [r3, #0]
 8001b02:	0791      	lsls	r1, r2, #30
 8001b04:	d538      	bpl.n	8001b78 <HAL_DMA_IRQHandler+0x244>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001b06:	681a      	ldr	r2, [r3, #0]
 8001b08:	0692      	lsls	r2, r2, #26
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001b0a:	bf5e      	ittt	pl
 8001b0c:	681a      	ldrpl	r2, [r3, #0]
 8001b0e:	f022 0202 	bicpl.w	r2, r2, #2
 8001b12:	601a      	strpl	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001b14:	42ab      	cmp	r3, r5
 8001b16:	d013      	beq.n	8001b40 <HAL_DMA_IRQHandler+0x20c>
 8001b18:	4a1a      	ldr	r2, [pc, #104]	; (8001b84 <HAL_DMA_IRQHandler+0x250>)
 8001b1a:	4293      	cmp	r3, r2
 8001b1c:	d012      	beq.n	8001b44 <HAL_DMA_IRQHandler+0x210>
 8001b1e:	3214      	adds	r2, #20
 8001b20:	4293      	cmp	r3, r2
 8001b22:	d011      	beq.n	8001b48 <HAL_DMA_IRQHandler+0x214>
 8001b24:	3214      	adds	r2, #20
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d011      	beq.n	8001b4e <HAL_DMA_IRQHandler+0x21a>
 8001b2a:	3214      	adds	r2, #20
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d011      	beq.n	8001b54 <HAL_DMA_IRQHandler+0x220>
 8001b30:	3214      	adds	r2, #20
 8001b32:	4293      	cmp	r3, r2
 8001b34:	bf0c      	ite	eq
 8001b36:	f44f 1300 	moveq.w	r3, #2097152	; 0x200000
 8001b3a:	f04f 7300 	movne.w	r3, #33554432	; 0x2000000
 8001b3e:	e00b      	b.n	8001b58 <HAL_DMA_IRQHandler+0x224>
 8001b40:	2302      	movs	r3, #2
 8001b42:	e009      	b.n	8001b58 <HAL_DMA_IRQHandler+0x224>
 8001b44:	2320      	movs	r3, #32
 8001b46:	e007      	b.n	8001b58 <HAL_DMA_IRQHandler+0x224>
 8001b48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b4c:	e004      	b.n	8001b58 <HAL_DMA_IRQHandler+0x224>
 8001b4e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b52:	e001      	b.n	8001b58 <HAL_DMA_IRQHandler+0x224>
 8001b54:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b58:	4a08      	ldr	r2, [pc, #32]	; (8001b7c <HAL_DMA_IRQHandler+0x248>)
 8001b5a:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001b5c:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8001b5e:	6363      	str	r3, [r4, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001b60:	2301      	movs	r3, #1
 8001b62:	f884 3021 	strb.w	r3, [r4, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001b66:	2300      	movs	r3, #0
 8001b68:	f884 3020 	strb.w	r3, [r4, #32]
    
      if(hdma->XferCpltCallback != NULL)
 8001b6c:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8001b6e:	b11b      	cbz	r3, 8001b78 <HAL_DMA_IRQHandler+0x244>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001b70:	4620      	mov	r0, r4
      }
    }
  }
}
 8001b72:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      __HAL_UNLOCK(hdma);
    
      if(hdma->XferCpltCallback != NULL)
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001b76:	4718      	bx	r3
 8001b78:	bd70      	pop	{r4, r5, r6, pc}
 8001b7a:	bf00      	nop
 8001b7c:	40020000 	.word	0x40020000
 8001b80:	40020008 	.word	0x40020008
 8001b84:	4002001c 	.word	0x4002001c

08001b88 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b88:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00;
  uint32_t iocurrent = 0x00;
  uint32_t temp = 0x00;
  uint32_t config = 0x00;
 8001b8c:	2400      	movs	r4, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001b8e:	4626      	mov	r6, r4
 8001b90:	4b62      	ldr	r3, [pc, #392]	; (8001d1c <HAL_GPIO_Init+0x194>)
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b92:	f8df e194 	ldr.w	lr, [pc, #404]	; 8001d28 <HAL_GPIO_Init+0x1a0>
 8001b96:	f8df c194 	ldr.w	ip, [pc, #404]	; 8001d2c <HAL_GPIO_Init+0x1a4>

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b9a:	2201      	movs	r2, #1
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001b9c:	680d      	ldr	r5, [r1, #0]

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001b9e:	40b2      	lsls	r2, r6
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;

    if (iocurrent == ioposition)
 8001ba0:	ea32 0505 	bics.w	r5, r2, r5
 8001ba4:	f040 80b3 	bne.w	8001d0e <HAL_GPIO_Init+0x186>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001ba8:	684d      	ldr	r5, [r1, #4]
 8001baa:	2d12      	cmp	r5, #18
 8001bac:	d028      	beq.n	8001c00 <HAL_GPIO_Init+0x78>
 8001bae:	d80e      	bhi.n	8001bce <HAL_GPIO_Init+0x46>
 8001bb0:	2d02      	cmp	r5, #2
 8001bb2:	d022      	beq.n	8001bfa <HAL_GPIO_Init+0x72>
 8001bb4:	d804      	bhi.n	8001bc0 <HAL_GPIO_Init+0x38>
 8001bb6:	b335      	cbz	r5, 8001c06 <HAL_GPIO_Init+0x7e>
 8001bb8:	2d01      	cmp	r5, #1
 8001bba:	d12d      	bne.n	8001c18 <HAL_GPIO_Init+0x90>
      {
        /* If we are configuring the pin in OUTPUT push-pull mode */
        case GPIO_MODE_OUTPUT_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001bbc:	68cc      	ldr	r4, [r1, #12]
          break;
 8001bbe:	e02b      	b.n	8001c18 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bc0:	2d03      	cmp	r5, #3
 8001bc2:	d018      	beq.n	8001bf6 <HAL_GPIO_Init+0x6e>
 8001bc4:	2d11      	cmp	r5, #17
 8001bc6:	d127      	bne.n	8001c18 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in OUTPUT open-drain mode */
        case GPIO_MODE_OUTPUT_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001bc8:	68cc      	ldr	r4, [r1, #12]
 8001bca:	3404      	adds	r4, #4
          break;
 8001bcc:	e024      	b.n	8001c18 <HAL_GPIO_Init+0x90>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001bce:	4f54      	ldr	r7, [pc, #336]	; (8001d20 <HAL_GPIO_Init+0x198>)
 8001bd0:	42bd      	cmp	r5, r7
 8001bd2:	d018      	beq.n	8001c06 <HAL_GPIO_Init+0x7e>
 8001bd4:	d806      	bhi.n	8001be4 <HAL_GPIO_Init+0x5c>
 8001bd6:	f8df 8158 	ldr.w	r8, [pc, #344]	; 8001d30 <HAL_GPIO_Init+0x1a8>
 8001bda:	4545      	cmp	r5, r8
 8001bdc:	d013      	beq.n	8001c06 <HAL_GPIO_Init+0x7e>
 8001bde:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
 8001be2:	e005      	b.n	8001bf0 <HAL_GPIO_Init+0x68>
 8001be4:	4575      	cmp	r5, lr
 8001be6:	d00e      	beq.n	8001c06 <HAL_GPIO_Init+0x7e>
 8001be8:	4565      	cmp	r5, ip
 8001bea:	d00c      	beq.n	8001c06 <HAL_GPIO_Init+0x7e>
 8001bec:	f8df 8144 	ldr.w	r8, [pc, #324]	; 8001d34 <HAL_GPIO_Init+0x1ac>
 8001bf0:	4545      	cmp	r5, r8
 8001bf2:	d111      	bne.n	8001c18 <HAL_GPIO_Init+0x90>
 8001bf4:	e007      	b.n	8001c06 <HAL_GPIO_Init+0x7e>
          }
          break; 
          
        /* If we are configuring the pin in INPUT analog mode */
        case GPIO_MODE_ANALOG:
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001bf6:	2400      	movs	r4, #0
 8001bf8:	e00e      	b.n	8001c18 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION push-pull mode */
        case GPIO_MODE_AF_PP:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001bfa:	68cc      	ldr	r4, [r1, #12]
 8001bfc:	3408      	adds	r4, #8
          break;
 8001bfe:	e00b      	b.n	8001c18 <HAL_GPIO_Init+0x90>
          
        /* If we are configuring the pin in ALTERNATE FUNCTION open-drain mode */
        case GPIO_MODE_AF_OD:
          /* Check the GPIO speed parameter */
          assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c00:	68cc      	ldr	r4, [r1, #12]
 8001c02:	340c      	adds	r4, #12
          break;
 8001c04:	e008      	b.n	8001c18 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING:
        case GPIO_MODE_EVT_FALLING:
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001c06:	688c      	ldr	r4, [r1, #8]
 8001c08:	b12c      	cbz	r4, 8001c16 <HAL_GPIO_Init+0x8e>
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
          }
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001c0a:	2c01      	cmp	r4, #1
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
 8001c0c:	bf0c      	ite	eq
 8001c0e:	6102      	streq	r2, [r0, #16]
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
            
            /* Reset the corresponding ODR bit */
            GPIOx->BRR = ioposition;
 8001c10:	6142      	strne	r2, [r0, #20]
            /* Set the corresponding ODR bit */
            GPIOx->BSRR = ioposition;
          }
          else /* GPIO_PULLDOWN */
          {
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c12:	2408      	movs	r4, #8
 8001c14:	e000      	b.n	8001c18 <HAL_GPIO_Init+0x90>
        case GPIO_MODE_EVT_RISING_FALLING:
          /* Check the GPIO pull parameter */
          assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
          if(GPIO_Init->Pull == GPIO_NOPULL)
          {  
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c16:	2404      	movs	r4, #4
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c18:	2aff      	cmp	r2, #255	; 0xff
 8001c1a:	bf97      	itett	ls
 8001c1c:	4683      	movls	fp, r0
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001c1e:	f1a6 0508 	subhi.w	r5, r6, #8
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c22:	f8d0 9000 	ldrls.w	r9, [r0]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001c26:	00b5      	lslls	r5, r6, #2
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c28:	bf84      	itt	hi
 8001c2a:	f8d0 9004 	ldrhi.w	r9, [r0, #4]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001c2e:	00ad      	lslhi	r5, r5, #2
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001c30:	f04f 080f 	mov.w	r8, #15
 8001c34:	fa08 fa05 	lsl.w	sl, r8, r5
 8001c38:	ea29 090a 	bic.w	r9, r9, sl
 8001c3c:	fa04 f505 	lsl.w	r5, r4, r5
          break;
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c40:	bf88      	it	hi
 8001c42:	f100 0b04 	addhi.w	fp, r0, #4
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001c46:	ea49 0505 	orr.w	r5, r9, r5
 8001c4a:	f8cb 5000 	str.w	r5, [fp]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001c4e:	f8d1 9004 	ldr.w	r9, [r1, #4]
 8001c52:	f019 5f80 	tst.w	r9, #268435456	; 0x10000000
 8001c56:	d05a      	beq.n	8001d0e <HAL_GPIO_Init+0x186>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c58:	4d32      	ldr	r5, [pc, #200]	; (8001d24 <HAL_GPIO_Init+0x19c>)
 8001c5a:	4f32      	ldr	r7, [pc, #200]	; (8001d24 <HAL_GPIO_Init+0x19c>)
 8001c5c:	69ad      	ldr	r5, [r5, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c5e:	f006 0a03 	and.w	sl, r6, #3
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c62:	f045 0501 	orr.w	r5, r5, #1
 8001c66:	61bd      	str	r5, [r7, #24]
 8001c68:	69bd      	ldr	r5, [r7, #24]
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c6a:	ea4f 0a8a 	mov.w	sl, sl, lsl #2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001c6e:	f005 0501 	and.w	r5, r5, #1
 8001c72:	9501      	str	r5, [sp, #4]
 8001c74:	9d01      	ldr	r5, [sp, #4]
 8001c76:	f026 0503 	bic.w	r5, r6, #3
 8001c7a:	f105 4580 	add.w	r5, r5, #1073741824	; 0x40000000
 8001c7e:	f505 3580 	add.w	r5, r5, #65536	; 0x10000
        temp = AFIO->EXTICR[position >> 2];
 8001c82:	f8d5 b008 	ldr.w	fp, [r5, #8]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c86:	f5a7 3784 	sub.w	r7, r7, #67584	; 0x10800
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c8a:	fa08 f80a 	lsl.w	r8, r8, sl
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c8e:	42b8      	cmp	r0, r7
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
        temp = AFIO->EXTICR[position >> 2];
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001c90:	ea2b 0808 	bic.w	r8, fp, r8
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001c94:	d010      	beq.n	8001cb8 <HAL_GPIO_Init+0x130>
 8001c96:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001c9a:	42b8      	cmp	r0, r7
 8001c9c:	d00f      	beq.n	8001cbe <HAL_GPIO_Init+0x136>
 8001c9e:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001ca2:	42b8      	cmp	r0, r7
 8001ca4:	d00e      	beq.n	8001cc4 <HAL_GPIO_Init+0x13c>
 8001ca6:	f507 6780 	add.w	r7, r7, #1024	; 0x400
 8001caa:	42b8      	cmp	r0, r7
 8001cac:	bf0c      	ite	eq
 8001cae:	f04f 0b03 	moveq.w	fp, #3
 8001cb2:	f04f 0b04 	movne.w	fp, #4
 8001cb6:	e007      	b.n	8001cc8 <HAL_GPIO_Init+0x140>
 8001cb8:	f04f 0b00 	mov.w	fp, #0
 8001cbc:	e004      	b.n	8001cc8 <HAL_GPIO_Init+0x140>
 8001cbe:	f04f 0b01 	mov.w	fp, #1
 8001cc2:	e001      	b.n	8001cc8 <HAL_GPIO_Init+0x140>
 8001cc4:	f04f 0b02 	mov.w	fp, #2
 8001cc8:	fa0b fa0a 	lsl.w	sl, fp, sl
 8001ccc:	ea4a 0a08 	orr.w	sl, sl, r8
        AFIO->EXTICR[position >> 2] = temp;
 8001cd0:	f8c5 a008 	str.w	sl, [r5, #8]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001cd4:	681d      	ldr	r5, [r3, #0]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
        AFIO->EXTICR[position >> 2] = temp;
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001cd6:	f419 3f80 	tst.w	r9, #65536	; 0x10000
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001cda:	bf14      	ite	ne
 8001cdc:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001cde:	4395      	biceq	r5, r2
 8001ce0:	601d      	str	r5, [r3, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001ce2:	685d      	ldr	r5, [r3, #4]
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ce4:	f419 3f00 	tst.w	r9, #131072	; 0x20000
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001ce8:	bf14      	ite	ne
 8001cea:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001cec:	4395      	biceq	r5, r2
 8001cee:	605d      	str	r5, [r3, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001cf0:	689d      	ldr	r5, [r3, #8]
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001cf2:	f419 1f80 	tst.w	r9, #1048576	; 0x100000
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001cf6:	bf14      	ite	ne
 8001cf8:	4315      	orrne	r5, r2
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001cfa:	4395      	biceq	r5, r2
 8001cfc:	609d      	str	r5, [r3, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001cfe:	68dd      	ldr	r5, [r3, #12]
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d00:	f419 1f00 	tst.w	r9, #2097152	; 0x200000
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001d04:	bf14      	ite	ne
 8001d06:	432a      	orrne	r2, r5
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001d08:	ea25 0202 	biceq.w	r2, r5, r2
 8001d0c:	60da      	str	r2, [r3, #12]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001d0e:	3601      	adds	r6, #1
 8001d10:	2e10      	cmp	r6, #16
 8001d12:	f47f af42 	bne.w	8001b9a <HAL_GPIO_Init+0x12>
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
        }
      }
    }
  }
}
 8001d16:	b003      	add	sp, #12
 8001d18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001d1c:	40010400 	.word	0x40010400
 8001d20:	10210000 	.word	0x10210000
 8001d24:	40021000 	.word	0x40021000
 8001d28:	10310000 	.word	0x10310000
 8001d2c:	10320000 	.word	0x10320000
 8001d30:	10110000 	.word	0x10110000
 8001d34:	10220000 	.word	0x10220000

08001d38 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001d38:	b902      	cbnz	r2, 8001d3c <HAL_GPIO_WritePin+0x4>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001d3a:	0409      	lsls	r1, r1, #16
 8001d3c:	6101      	str	r1, [r0, #16]
 8001d3e:	4770      	bx	lr

08001d40 <HAL_GPIO_TogglePin>:
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001d40:	68c3      	ldr	r3, [r0, #12]
 8001d42:	4059      	eors	r1, r3
 8001d44:	60c1      	str	r1, [r0, #12]
 8001d46:	4770      	bx	lr

08001d48 <I2C_IsAcknowledgeFailed>:
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001d48:	6802      	ldr	r2, [r0, #0]
 8001d4a:	6953      	ldr	r3, [r2, #20]
 8001d4c:	f413 6380 	ands.w	r3, r3, #1024	; 0x400
 8001d50:	d00d      	beq.n	8001d6e <I2C_IsAcknowledgeFailed+0x26>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001d52:	6953      	ldr	r3, [r2, #20]
 8001d54:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001d58:	6153      	str	r3, [r2, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001d5a:	2304      	movs	r3, #4
 8001d5c:	6383      	str	r3, [r0, #56]	; 0x38
    hi2c->State= HAL_I2C_STATE_READY;
 8001d5e:	2320      	movs	r3, #32
 8001d60:	f880 3035 	strb.w	r3, [r0, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8001d64:	2300      	movs	r3, #0
 8001d66:	f880 3034 	strb.w	r3, [r0, #52]	; 0x34

    return HAL_ERROR;
 8001d6a:	2001      	movs	r0, #1
 8001d6c:	4770      	bx	lr
  }
  return HAL_OK;
 8001d6e:	4618      	mov	r0, r3
}
 8001d70:	4770      	bx	lr

08001d72 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 8001d72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001d76:	460e      	mov	r6, r1
 8001d78:	461d      	mov	r5, r3
 8001d7a:	4604      	mov	r4, r0
 8001d7c:	4690      	mov	r8, r2
  uint32_t tickstart = 0;

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d7e:	f7ff fb0f 	bl	80013a0 <HAL_GetTick>
 8001d82:	0c33      	lsrs	r3, r6, #16
 8001d84:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
 8001d86:	f1b8 0f00 	cmp.w	r8, #0
 8001d8a:	d134      	bne.n	8001df6 <I2C_WaitOnFlagUntilTimeout+0x84>
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001d8c:	fa5f f883 	uxtb.w	r8, r3
 8001d90:	6823      	ldr	r3, [r4, #0]
 8001d92:	f1b8 0f01 	cmp.w	r8, #1
 8001d96:	bf0c      	ite	eq
 8001d98:	695b      	ldreq	r3, [r3, #20]
 8001d9a:	699b      	ldrne	r3, [r3, #24]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	b29b      	uxth	r3, r3
 8001da0:	4233      	tst	r3, r6
 8001da2:	bf14      	ite	ne
 8001da4:	2301      	movne	r3, #1
 8001da6:	2300      	moveq	r3, #0
 8001da8:	b1c3      	cbz	r3, 8001ddc <I2C_WaitOnFlagUntilTimeout+0x6a>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001daa:	1c6a      	adds	r2, r5, #1
 8001dac:	d0f0      	beq.n	8001d90 <I2C_WaitOnFlagUntilTimeout+0x1e>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001dae:	b1cd      	cbz	r5, 8001de4 <I2C_WaitOnFlagUntilTimeout+0x72>
 8001db0:	f7ff faf6 	bl	80013a0 <HAL_GetTick>
 8001db4:	1bc0      	subs	r0, r0, r7
 8001db6:	4285      	cmp	r5, r0
 8001db8:	d2ea      	bcs.n	8001d90 <I2C_WaitOnFlagUntilTimeout+0x1e>
 8001dba:	e013      	b.n	8001de4 <I2C_WaitOnFlagUntilTimeout+0x72>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8001dbc:	1c6b      	adds	r3, r5, #1
 8001dbe:	d110      	bne.n	8001de2 <I2C_WaitOnFlagUntilTimeout+0x70>
 8001dc0:	6823      	ldr	r3, [r4, #0]
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8001dc2:	f1b8 0f01 	cmp.w	r8, #1
 8001dc6:	bf0c      	ite	eq
 8001dc8:	695b      	ldreq	r3, [r3, #20]
 8001dca:	699b      	ldrne	r3, [r3, #24]
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	b29b      	uxth	r3, r3
 8001dd0:	4233      	tst	r3, r6
 8001dd2:	bf0c      	ite	eq
 8001dd4:	2301      	moveq	r3, #1
 8001dd6:	2300      	movne	r3, #0
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	d1ef      	bne.n	8001dbc <I2C_WaitOnFlagUntilTimeout+0x4a>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 8001ddc:	2000      	movs	r0, #0
 8001dde:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001de2:	b95d      	cbnz	r5, 8001dfc <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 8001de4:	2320      	movs	r3, #32
 8001de6:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8001dea:	2300      	movs	r3, #0
 8001dec:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

          return HAL_TIMEOUT;
 8001df0:	2003      	movs	r0, #3
 8001df2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      }
    }
  }
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 8001df6:	fa5f f883 	uxtb.w	r8, r3
 8001dfa:	e7e1      	b.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0x4e>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001dfc:	f7ff fad0 	bl	80013a0 <HAL_GetTick>
 8001e00:	1bc0      	subs	r0, r0, r7
 8001e02:	4285      	cmp	r5, r0
 8001e04:	d2dc      	bcs.n	8001dc0 <I2C_WaitOnFlagUntilTimeout+0x4e>
 8001e06:	e7ed      	b.n	8001de4 <I2C_WaitOnFlagUntilTimeout+0x72>

08001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Flag: specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout)
{
 8001e08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001e0c:	460d      	mov	r5, r1
 8001e0e:	4604      	mov	r4, r0
 8001e10:	4616      	mov	r6, r2
  uint32_t tickstart = 0;

  /* Get tick */
  tickstart = HAL_GetTick();
 8001e12:	f7ff fac5 	bl	80013a0 <HAL_GetTick>
 8001e16:	4607      	mov	r7, r0

  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8001e18:	f3c5 4807 	ubfx	r8, r5, #16, #8
 8001e1c:	6823      	ldr	r3, [r4, #0]
 8001e1e:	f1b8 0f01 	cmp.w	r8, #1
 8001e22:	bf0c      	ite	eq
 8001e24:	6958      	ldreq	r0, [r3, #20]
 8001e26:	6998      	ldrne	r0, [r3, #24]
 8001e28:	43c0      	mvns	r0, r0
 8001e2a:	b280      	uxth	r0, r0
 8001e2c:	4228      	tst	r0, r5
 8001e2e:	bf14      	ite	ne
 8001e30:	2001      	movne	r0, #1
 8001e32:	2000      	moveq	r0, #0
 8001e34:	b338      	cbz	r0, 8001e86 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x7e>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8001e36:	695a      	ldr	r2, [r3, #20]
 8001e38:	0552      	lsls	r2, r2, #21
 8001e3a:	d512      	bpl.n	8001e62 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x5a>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e3c:	681a      	ldr	r2, [r3, #0]
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8001e3e:	2001      	movs	r0, #1
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8001e40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8001e44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8001e46:	695a      	ldr	r2, [r3, #20]
 8001e48:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001e4c:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8001e4e:	2304      	movs	r3, #4
 8001e50:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8001e52:	2320      	movs	r3, #32
 8001e54:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001e58:	2300      	movs	r3, #0
 8001e5a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

      return HAL_ERROR;
 8001e5e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001e62:	1c73      	adds	r3, r6, #1
 8001e64:	d0da      	beq.n	8001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x14>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e66:	b946      	cbnz	r6, 8001e7a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x72>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8001e68:	2320      	movs	r3, #32
 8001e6a:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8001e6e:	2300      	movs	r3, #0
 8001e70:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34

        return HAL_TIMEOUT;
 8001e74:	2003      	movs	r0, #3
 8001e76:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8001e7a:	f7ff fa91 	bl	80013a0 <HAL_GetTick>
 8001e7e:	1bc0      	subs	r0, r0, r7
 8001e80:	4286      	cmp	r6, r0
 8001e82:	d2cb      	bcs.n	8001e1c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x14>
 8001e84:	e7f0      	b.n	8001e68 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x60>
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
}
 8001e86:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
	...

08001e8c <I2C_MasterRequestWrite>:
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001e8c:	b570      	push	{r4, r5, r6, lr}
 8001e8e:	4616      	mov	r6, r2
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e90:	6802      	ldr	r2, [r0, #0]
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001e92:	460d      	mov	r5, r1
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e94:	6813      	ldr	r3, [r2, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001e96:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001e9a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001e9e:	6013      	str	r3, [r2, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001ea0:	4633      	mov	r3, r6
 8001ea2:	2200      	movs	r2, #0
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001ea4:	4604      	mov	r4, r0
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001ea6:	f7ff ff64 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 8001eaa:	b9c8      	cbnz	r0, 8001ee0 <I2C_MasterRequestWrite+0x54>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001eac:	6923      	ldr	r3, [r4, #16]
 8001eae:	6822      	ldr	r2, [r4, #0]
 8001eb0:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001eb4:	d103      	bne.n	8001ebe <I2C_MasterRequestWrite+0x32>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8001eb6:	f005 05fe 	and.w	r5, r5, #254	; 0xfe
 8001eba:	6115      	str	r5, [r2, #16]
 8001ebc:	e015      	b.n	8001eea <I2C_MasterRequestWrite+0x5e>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001ebe:	11eb      	asrs	r3, r5, #7
 8001ec0:	f003 0306 	and.w	r3, r3, #6
 8001ec4:	f043 03f0 	orr.w	r3, r3, #240	; 0xf0
 8001ec8:	6113      	str	r3, [r2, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout) != HAL_OK)
 8001eca:	490c      	ldr	r1, [pc, #48]	; (8001efc <I2C_MasterRequestWrite+0x70>)
 8001ecc:	4632      	mov	r2, r6
 8001ece:	4620      	mov	r0, r4
 8001ed0:	f7ff ff9a 	bl	8001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ed4:	b130      	cbz	r0, 8001ee4 <I2C_MasterRequestWrite+0x58>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001ed6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d101      	bne.n	8001ee0 <I2C_MasterRequestWrite+0x54>
      {
        return HAL_ERROR;
 8001edc:	2001      	movs	r0, #1
 8001ede:	bd70      	pop	{r4, r5, r6, pc}
      }
      else
      {
        return HAL_TIMEOUT;
 8001ee0:	2003      	movs	r0, #3
 8001ee2:	bd70      	pop	{r4, r5, r6, pc}
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001ee4:	6823      	ldr	r3, [r4, #0]
 8001ee6:	b2ed      	uxtb	r5, r5
 8001ee8:	611d      	str	r5, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001eea:	4632      	mov	r2, r6
 8001eec:	4904      	ldr	r1, [pc, #16]	; (8001f00 <I2C_MasterRequestWrite+0x74>)
 8001eee:	4620      	mov	r0, r4
 8001ef0:	f7ff ff8a 	bl	8001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001ef4:	2800      	cmp	r0, #0
 8001ef6:	d1ee      	bne.n	8001ed6 <I2C_MasterRequestWrite+0x4a>
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 8001ef8:	bd70      	pop	{r4, r5, r6, pc}
 8001efa:	bf00      	nop
 8001efc:	00010008 	.word	0x00010008
 8001f00:	00010002 	.word	0x00010002

08001f04 <I2C_MasterRequestRead>:
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001f04:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8001f06:	4617      	mov	r7, r2
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f08:	6803      	ldr	r3, [r0, #0]
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001f0a:	460d      	mov	r5, r1
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f0c:	681a      	ldr	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001f0e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8001f12:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8001f16:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f18:	681a      	ldr	r2, [r3, #0]
  * @param  DevAddress Target device address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout)
{
 8001f1a:	4604      	mov	r4, r0
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f1c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001f20:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001f22:	463b      	mov	r3, r7
 8001f24:	2200      	movs	r2, #0
 8001f26:	f7ff ff24 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 8001f2a:	b9d0      	cbnz	r0, 8001f62 <I2C_MasterRequestRead+0x5e>
  {
    return HAL_TIMEOUT;
  }

  if(hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8001f2c:	6923      	ldr	r3, [r4, #16]
 8001f2e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8001f32:	6823      	ldr	r3, [r4, #0]
 8001f34:	d104      	bne.n	8001f40 <I2C_MasterRequestRead+0x3c>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8001f36:	f045 0501 	orr.w	r5, r5, #1
 8001f3a:	b2ed      	uxtb	r5, r5
 8001f3c:	611d      	str	r5, [r3, #16]
 8001f3e:	e033      	b.n	8001fa8 <I2C_MasterRequestRead+0xa4>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8001f40:	11ee      	asrs	r6, r5, #7
 8001f42:	f006 0606 	and.w	r6, r6, #6
 8001f46:	f046 02f0 	orr.w	r2, r6, #240	; 0xf0
 8001f4a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout) != HAL_OK)
 8001f4c:	491b      	ldr	r1, [pc, #108]	; (8001fbc <I2C_MasterRequestRead+0xb8>)
 8001f4e:	463a      	mov	r2, r7
 8001f50:	4620      	mov	r0, r4
 8001f52:	f7ff ff59 	bl	8001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f56:	b130      	cbz	r0, 8001f66 <I2C_MasterRequestRead+0x62>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8001f58:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8001f5a:	2b04      	cmp	r3, #4
 8001f5c:	d101      	bne.n	8001f62 <I2C_MasterRequestRead+0x5e>
      {
        return HAL_ERROR;
 8001f5e:	2001      	movs	r0, #1
 8001f60:	e029      	b.n	8001fb6 <I2C_MasterRequestRead+0xb2>
      }
      else
      {
        return HAL_TIMEOUT;
 8001f62:	2003      	movs	r0, #3
 8001f64:	e027      	b.n	8001fb6 <I2C_MasterRequestRead+0xb2>
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f66:	6823      	ldr	r3, [r4, #0]
 8001f68:	b2ed      	uxtb	r5, r5

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001f6a:	463a      	mov	r2, r7
        return HAL_TIMEOUT;
      }
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8001f6c:	611d      	str	r5, [r3, #16]

    /* Wait until ADDR flag is set */
    if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001f6e:	4914      	ldr	r1, [pc, #80]	; (8001fc0 <I2C_MasterRequestRead+0xbc>)
 8001f70:	4620      	mov	r0, r4
 8001f72:	f7ff ff49 	bl	8001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001f76:	4602      	mov	r2, r0
 8001f78:	2800      	cmp	r0, #0
 8001f7a:	d1ed      	bne.n	8001f58 <I2C_MasterRequestRead+0x54>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f7c:	6823      	ldr	r3, [r4, #0]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001f7e:	4620      	mov	r0, r4
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8001f80:	6959      	ldr	r1, [r3, #20]
 8001f82:	9101      	str	r1, [sp, #4]
 8001f84:	6999      	ldr	r1, [r3, #24]
 8001f86:	9101      	str	r1, [sp, #4]
 8001f88:	9901      	ldr	r1, [sp, #4]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8001f8a:	6819      	ldr	r1, [r3, #0]
 8001f8c:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8001f90:	6019      	str	r1, [r3, #0]

    /* Wait until SB flag is set */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 8001f92:	463b      	mov	r3, r7
 8001f94:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8001f98:	f7ff feeb 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 8001f9c:	2800      	cmp	r0, #0
 8001f9e:	d1e0      	bne.n	8001f62 <I2C_MasterRequestRead+0x5e>
    {
      return HAL_TIMEOUT;
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8001fa0:	6823      	ldr	r3, [r4, #0]
 8001fa2:	f046 06f1 	orr.w	r6, r6, #241	; 0xf1
 8001fa6:	611e      	str	r6, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8001fa8:	463a      	mov	r2, r7
 8001faa:	4905      	ldr	r1, [pc, #20]	; (8001fc0 <I2C_MasterRequestRead+0xbc>)
 8001fac:	4620      	mov	r0, r4
 8001fae:	f7ff ff2b 	bl	8001e08 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8001fb2:	2800      	cmp	r0, #0
 8001fb4:	d1d0      	bne.n	8001f58 <I2C_MasterRequestRead+0x54>
      return HAL_TIMEOUT;
    }
  }

  return HAL_OK;
}
 8001fb6:	b003      	add	sp, #12
 8001fb8:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	00010008 	.word	0x00010008
 8001fc0:	00010002 	.word	0x00010002

08001fc4 <I2C_WaitOnTXEFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8001fc4:	b570      	push	{r4, r5, r6, lr}
 8001fc6:	4604      	mov	r4, r0
 8001fc8:	460d      	mov	r5, r1
  uint32_t tickstart = HAL_GetTick();
 8001fca:	f7ff f9e9 	bl	80013a0 <HAL_GetTick>
 8001fce:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8001fd0:	6823      	ldr	r3, [r4, #0]
 8001fd2:	695b      	ldr	r3, [r3, #20]
 8001fd4:	061b      	lsls	r3, r3, #24
 8001fd6:	d418      	bmi.n	800200a <I2C_WaitOnTXEFlagUntilTimeout+0x46>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8001fd8:	4620      	mov	r0, r4
 8001fda:	f7ff feb5 	bl	8001d48 <I2C_IsAcknowledgeFailed>
 8001fde:	b9b0      	cbnz	r0, 800200e <I2C_WaitOnTXEFlagUntilTimeout+0x4a>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8001fe0:	1c6a      	adds	r2, r5, #1
 8001fe2:	d0f5      	beq.n	8001fd0 <I2C_WaitOnTXEFlagUntilTimeout+0xc>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001fe4:	b95d      	cbnz	r5, 8001ffe <I2C_WaitOnTXEFlagUntilTimeout+0x3a>
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fe6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001fe8:	2003      	movs	r0, #3
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8001fea:	f043 0320 	orr.w	r3, r3, #32
 8001fee:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8001ff0:	2320      	movs	r3, #32
 8001ff2:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 8001ffc:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8001ffe:	f7ff f9cf 	bl	80013a0 <HAL_GetTick>
 8002002:	1b80      	subs	r0, r0, r6
 8002004:	4285      	cmp	r5, r0
 8002006:	d2e3      	bcs.n	8001fd0 <I2C_WaitOnTXEFlagUntilTimeout+0xc>
 8002008:	e7ed      	b.n	8001fe6 <I2C_WaitOnTXEFlagUntilTimeout+0x22>

        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
 800200a:	2000      	movs	r0, #0
 800200c:	bd70      	pop	{r4, r5, r6, pc}
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
    {
      return HAL_ERROR;
 800200e:	2001      	movs	r0, #1
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;      
}
 8002010:	bd70      	pop	{r4, r5, r6, pc}

08002012 <I2C_WaitOnRXNEFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 8002012:	b570      	push	{r4, r5, r6, lr}
 8002014:	4604      	mov	r4, r0
 8002016:	460d      	mov	r5, r1
  uint32_t tickstart = 0x00;
  tickstart = HAL_GetTick();
 8002018:	f7ff f9c2 	bl	80013a0 <HAL_GetTick>
 800201c:	4606      	mov	r6, r0
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800201e:	6822      	ldr	r2, [r4, #0]
 8002020:	6953      	ldr	r3, [r2, #20]
 8002022:	f013 0340 	ands.w	r3, r3, #64	; 0x40
 8002026:	d121      	bne.n	800206c <I2C_WaitOnRXNEFlagUntilTimeout+0x5a>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002028:	6951      	ldr	r1, [r2, #20]
 800202a:	06c9      	lsls	r1, r1, #27
 800202c:	d50b      	bpl.n	8002046 <I2C_WaitOnRXNEFlagUntilTimeout+0x34>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800202e:	6951      	ldr	r1, [r2, #20]
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8002030:	2001      	movs	r0, #1
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002032:	f021 0110 	bic.w	r1, r1, #16
 8002036:	6151      	str	r1, [r2, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8002038:	2220      	movs	r2, #32
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800203a:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800203c:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
      hi2c->State= HAL_I2C_STATE_READY;
 8002040:	f884 2035 	strb.w	r2, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
 8002044:	bd70      	pop	{r4, r5, r6, pc}
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002046:	b95d      	cbnz	r5, 8002060 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002048:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800204a:	2003      	movs	r0, #3
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800204c:	f043 0320 	orr.w	r3, r3, #32
 8002050:	63a3      	str	r3, [r4, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8002052:	2320      	movs	r3, #32
 8002054:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002058:	2300      	movs	r3, #0
 800205a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800205e:	bd70      	pop	{r4, r5, r6, pc}

      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002060:	f7ff f99e 	bl	80013a0 <HAL_GetTick>
 8002064:	1b80      	subs	r0, r0, r6
 8002066:	4285      	cmp	r5, r0
 8002068:	d2d9      	bcs.n	800201e <I2C_WaitOnRXNEFlagUntilTimeout+0xc>
 800206a:	e7ed      	b.n	8002048 <I2C_WaitOnRXNEFlagUntilTimeout+0x36>
      __HAL_UNLOCK(hi2c);

      return HAL_TIMEOUT;
    }
  }
  return HAL_OK;
 800206c:	2000      	movs	r0, #0
}
 800206e:	bd70      	pop	{r4, r5, r6, pc}

08002070 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002070:	b570      	push	{r4, r5, r6, lr}
  uint32_t freqrange = 0;
  uint32_t pclk1 = 0;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8002072:	4604      	mov	r4, r0
 8002074:	2800      	cmp	r0, #0
 8002076:	d05f      	beq.n	8002138 <HAL_I2C_Init+0xc8>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8002078:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
 800207c:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8002080:	b91b      	cbnz	r3, 800208a <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002082:	f880 2034 	strb.w	r2, [r0, #52]	; 0x34
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002086:	f002 f9e1 	bl	800444c <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800208a:	6822      	ldr	r2, [r4, #0]
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800208c:	2324      	movs	r3, #36	; 0x24
 800208e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002092:	6813      	ldr	r3, [r2, #0]
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 8002094:	4d29      	ldr	r5, [pc, #164]	; (800213c <HAL_I2C_Init+0xcc>)
  }

  hi2c->State = HAL_I2C_STATE_BUSY;

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002096:	f023 0301 	bic.w	r3, r3, #1
 800209a:	6013      	str	r3, [r2, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800209c:	f000 fd30 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>

  /* Calculate frequency range */
  freqrange = I2C_FREQ_RANGE(pclk1);
 80020a0:	4927      	ldr	r1, [pc, #156]	; (8002140 <HAL_I2C_Init+0xd0>)
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80020a2:	6863      	ldr	r3, [r4, #4]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();

  /* Calculate frequency range */
  freqrange = I2C_FREQ_RANGE(pclk1);
 80020a4:	fbb0 f1f1 	udiv	r1, r0, r1
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80020a8:	42ab      	cmp	r3, r5
  /* Calculate frequency range */
  freqrange = I2C_FREQ_RANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80020aa:	6822      	ldr	r2, [r4, #0]
 80020ac:	462e      	mov	r6, r5

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80020ae:	bf88      	it	hi
 80020b0:	f44f 7596 	movhi.w	r5, #300	; 0x12c
  /* Calculate frequency range */
  freqrange = I2C_FREQ_RANGE(pclk1);

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 80020b4:	6051      	str	r1, [r2, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80020b6:	bf82      	ittt	hi
 80020b8:	4369      	mulhi	r1, r5
 80020ba:	f44f 757a 	movhi.w	r5, #1000	; 0x3e8
 80020be:	fbb1 f1f5 	udivhi	r1, r1, r5
static uint32_t I2C_Configure_Speed(I2C_HandleTypeDef *hi2c, uint32_t I2CClkSrcFreq)
{
  uint32_t tmp1 = 0;
  
  /* Clock Standard Mode */
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 80020c2:	42b3      	cmp	r3, r6
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 80020c4:	f101 0101 	add.w	r1, r1, #1
 80020c8:	6211      	str	r1, [r2, #32]
static uint32_t I2C_Configure_Speed(I2C_HandleTypeDef *hi2c, uint32_t I2CClkSrcFreq)
{
  uint32_t tmp1 = 0;
  
  /* Clock Standard Mode */
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 80020ca:	d808      	bhi.n	80020de <HAL_I2C_Init+0x6e>
  {
    /* Calculate Value to be set in CCR register */
    tmp1 = (I2CClkSrcFreq/(hi2c->Init.ClockSpeed << 1));
 80020cc:	005b      	lsls	r3, r3, #1
 80020ce:	fbb0 f0f3 	udiv	r0, r0, r3
    
    /* The minimum allowed value set in CCR register is 0x04 for Standard Mode */
    if( (tmp1 & I2C_CCR_CCR) < 4 )
 80020d2:	f3c0 030b 	ubfx	r3, r0, #0, #12
 80020d6:	2b04      	cmp	r3, #4
 80020d8:	bf38      	it	cc
 80020da:	2004      	movcc	r0, #4
 80020dc:	e013      	b.n	8002106 <HAL_I2C_Init+0x96>
  {
    /* Clock Fast Mode */
    tmp1 = I2C_CCR_FS;
    
    /* Duty Cylce tLow/tHigh = 2 */
    if(hi2c->Init.DutyCycle == I2C_DUTYCYCLE_2)
 80020de:	68a1      	ldr	r1, [r4, #8]
 80020e0:	b931      	cbnz	r1, 80020f0 <HAL_I2C_Init+0x80>
    {
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 3)) | I2C_DUTYCYCLE_2; 
 80020e2:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 80020e6:	fbb0 f0f3 	udiv	r0, r0, r3
 80020ea:	f440 4000 	orr.w	r0, r0, #32768	; 0x8000
 80020ee:	e005      	b.n	80020fc <HAL_I2C_Init+0x8c>
    }
    else /* Duty Cylce tLow/tHigh = 16/9 */
    {
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 25)) | I2C_DUTYCYCLE_16_9;
 80020f0:	2119      	movs	r1, #25
 80020f2:	434b      	muls	r3, r1
 80020f4:	fbb0 f0f3 	udiv	r0, r0, r3
 80020f8:	f440 4040 	orr.w	r0, r0, #49152	; 0xc000
    }

    /* The minimum allowed value set in CCR register is 0x01 for Fast Mode */
    if( (tmp1 & I2C_CCR_CCR) < 1 )
 80020fc:	f3c0 030b 	ubfx	r3, r0, #0, #12
 8002100:	2b00      	cmp	r3, #0
 8002102:	bf08      	it	eq
 8002104:	2001      	moveq	r0, #1
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_Configure_Speed(hi2c, pclk1);

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002106:	69e1      	ldr	r1, [r4, #28]
 8002108:	6a23      	ldr	r3, [r4, #32]
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_Configure_Speed(hi2c, pclk1);
 800210a:	61d0      	str	r0, [r2, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800210c:	430b      	orrs	r3, r1
 800210e:	6013      	str	r3, [r2, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002110:	6921      	ldr	r1, [r4, #16]
 8002112:	68e3      	ldr	r3, [r4, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002114:	2000      	movs	r0, #0
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002116:	430b      	orrs	r3, r1
 8002118:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 800211a:	6961      	ldr	r1, [r4, #20]
 800211c:	69a3      	ldr	r3, [r4, #24]
 800211e:	430b      	orrs	r3, r1
 8002120:	60d3      	str	r3, [r2, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002122:	6813      	ldr	r3, [r2, #0]
 8002124:	f043 0301 	orr.w	r3, r3, #1
 8002128:	6013      	str	r3, [r2, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
 800212a:	2320      	movs	r3, #32
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800212c:	63a0      	str	r0, [r4, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 800212e:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002132:	f884 0036 	strb.w	r0, [r4, #54]	; 0x36

  return HAL_OK;
 8002136:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t pclk1 = 0;

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
  {
    return HAL_ERROR;
 8002138:	2001      	movs	r0, #1
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
  hi2c->State = HAL_I2C_STATE_READY;
  hi2c->Mode = HAL_I2C_MODE_NONE;

  return HAL_OK;
}
 800213a:	bd70      	pop	{r4, r5, r6, pc}
 800213c:	000186a0 	.word	0x000186a0
 8002140:	000f4240 	.word	0x000f4240

08002144 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002144:	e92d 47f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, lr}
 8002148:	461e      	mov	r6, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 800214a:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800214e:	4604      	mov	r4, r0
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002150:	2b20      	cmp	r3, #32
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002152:	468a      	mov	sl, r1
 8002154:	4617      	mov	r7, r2
 8002156:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  if(hi2c->State == HAL_I2C_STATE_READY)
 800215a:	d001      	beq.n	8002160 <HAL_I2C_Master_Transmit+0x1c>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800215c:	2502      	movs	r5, #2
 800215e:	e086      	b.n	800226e <HAL_I2C_Master_Transmit+0x12a>
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0))
 8002160:	2a00      	cmp	r2, #0
 8002162:	d078      	beq.n	8002256 <HAL_I2C_Master_Transmit+0x112>
 8002164:	2e00      	cmp	r6, #0
 8002166:	d076      	beq.n	8002256 <HAL_I2C_Master_Transmit+0x112>
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 8002168:	f242 7310 	movw	r3, #10000	; 0x2710
 800216c:	2201      	movs	r2, #1
 800216e:	4942      	ldr	r1, [pc, #264]	; (8002278 <HAL_I2C_Master_Transmit+0x134>)
 8002170:	f7ff fdff 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 8002174:	4681      	mov	r9, r0
 8002176:	2800      	cmp	r0, #0
 8002178:	d1f0      	bne.n	800215c <HAL_I2C_Master_Transmit+0x18>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800217a:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 800217e:	2b01      	cmp	r3, #1
 8002180:	d0ec      	beq.n	800215c <HAL_I2C_Master_Transmit+0x18>

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002182:	6822      	ldr	r2, [r4, #0]
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002184:	2501      	movs	r5, #1

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002186:	6813      	ldr	r3, [r2, #0]
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002188:	f884 5034 	strb.w	r5, [r4, #52]	; 0x34

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800218c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8002190:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 8002192:	2321      	movs	r3, #33	; 0x21
 8002194:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 8002198:	2310      	movs	r3, #16
 800219a:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout) != HAL_OK)
 800219e:	4642      	mov	r2, r8
    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021a0:	63a0      	str	r0, [r4, #56]	; 0x38

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout) != HAL_OK)
 80021a2:	4651      	mov	r1, sl
 80021a4:	4620      	mov	r0, r4
 80021a6:	f7ff fe71 	bl	8001e8c <I2C_MasterRequestWrite>
 80021aa:	b128      	cbz	r0, 80021b8 <HAL_I2C_Master_Transmit+0x74>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021ac:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80021ae:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Send Slave Address */
    if(I2C_MasterRequestWrite(hi2c, DevAddress, Timeout) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021b2:	2b04      	cmp	r3, #4
 80021b4:	d10f      	bne.n	80021d6 <HAL_I2C_Master_Transmit+0x92>
 80021b6:	e05a      	b.n	800226e <HAL_I2C_Master_Transmit+0x12a>
        return HAL_TIMEOUT;
      }
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80021b8:	6823      	ldr	r3, [r4, #0]
 80021ba:	695a      	ldr	r2, [r3, #20]
 80021bc:	9201      	str	r2, [sp, #4]
 80021be:	699b      	ldr	r3, [r3, #24]
 80021c0:	9301      	str	r3, [sp, #4]
 80021c2:	9b01      	ldr	r3, [sp, #4]

    while(Size > 0)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80021c4:	4641      	mov	r1, r8
 80021c6:	4620      	mov	r0, r4
 80021c8:	f7ff fefc 	bl	8001fc4 <I2C_WaitOnTXEFlagUntilTimeout>
 80021cc:	4605      	mov	r5, r0
 80021ce:	b120      	cbz	r0, 80021da <HAL_I2C_Master_Transmit+0x96>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021d0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80021d2:	2b04      	cmp	r3, #4
 80021d4:	d03a      	beq.n	800224c <HAL_I2C_Master_Transmit+0x108>
          SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
          return HAL_ERROR;
        }
        else
        {
          return HAL_TIMEOUT;
 80021d6:	2503      	movs	r5, #3
 80021d8:	e049      	b.n	800226e <HAL_I2C_Master_Transmit+0x12a>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 80021da:	6822      	ldr	r2, [r4, #0]
 80021dc:	783b      	ldrb	r3, [r7, #0]
 80021de:	6113      	str	r3, [r2, #16]
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80021e0:	6951      	ldr	r1, [r2, #20]
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;
 80021e2:	1e73      	subs	r3, r6, #1

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80021e4:	0749      	lsls	r1, r1, #29
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
      Size--;
 80021e6:	b29b      	uxth	r3, r3

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80021e8:	d402      	bmi.n	80021f0 <HAL_I2C_Master_Transmit+0xac>
          return HAL_TIMEOUT;
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 80021ea:	3701      	adds	r7, #1
      Size--;
 80021ec:	461e      	mov	r6, r3
 80021ee:	e009      	b.n	8002204 <HAL_I2C_Master_Transmit+0xc0>

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80021f0:	b91b      	cbnz	r3, 80021fa <HAL_I2C_Master_Transmit+0xb6>
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
  uint32_t tickstart = HAL_GetTick();
 80021f2:	f7ff f8d5 	bl	80013a0 <HAL_GetTick>
 80021f6:	4606      	mov	r6, r0
 80021f8:	e00f      	b.n	800221a <HAL_I2C_Master_Transmit+0xd6>
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 80021fa:	787b      	ldrb	r3, [r7, #1]
        Size--;
 80021fc:	3e02      	subs	r6, #2
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 80021fe:	6113      	str	r3, [r2, #16]
        Size--;
 8002200:	b2b6      	uxth	r6, r6
      Size--;

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 8002202:	3702      	adds	r7, #2
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    while(Size > 0)
 8002204:	2e00      	cmp	r6, #0
 8002206:	d1dd      	bne.n	80021c4 <HAL_I2C_Master_Transmit+0x80>
 8002208:	e7f3      	b.n	80021f2 <HAL_I2C_Master_Transmit+0xae>
  uint32_t tickstart = HAL_GetTick();
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800220a:	4620      	mov	r0, r4
 800220c:	f7ff fd9c 	bl	8001d48 <I2C_IsAcknowledgeFailed>
 8002210:	2800      	cmp	r0, #0
 8002212:	d1dd      	bne.n	80021d0 <HAL_I2C_Master_Transmit+0x8c>
    {
      return HAL_ERROR;
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002214:	f1b8 3fff 	cmp.w	r8, #4294967295
 8002218:	d104      	bne.n	8002224 <HAL_I2C_Master_Transmit+0xe0>
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
  uint32_t tickstart = HAL_GetTick();
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800221a:	6823      	ldr	r3, [r4, #0]
 800221c:	695a      	ldr	r2, [r3, #20]
 800221e:	0752      	lsls	r2, r2, #29
 8002220:	d5f3      	bpl.n	800220a <HAL_I2C_Master_Transmit+0xc6>
 8002222:	e01a      	b.n	800225a <HAL_I2C_Master_Transmit+0x116>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002224:	f1b8 0f00 	cmp.w	r8, #0
 8002228:	d10a      	bne.n	8002240 <HAL_I2C_Master_Transmit+0xfc>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800222a:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 800222c:	f043 0320 	orr.w	r3, r3, #32
 8002230:	63a3      	str	r3, [r4, #56]	; 0x38
        hi2c->State= HAL_I2C_STATE_READY;
 8002232:	2320      	movs	r3, #32
 8002234:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002238:	2300      	movs	r3, #0
 800223a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
 800223e:	e7c7      	b.n	80021d0 <HAL_I2C_Master_Transmit+0x8c>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002240:	f7ff f8ae 	bl	80013a0 <HAL_GetTick>
 8002244:	1b80      	subs	r0, r0, r6
 8002246:	4580      	cmp	r8, r0
 8002248:	d2e7      	bcs.n	800221a <HAL_I2C_Master_Transmit+0xd6>
 800224a:	e7ee      	b.n	800222a <HAL_I2C_Master_Transmit+0xe6>
    if(I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800224c:	6822      	ldr	r2, [r4, #0]
 800224e:	6813      	ldr	r3, [r2, #0]
 8002250:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002254:	6013      	str	r3, [r2, #0]
{
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0))
    {
      return  HAL_ERROR;
 8002256:	2501      	movs	r5, #1
 8002258:	e009      	b.n	800226e <HAL_I2C_Master_Transmit+0x12a>
        return HAL_TIMEOUT;
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800225a:	681a      	ldr	r2, [r3, #0]
 800225c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002260:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002262:	2320      	movs	r3, #32
 8002264:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002268:	2300      	movs	r3, #0
 800226a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }
  else
  {
    return HAL_BUSY;
  }
}
 800226e:	4628      	mov	r0, r5
 8002270:	b002      	add	sp, #8
 8002272:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002276:	bf00      	nop
 8002278:	00100002 	.word	0x00100002

0800227c <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800227c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002280:	461d      	mov	r5, r3
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002282:	f890 3035 	ldrb.w	r3, [r0, #53]	; 0x35
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002286:	b085      	sub	sp, #20
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002288:	2b20      	cmp	r3, #32
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800228a:	4604      	mov	r4, r0
 800228c:	460f      	mov	r7, r1
 800228e:	4616      	mov	r6, r2
  if(hi2c->State == HAL_I2C_STATE_READY)
 8002290:	d001      	beq.n	8002296 <HAL_I2C_Master_Receive+0x1a>

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 8002292:	2702      	movs	r7, #2
 8002294:	e0cb      	b.n	800242e <HAL_I2C_Master_Receive+0x1b2>
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
  if(hi2c->State == HAL_I2C_STATE_READY)
  {
    if((pData == NULL) || (Size == 0))
 8002296:	2a00      	cmp	r2, #0
 8002298:	d067      	beq.n	800236a <HAL_I2C_Master_Receive+0xee>
 800229a:	2d00      	cmp	r5, #0
 800229c:	d065      	beq.n	800236a <HAL_I2C_Master_Receive+0xee>
    {
      return  HAL_ERROR;
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 800229e:	f242 7310 	movw	r3, #10000	; 0x2710
 80022a2:	2201      	movs	r2, #1
 80022a4:	4964      	ldr	r1, [pc, #400]	; (8002438 <HAL_I2C_Master_Receive+0x1bc>)
 80022a6:	f7ff fd64 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 80022aa:	4680      	mov	r8, r0
 80022ac:	2800      	cmp	r0, #0
 80022ae:	d1f0      	bne.n	8002292 <HAL_I2C_Master_Receive+0x16>
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022b0:	f894 3034 	ldrb.w	r3, [r4, #52]	; 0x34
 80022b4:	2b01      	cmp	r3, #1
 80022b6:	d0ec      	beq.n	8002292 <HAL_I2C_Master_Receive+0x16>

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022b8:	6822      	ldr	r2, [r4, #0]
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022ba:	f04f 0901 	mov.w	r9, #1

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022be:	6813      	ldr	r3, [r2, #0]
    {
      return HAL_BUSY;
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c0:	f884 9034 	strb.w	r9, [r4, #52]	; 0x34

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022c4:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80022c8:	6013      	str	r3, [r2, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80022ca:	2322      	movs	r3, #34	; 0x22
 80022cc:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MASTER;
 80022d0:	2310      	movs	r3, #16
 80022d2:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout) != HAL_OK)
 80022d6:	4639      	mov	r1, r7
    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
    hi2c->Mode = HAL_I2C_MODE_MASTER;
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022d8:	63a0      	str	r0, [r4, #56]	; 0x38

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout) != HAL_OK)
 80022da:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80022dc:	4620      	mov	r0, r4
 80022de:	f7ff fe11 	bl	8001f04 <I2C_MasterRequestRead>
 80022e2:	4607      	mov	r7, r0
 80022e4:	b130      	cbz	r0, 80022f4 <HAL_I2C_Master_Receive+0x78>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022e6:	6ba3      	ldr	r3, [r4, #56]	; 0x38
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80022e8:	f884 8034 	strb.w	r8, [r4, #52]	; 0x34
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;

    /* Send Slave Address */
    if(I2C_MasterRequestRead(hi2c, DevAddress, Timeout) != HAL_OK)
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80022ec:	2b04      	cmp	r3, #4
 80022ee:	d13a      	bne.n	8002366 <HAL_I2C_Master_Receive+0xea>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
        return HAL_ERROR;
 80022f0:	464f      	mov	r7, r9
 80022f2:	e09c      	b.n	800242e <HAL_I2C_Master_Receive+0x1b2>
 80022f4:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(Size == 1)
 80022f6:	2d01      	cmp	r5, #1
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022f8:	681a      	ldr	r2, [r3, #0]
        __HAL_UNLOCK(hi2c);
        return HAL_TIMEOUT;
      }
    }

    if(Size == 1)
 80022fa:	d114      	bne.n	8002326 <HAL_I2C_Master_Receive+0xaa>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80022fc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002300:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002302:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002304:	6823      	ldr	r3, [r4, #0]
 8002306:	695a      	ldr	r2, [r3, #20]
 8002308:	9201      	str	r2, [sp, #4]
 800230a:	699a      	ldr	r2, [r3, #24]
 800230c:	9201      	str	r2, [sp, #4]
 800230e:	9a01      	ldr	r2, [sp, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002310:	681a      	ldr	r2, [r3, #0]
 8002312:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002316:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8002318:	b662      	cpsie	i
      {
        /* One byte */
        if(Size == 1)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 800231a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800231c:	4620      	mov	r0, r4
 800231e:	f7ff fe78 	bl	8002012 <I2C_WaitOnRXNEFlagUntilTimeout>
 8002322:	b320      	cbz	r0, 800236e <HAL_I2C_Master_Receive+0xf2>
 8002324:	e01c      	b.n	8002360 <HAL_I2C_Master_Receive+0xe4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
	  
      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(Size == 2)
 8002326:	2d02      	cmp	r5, #2
 8002328:	d10f      	bne.n	800234a <HAL_I2C_Master_Receive+0xce>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800232a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800232e:	601a      	str	r2, [r3, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002330:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002332:	6823      	ldr	r3, [r4, #0]
 8002334:	695a      	ldr	r2, [r3, #20]
 8002336:	9202      	str	r2, [sp, #8]
 8002338:	699a      	ldr	r2, [r3, #24]
 800233a:	9202      	str	r2, [sp, #8]
 800233c:	9a02      	ldr	r2, [sp, #8]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800233e:	681a      	ldr	r2, [r3, #0]
 8002340:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002344:	601a      	str	r2, [r3, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 8002346:	b662      	cpsie	i
 8002348:	e017      	b.n	800237a <HAL_I2C_Master_Receive+0xfe>
       __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800234a:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800234e:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002350:	695a      	ldr	r2, [r3, #20]
 8002352:	9203      	str	r2, [sp, #12]
 8002354:	699b      	ldr	r3, [r3, #24]
 8002356:	9303      	str	r3, [sp, #12]
 8002358:	9b03      	ldr	r3, [sp, #12]
    }

    while(Size > 0)
    {
      if(Size <= 3)
 800235a:	2d03      	cmp	r5, #3
 800235c:	d90b      	bls.n	8002376 <HAL_I2C_Master_Receive+0xfa>
 800235e:	e046      	b.n	80023ee <HAL_I2C_Master_Receive+0x172>
        if(Size == 1)
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002360:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8002362:	2b20      	cmp	r3, #32
 8002364:	d101      	bne.n	800236a <HAL_I2C_Master_Receive+0xee>
            {
              return HAL_TIMEOUT;
 8002366:	2703      	movs	r7, #3
 8002368:	e061      	b.n	800242e <HAL_I2C_Master_Receive+0x1b2>
            }
            else
            {
              return HAL_ERROR;
 800236a:	2701      	movs	r7, #1
 800236c:	e05f      	b.n	800242e <HAL_I2C_Master_Receive+0x1b2>
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800236e:	6823      	ldr	r3, [r4, #0]
 8002370:	691b      	ldr	r3, [r3, #16]
 8002372:	7033      	strb	r3, [r6, #0]
 8002374:	e053      	b.n	800241e <HAL_I2C_Master_Receive+0x1a2>
          Size--;
        }
        /* Two bytes */
        else if(Size == 2)
 8002376:	2d02      	cmp	r5, #2
 8002378:	d114      	bne.n	80023a4 <HAL_I2C_Master_Receive+0x128>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 800237a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800237c:	2200      	movs	r2, #0
 800237e:	492f      	ldr	r1, [pc, #188]	; (800243c <HAL_I2C_Master_Receive+0x1c0>)
 8002380:	4620      	mov	r0, r4
 8002382:	f7ff fcf6 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 8002386:	2800      	cmp	r0, #0
 8002388:	d1ed      	bne.n	8002366 <HAL_I2C_Master_Receive+0xea>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800238a:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800238c:	6823      	ldr	r3, [r4, #0]
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002394:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002396:	691b      	ldr	r3, [r3, #16]
 8002398:	7033      	strb	r3, [r6, #0]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 800239a:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800239c:	6823      	ldr	r3, [r4, #0]
 800239e:	691b      	ldr	r3, [r3, #16]
 80023a0:	7073      	strb	r3, [r6, #1]
 80023a2:	e03c      	b.n	800241e <HAL_I2C_Master_Receive+0x1a2>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80023a4:	2200      	movs	r2, #0
 80023a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80023a8:	4924      	ldr	r1, [pc, #144]	; (800243c <HAL_I2C_Master_Receive+0x1c0>)
 80023aa:	4620      	mov	r0, r4
 80023ac:	f7ff fce1 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 80023b0:	4602      	mov	r2, r0
 80023b2:	2800      	cmp	r0, #0
 80023b4:	d1d7      	bne.n	8002366 <HAL_I2C_Master_Receive+0xea>
          {
            return HAL_TIMEOUT;
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023b6:	6821      	ldr	r1, [r4, #0]
 80023b8:	680b      	ldr	r3, [r1, #0]
 80023ba:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80023be:	600b      	str	r3, [r1, #0]
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
  Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023c0:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023c2:	6823      	ldr	r3, [r4, #0]
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80023c4:	491d      	ldr	r1, [pc, #116]	; (800243c <HAL_I2C_Master_Receive+0x1c0>)
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023c6:	691b      	ldr	r3, [r3, #16]
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80023c8:	4620      	mov	r0, r4
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023ca:	7033      	strb	r3, [r6, #0]
          Size--;

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80023cc:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80023ce:	f7ff fcd0 	bl	8001d72 <I2C_WaitOnFlagUntilTimeout>
 80023d2:	2800      	cmp	r0, #0
 80023d4:	d1c7      	bne.n	8002366 <HAL_I2C_Master_Receive+0xea>
          {
            return HAL_TIMEOUT;
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023d6:	6823      	ldr	r3, [r4, #0]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80023de:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023e0:	691b      	ldr	r3, [r3, #16]
 80023e2:	7073      	strb	r3, [r6, #1]
  \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __enable_irq(void)
{
  __ASM volatile ("cpsie i" : : : "memory");
 80023e4:	b662      	cpsie	i
	  
          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80023e6:	6823      	ldr	r3, [r4, #0]
 80023e8:	691b      	ldr	r3, [r3, #16]
 80023ea:	70b3      	strb	r3, [r6, #2]
 80023ec:	e017      	b.n	800241e <HAL_I2C_Master_Receive+0x1a2>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 80023ee:	990c      	ldr	r1, [sp, #48]	; 0x30
 80023f0:	4620      	mov	r0, r4
 80023f2:	f7ff fe0e 	bl	8002012 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023f6:	2800      	cmp	r0, #0
 80023f8:	d1b2      	bne.n	8002360 <HAL_I2C_Master_Receive+0xe4>
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 80023fa:	6823      	ldr	r3, [r4, #0]
 80023fc:	691b      	ldr	r3, [r3, #16]
 80023fe:	7033      	strb	r3, [r6, #0]
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002400:	6822      	ldr	r2, [r4, #0]
 8002402:	6953      	ldr	r3, [r2, #20]
 8002404:	075b      	lsls	r3, r3, #29
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002406:	bf4d      	iteet	mi
 8002408:	6912      	ldrmi	r2, [r2, #16]
            return HAL_ERROR;
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 800240a:	1c73      	addpl	r3, r6, #1
        Size--;
 800240c:	f105 35ff 	addpl.w	r5, r5, #4294967295

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002410:	1cb3      	addmi	r3, r6, #2
          Size--;
 8002412:	bf44      	itt	mi
 8002414:	3d02      	submi	r5, #2
        Size--;

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002416:	7072      	strbmi	r2, [r6, #1]
          Size--;
 8002418:	b2ad      	uxth	r5, r5
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800241a:	461e      	mov	r6, r3
 800241c:	e79d      	b.n	800235a <HAL_I2C_Master_Receive+0xde>
          Size--;
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800241e:	2320      	movs	r3, #32
 8002420:	f884 3035 	strb.w	r3, [r4, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002424:	2300      	movs	r3, #0
 8002426:	f884 3036 	strb.w	r3, [r4, #54]	; 0x36

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800242a:	f884 3034 	strb.w	r3, [r4, #52]	; 0x34
  }
  else
  {
    return HAL_BUSY;
  }
}
 800242e:	4638      	mov	r0, r7
 8002430:	b005      	add	sp, #20
 8002432:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002436:	bf00      	nop
 8002438:	00100002 	.word	0x00100002
 800243c:	00010004 	.word	0x00010004

08002440 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002440:	6803      	ldr	r3, [r0, #0]
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002442:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002446:	07dc      	lsls	r4, r3, #31
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002448:	4605      	mov	r5, r0
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800244a:	d403      	bmi.n	8002454 <HAL_RCC_OscConfig+0x14>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800244c:	682b      	ldr	r3, [r5, #0]
 800244e:	0798      	lsls	r0, r3, #30
 8002450:	d473      	bmi.n	800253a <HAL_RCC_OscConfig+0xfa>
 8002452:	e0f2      	b.n	800263a <HAL_RCC_OscConfig+0x1fa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002454:	4cb9      	ldr	r4, [pc, #740]	; (800273c <HAL_RCC_OscConfig+0x2fc>)
 8002456:	6863      	ldr	r3, [r4, #4]
 8002458:	f003 030c 	and.w	r3, r3, #12
 800245c:	2b04      	cmp	r3, #4
 800245e:	d007      	beq.n	8002470 <HAL_RCC_OscConfig+0x30>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002460:	6863      	ldr	r3, [r4, #4]
 8002462:	f003 030c 	and.w	r3, r3, #12
 8002466:	2b08      	cmp	r3, #8
 8002468:	d116      	bne.n	8002498 <HAL_RCC_OscConfig+0x58>
 800246a:	6863      	ldr	r3, [r4, #4]
 800246c:	03d9      	lsls	r1, r3, #15
 800246e:	d513      	bpl.n	8002498 <HAL_RCC_OscConfig+0x58>
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002470:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002474:	fa93 f2a3 	rbit	r2, r3
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002478:	6822      	ldr	r2, [r4, #0]
 800247a:	fa93 f3a3 	rbit	r3, r3
 800247e:	fab3 f383 	clz	r3, r3
 8002482:	f003 031f 	and.w	r3, r3, #31
 8002486:	fa22 f303 	lsr.w	r3, r2, r3
 800248a:	07da      	lsls	r2, r3, #31
 800248c:	d5de      	bpl.n	800244c <HAL_RCC_OscConfig+0xc>
 800248e:	686b      	ldr	r3, [r5, #4]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1db      	bne.n	800244c <HAL_RCC_OscConfig+0xc>
      {
        return HAL_ERROR;
 8002494:	2001      	movs	r0, #1
 8002496:	e22d      	b.n	80028f4 <HAL_RCC_OscConfig+0x4b4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002498:	686b      	ldr	r3, [r5, #4]
 800249a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800249e:	d015      	beq.n	80024cc <HAL_RCC_OscConfig+0x8c>
 80024a0:	b96b      	cbnz	r3, 80024be <HAL_RCC_OscConfig+0x7e>
 80024a2:	6823      	ldr	r3, [r4, #0]
 80024a4:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80024a8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024ac:	6023      	str	r3, [r4, #0]
 80024ae:	6823      	ldr	r3, [r4, #0]
 80024b0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024b4:	6023      	str	r3, [r4, #0]
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024b6:	f7fe ff73 	bl	80013a0 <HAL_GetTick>
 80024ba:	4607      	mov	r7, r0
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024bc:	e02f      	b.n	800251e <HAL_RCC_OscConfig+0xde>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80024be:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80024c2:	6823      	ldr	r3, [r4, #0]
 80024c4:	d106      	bne.n	80024d4 <HAL_RCC_OscConfig+0x94>
 80024c6:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80024ca:	6023      	str	r3, [r4, #0]
 80024cc:	6823      	ldr	r3, [r4, #0]
 80024ce:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80024d2:	e005      	b.n	80024e0 <HAL_RCC_OscConfig+0xa0>
 80024d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80024d8:	6023      	str	r3, [r4, #0]
 80024da:	6823      	ldr	r3, [r4, #0]
 80024dc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80024e0:	6023      	str	r3, [r4, #0]

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80024e2:	f7fe ff5d 	bl	80013a0 <HAL_GetTick>
 80024e6:	4607      	mov	r7, r0
 80024e8:	f44f 3600 	mov.w	r6, #131072	; 0x20000
 80024ec:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80024f0:	6822      	ldr	r2, [r4, #0]
 80024f2:	fa96 f3a6 	rbit	r3, r6
 80024f6:	fab3 f383 	clz	r3, r3
 80024fa:	f003 031f 	and.w	r3, r3, #31
 80024fe:	fa22 f303 	lsr.w	r3, r2, r3
 8002502:	07db      	lsls	r3, r3, #31
 8002504:	d4a2      	bmi.n	800244c <HAL_RCC_OscConfig+0xc>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002506:	f7fe ff4b 	bl	80013a0 <HAL_GetTick>
 800250a:	1bc0      	subs	r0, r0, r7
 800250c:	2864      	cmp	r0, #100	; 0x64
 800250e:	d9ed      	bls.n	80024ec <HAL_RCC_OscConfig+0xac>
          {
            return HAL_TIMEOUT;
 8002510:	2003      	movs	r0, #3
 8002512:	e1ef      	b.n	80028f4 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002514:	f7fe ff44 	bl	80013a0 <HAL_GetTick>
 8002518:	1bc0      	subs	r0, r0, r7
 800251a:	2864      	cmp	r0, #100	; 0x64
 800251c:	d8f8      	bhi.n	8002510 <HAL_RCC_OscConfig+0xd0>
 800251e:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002522:	6822      	ldr	r2, [r4, #0]
 8002524:	fa96 f3a6 	rbit	r3, r6
 8002528:	fab3 f383 	clz	r3, r3
 800252c:	f003 031f 	and.w	r3, r3, #31
 8002530:	fa22 f303 	lsr.w	r3, r2, r3
 8002534:	07d8      	lsls	r0, r3, #31
 8002536:	d4ed      	bmi.n	8002514 <HAL_RCC_OscConfig+0xd4>
 8002538:	e788      	b.n	800244c <HAL_RCC_OscConfig+0xc>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 800253a:	4c80      	ldr	r4, [pc, #512]	; (800273c <HAL_RCC_OscConfig+0x2fc>)
 800253c:	6863      	ldr	r3, [r4, #4]
 800253e:	f013 0f0c 	tst.w	r3, #12
 8002542:	d007      	beq.n	8002554 <HAL_RCC_OscConfig+0x114>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8002544:	6863      	ldr	r3, [r4, #4]
 8002546:	f003 030c 	and.w	r3, r3, #12
 800254a:	2b08      	cmp	r3, #8
 800254c:	d121      	bne.n	8002592 <HAL_RCC_OscConfig+0x152>
 800254e:	6863      	ldr	r3, [r4, #4]
 8002550:	03d9      	lsls	r1, r3, #15
 8002552:	d41e      	bmi.n	8002592 <HAL_RCC_OscConfig+0x152>
 8002554:	2302      	movs	r3, #2
 8002556:	fa93 f2a3 	rbit	r2, r3
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800255a:	6822      	ldr	r2, [r4, #0]
 800255c:	fa93 f3a3 	rbit	r3, r3
 8002560:	fab3 f383 	clz	r3, r3
 8002564:	f003 031f 	and.w	r3, r3, #31
 8002568:	fa22 f303 	lsr.w	r3, r2, r3
 800256c:	07da      	lsls	r2, r3, #31
 800256e:	d502      	bpl.n	8002576 <HAL_RCC_OscConfig+0x136>
 8002570:	692b      	ldr	r3, [r5, #16]
 8002572:	2b01      	cmp	r3, #1
 8002574:	d18e      	bne.n	8002494 <HAL_RCC_OscConfig+0x54>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002576:	6823      	ldr	r3, [r4, #0]
 8002578:	22f8      	movs	r2, #248	; 0xf8
 800257a:	fa92 f2a2 	rbit	r2, r2
 800257e:	fab2 f282 	clz	r2, r2
 8002582:	6969      	ldr	r1, [r5, #20]
 8002584:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002588:	fa01 f202 	lsl.w	r2, r1, r2
 800258c:	4313      	orrs	r3, r2
 800258e:	6023      	str	r3, [r4, #0]
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002590:	e053      	b.n	800263a <HAL_RCC_OscConfig+0x1fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002592:	692a      	ldr	r2, [r5, #16]
 8002594:	2301      	movs	r3, #1
 8002596:	b37a      	cbz	r2, 80025f8 <HAL_RCC_OscConfig+0x1b8>
 8002598:	fa93 f2a3 	rbit	r2, r3
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800259c:	fab2 f282 	clz	r2, r2
 80025a0:	0092      	lsls	r2, r2, #2
 80025a2:	f102 4284 	add.w	r2, r2, #1107296256	; 0x42000000
 80025a6:	f502 0284 	add.w	r2, r2, #4325376	; 0x420000
 80025aa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80025ac:	f7fe fef8 	bl	80013a0 <HAL_GetTick>
 80025b0:	4607      	mov	r7, r0
 80025b2:	2602      	movs	r6, #2
 80025b4:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80025b8:	4860      	ldr	r0, [pc, #384]	; (800273c <HAL_RCC_OscConfig+0x2fc>)
 80025ba:	6822      	ldr	r2, [r4, #0]
 80025bc:	fa96 f3a6 	rbit	r3, r6
 80025c0:	fab3 f383 	clz	r3, r3
 80025c4:	f003 031f 	and.w	r3, r3, #31
 80025c8:	fa22 f303 	lsr.w	r3, r2, r3
 80025cc:	07db      	lsls	r3, r3, #31
 80025ce:	d405      	bmi.n	80025dc <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80025d0:	f7fe fee6 	bl	80013a0 <HAL_GetTick>
 80025d4:	1bc0      	subs	r0, r0, r7
 80025d6:	2802      	cmp	r0, #2
 80025d8:	d9ec      	bls.n	80025b4 <HAL_RCC_OscConfig+0x174>
 80025da:	e799      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
            return HAL_TIMEOUT;
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80025dc:	6803      	ldr	r3, [r0, #0]
 80025de:	22f8      	movs	r2, #248	; 0xf8
 80025e0:	fa92 f2a2 	rbit	r2, r2
 80025e4:	fab2 f282 	clz	r2, r2
 80025e8:	6969      	ldr	r1, [r5, #20]
 80025ea:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80025ee:	fa01 f202 	lsl.w	r2, r1, r2
 80025f2:	4313      	orrs	r3, r2
 80025f4:	6003      	str	r3, [r0, #0]
 80025f6:	e020      	b.n	800263a <HAL_RCC_OscConfig+0x1fa>
 80025f8:	fa93 f3a3 	rbit	r3, r3
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80025fc:	fab3 f383 	clz	r3, r3
 8002600:	009b      	lsls	r3, r3, #2
 8002602:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002606:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 800260a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800260c:	f7fe fec8 	bl	80013a0 <HAL_GetTick>
 8002610:	4607      	mov	r7, r0
 8002612:	2602      	movs	r6, #2
 8002614:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002618:	6822      	ldr	r2, [r4, #0]
 800261a:	fa96 f3a6 	rbit	r3, r6
 800261e:	fab3 f383 	clz	r3, r3
 8002622:	f003 031f 	and.w	r3, r3, #31
 8002626:	fa22 f303 	lsr.w	r3, r2, r3
 800262a:	07d9      	lsls	r1, r3, #31
 800262c:	d505      	bpl.n	800263a <HAL_RCC_OscConfig+0x1fa>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800262e:	f7fe feb7 	bl	80013a0 <HAL_GetTick>
 8002632:	1bc0      	subs	r0, r0, r7
 8002634:	2802      	cmp	r0, #2
 8002636:	d9ed      	bls.n	8002614 <HAL_RCC_OscConfig+0x1d4>
 8002638:	e76a      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800263a:	682b      	ldr	r3, [r5, #0]
 800263c:	071a      	lsls	r2, r3, #28
 800263e:	d546      	bpl.n	80026ce <HAL_RCC_OscConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002640:	69aa      	ldr	r2, [r5, #24]
 8002642:	4c3e      	ldr	r4, [pc, #248]	; (800273c <HAL_RCC_OscConfig+0x2fc>)
 8002644:	2301      	movs	r3, #1
 8002646:	493e      	ldr	r1, [pc, #248]	; (8002740 <HAL_RCC_OscConfig+0x300>)
 8002648:	b312      	cbz	r2, 8002690 <HAL_RCC_OscConfig+0x250>
 800264a:	fa93 f2a3 	rbit	r2, r3
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800264e:	fab2 f282 	clz	r2, r2
 8002652:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002656:	f7fe fea3 	bl	80013a0 <HAL_GetTick>
 800265a:	4607      	mov	r7, r0
 800265c:	2602      	movs	r6, #2
 800265e:	fa96 f3a6 	rbit	r3, r6
 8002662:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002666:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002668:	fa96 f3a6 	rbit	r3, r6
 800266c:	fab3 f383 	clz	r3, r3
 8002670:	f003 031f 	and.w	r3, r3, #31
 8002674:	fa22 f303 	lsr.w	r3, r2, r3
 8002678:	07db      	lsls	r3, r3, #31
 800267a:	d405      	bmi.n	8002688 <HAL_RCC_OscConfig+0x248>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800267c:	f7fe fe90 	bl	80013a0 <HAL_GetTick>
 8002680:	1bc0      	subs	r0, r0, r7
 8002682:	2802      	cmp	r0, #2
 8002684:	d9eb      	bls.n	800265e <HAL_RCC_OscConfig+0x21e>
 8002686:	e743      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8002688:	2001      	movs	r0, #1
 800268a:	f7fe fe8f 	bl	80013ac <HAL_Delay>
 800268e:	e01e      	b.n	80026ce <HAL_RCC_OscConfig+0x28e>
 8002690:	fa93 f3a3 	rbit	r3, r3
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002694:	fab3 f383 	clz	r3, r3
 8002698:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800269c:	f7fe fe80 	bl	80013a0 <HAL_GetTick>
 80026a0:	4607      	mov	r7, r0
 80026a2:	2602      	movs	r6, #2
 80026a4:	fa96 f3a6 	rbit	r3, r6
 80026a8:	fa96 f3a6 	rbit	r3, r6
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80026ac:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80026ae:	fa96 f3a6 	rbit	r3, r6
 80026b2:	fab3 f383 	clz	r3, r3
 80026b6:	f003 031f 	and.w	r3, r3, #31
 80026ba:	fa22 f303 	lsr.w	r3, r2, r3
 80026be:	07d8      	lsls	r0, r3, #31
 80026c0:	d505      	bpl.n	80026ce <HAL_RCC_OscConfig+0x28e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80026c2:	f7fe fe6d 	bl	80013a0 <HAL_GetTick>
 80026c6:	1bc0      	subs	r0, r0, r7
 80026c8:	2802      	cmp	r0, #2
 80026ca:	d9eb      	bls.n	80026a4 <HAL_RCC_OscConfig+0x264>
 80026cc:	e720      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80026ce:	682b      	ldr	r3, [r5, #0]
 80026d0:	0759      	lsls	r1, r3, #29
 80026d2:	d404      	bmi.n	80026de <HAL_RCC_OscConfig+0x29e>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80026d4:	69ea      	ldr	r2, [r5, #28]
 80026d6:	2a00      	cmp	r2, #0
 80026d8:	f040 8081 	bne.w	80027de <HAL_RCC_OscConfig+0x39e>
 80026dc:	e0d8      	b.n	8002890 <HAL_RCC_OscConfig+0x450>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80026de:	4c17      	ldr	r4, [pc, #92]	; (800273c <HAL_RCC_OscConfig+0x2fc>)
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026e0:	4e18      	ldr	r6, [pc, #96]	; (8002744 <HAL_RCC_OscConfig+0x304>)
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80026e2:	69e3      	ldr	r3, [r4, #28]
 80026e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026e8:	61e3      	str	r3, [r4, #28]
 80026ea:	69e3      	ldr	r3, [r4, #28]
 80026ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026f0:	9301      	str	r3, [sp, #4]
 80026f2:	9b01      	ldr	r3, [sp, #4]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80026f4:	6833      	ldr	r3, [r6, #0]
 80026f6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80026fa:	6033      	str	r3, [r6, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80026fc:	f7fe fe50 	bl	80013a0 <HAL_GetTick>
 8002700:	4607      	mov	r7, r0

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002702:	6833      	ldr	r3, [r6, #0]
 8002704:	05da      	lsls	r2, r3, #23
 8002706:	d405      	bmi.n	8002714 <HAL_RCC_OscConfig+0x2d4>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002708:	f7fe fe4a 	bl	80013a0 <HAL_GetTick>
 800270c:	1bc0      	subs	r0, r0, r7
 800270e:	2864      	cmp	r0, #100	; 0x64
 8002710:	d9f7      	bls.n	8002702 <HAL_RCC_OscConfig+0x2c2>
 8002712:	e6fd      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002714:	68eb      	ldr	r3, [r5, #12]
 8002716:	2b01      	cmp	r3, #1
 8002718:	d01c      	beq.n	8002754 <HAL_RCC_OscConfig+0x314>
 800271a:	b9ab      	cbnz	r3, 8002748 <HAL_RCC_OscConfig+0x308>
 800271c:	6a23      	ldr	r3, [r4, #32]
 800271e:	2602      	movs	r6, #2
 8002720:	f023 0301 	bic.w	r3, r3, #1
 8002724:	6223      	str	r3, [r4, #32]
 8002726:	6a23      	ldr	r3, [r4, #32]
 8002728:	4637      	mov	r7, r6
 800272a:	f023 0304 	bic.w	r3, r3, #4
 800272e:	6223      	str	r3, [r4, #32]
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002730:	f7fe fe36 	bl	80013a0 <HAL_GetTick>
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002734:	f241 3988 	movw	r9, #5000	; 0x1388
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002738:	4680      	mov	r8, r0
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800273a:	e048      	b.n	80027ce <HAL_RCC_OscConfig+0x38e>
 800273c:	40021000 	.word	0x40021000
 8002740:	42420480 	.word	0x42420480
 8002744:	40007000 	.word	0x40007000
          return HAL_TIMEOUT;
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002748:	2b05      	cmp	r3, #5
 800274a:	6a23      	ldr	r3, [r4, #32]
 800274c:	d106      	bne.n	800275c <HAL_RCC_OscConfig+0x31c>
 800274e:	f043 0304 	orr.w	r3, r3, #4
 8002752:	6223      	str	r3, [r4, #32]
 8002754:	6a23      	ldr	r3, [r4, #32]
 8002756:	f043 0301 	orr.w	r3, r3, #1
 800275a:	e005      	b.n	8002768 <HAL_RCC_OscConfig+0x328>
 800275c:	f023 0301 	bic.w	r3, r3, #1
 8002760:	6223      	str	r3, [r4, #32]
 8002762:	6a23      	ldr	r3, [r4, #32]
 8002764:	f023 0304 	bic.w	r3, r3, #4
 8002768:	6223      	str	r3, [r4, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800276a:	f7fe fe19 	bl	80013a0 <HAL_GetTick>
 800276e:	2602      	movs	r6, #2
 8002770:	4681      	mov	r9, r0
 8002772:	46b0      	mov	r8, r6
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002774:	f241 3788 	movw	r7, #5000	; 0x1388
 8002778:	fa96 f3a6 	rbit	r3, r6
 800277c:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002780:	b10b      	cbz	r3, 8002786 <HAL_RCC_OscConfig+0x346>
 8002782:	6a22      	ldr	r2, [r4, #32]
 8002784:	e000      	b.n	8002788 <HAL_RCC_OscConfig+0x348>
 8002786:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002788:	fa98 f3a8 	rbit	r3, r8
 800278c:	fab3 f383 	clz	r3, r3
 8002790:	f003 031f 	and.w	r3, r3, #31
 8002794:	fa22 f303 	lsr.w	r3, r2, r3
 8002798:	07db      	lsls	r3, r3, #31
 800279a:	d49b      	bmi.n	80026d4 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800279c:	f7fe fe00 	bl	80013a0 <HAL_GetTick>
 80027a0:	ebc9 0000 	rsb	r0, r9, r0
 80027a4:	42b8      	cmp	r0, r7
 80027a6:	d9e7      	bls.n	8002778 <HAL_RCC_OscConfig+0x338>
 80027a8:	e6b2      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027aa:	6a62      	ldr	r2, [r4, #36]	; 0x24
 80027ac:	fa97 f3a7 	rbit	r3, r7
 80027b0:	fab3 f383 	clz	r3, r3
 80027b4:	f003 031f 	and.w	r3, r3, #31
 80027b8:	fa22 f303 	lsr.w	r3, r2, r3
 80027bc:	07d8      	lsls	r0, r3, #31
 80027be:	d589      	bpl.n	80026d4 <HAL_RCC_OscConfig+0x294>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80027c0:	f7fe fdee 	bl	80013a0 <HAL_GetTick>
 80027c4:	ebc8 0000 	rsb	r0, r8, r0
 80027c8:	4548      	cmp	r0, r9
 80027ca:	f63f aea1 	bhi.w	8002510 <HAL_RCC_OscConfig+0xd0>
 80027ce:	fa96 f3a6 	rbit	r3, r6
 80027d2:	fa96 f3a6 	rbit	r3, r6
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d0e7      	beq.n	80027aa <HAL_RCC_OscConfig+0x36a>
 80027da:	6a22      	ldr	r2, [r4, #32]
 80027dc:	e7e6      	b.n	80027ac <HAL_RCC_OscConfig+0x36c>
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80027de:	4c47      	ldr	r4, [pc, #284]	; (80028fc <HAL_RCC_OscConfig+0x4bc>)
 80027e0:	6863      	ldr	r3, [r4, #4]
 80027e2:	f003 030c 	and.w	r3, r3, #12
 80027e6:	2b08      	cmp	r3, #8
 80027e8:	f43f ae54 	beq.w	8002494 <HAL_RCC_OscConfig+0x54>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80027ec:	2a02      	cmp	r2, #2
 80027ee:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80027f2:	d15c      	bne.n	80028ae <HAL_RCC_OscConfig+0x46e>
 80027f4:	fa93 f3a3 	rbit	r3, r3
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027f8:	fab3 f383 	clz	r3, r3
 80027fc:	009b      	lsls	r3, r3, #2
 80027fe:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002802:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002806:	2200      	movs	r2, #0
 8002808:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800280a:	f7fe fdc9 	bl	80013a0 <HAL_GetTick>
 800280e:	4680      	mov	r8, r0
 8002810:	f04f 7600 	mov.w	r6, #33554432	; 0x2000000
 8002814:	fa96 f3a6 	rbit	r3, r6
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002818:	4f38      	ldr	r7, [pc, #224]	; (80028fc <HAL_RCC_OscConfig+0x4bc>)
 800281a:	6822      	ldr	r2, [r4, #0]
 800281c:	fa96 f3a6 	rbit	r3, r6
 8002820:	fab3 f383 	clz	r3, r3
 8002824:	f003 031f 	and.w	r3, r3, #31
 8002828:	fa22 f303 	lsr.w	r3, r2, r3
 800282c:	07d9      	lsls	r1, r3, #31
 800282e:	d431      	bmi.n	8002894 <HAL_RCC_OscConfig+0x454>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002830:	6a2e      	ldr	r6, [r5, #32]
 8002832:	f5b6 3f80 	cmp.w	r6, #65536	; 0x10000
 8002836:	d105      	bne.n	8002844 <HAL_RCC_OscConfig+0x404>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8002838:	6879      	ldr	r1, [r7, #4]
 800283a:	f421 3000 	bic.w	r0, r1, #131072	; 0x20000
 800283e:	68a9      	ldr	r1, [r5, #8]
 8002840:	4301      	orrs	r1, r0
 8002842:	6079      	str	r1, [r7, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002844:	6863      	ldr	r3, [r4, #4]
 8002846:	6a6a      	ldr	r2, [r5, #36]	; 0x24
 8002848:	f423 1374 	bic.w	r3, r3, #3997696	; 0x3d0000
 800284c:	4332      	orrs	r2, r6
 800284e:	4313      	orrs	r3, r2
 8002850:	6063      	str	r3, [r4, #4]
 8002852:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002856:	fa93 f3a3 	rbit	r3, r3
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800285a:	fab3 f383 	clz	r3, r3
 800285e:	009b      	lsls	r3, r3, #2
 8002860:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8002864:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8002868:	2201      	movs	r2, #1
 800286a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800286c:	f7fe fd98 	bl	80013a0 <HAL_GetTick>
 8002870:	4606      	mov	r6, r0
 8002872:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 8002876:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800287a:	6822      	ldr	r2, [r4, #0]
 800287c:	fa95 f3a5 	rbit	r3, r5
 8002880:	fab3 f383 	clz	r3, r3
 8002884:	f003 031f 	and.w	r3, r3, #31
 8002888:	fa22 f303 	lsr.w	r3, r2, r3
 800288c:	07da      	lsls	r2, r3, #31
 800288e:	d508      	bpl.n	80028a2 <HAL_RCC_OscConfig+0x462>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8002890:	2000      	movs	r0, #0
 8002892:	e02f      	b.n	80028f4 <HAL_RCC_OscConfig+0x4b4>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002894:	f7fe fd84 	bl	80013a0 <HAL_GetTick>
 8002898:	ebc8 0000 	rsb	r0, r8, r0
 800289c:	2802      	cmp	r0, #2
 800289e:	d9b9      	bls.n	8002814 <HAL_RCC_OscConfig+0x3d4>
 80028a0:	e636      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
        tickstart = HAL_GetTick();
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028a2:	f7fe fd7d 	bl	80013a0 <HAL_GetTick>
 80028a6:	1b80      	subs	r0, r0, r6
 80028a8:	2802      	cmp	r0, #2
 80028aa:	d9e4      	bls.n	8002876 <HAL_RCC_OscConfig+0x436>
 80028ac:	e630      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
 80028ae:	fa93 f3a3 	rbit	r3, r3
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80028b2:	fab3 f383 	clz	r3, r3
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80028bc:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80028c0:	2200      	movs	r2, #0
 80028c2:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80028c4:	f7fe fd6c 	bl	80013a0 <HAL_GetTick>
 80028c8:	4606      	mov	r6, r0
 80028ca:	f04f 7500 	mov.w	r5, #33554432	; 0x2000000
 80028ce:	fa95 f3a5 	rbit	r3, r5
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80028d2:	6822      	ldr	r2, [r4, #0]
 80028d4:	fa95 f3a5 	rbit	r3, r5
 80028d8:	fab3 f383 	clz	r3, r3
 80028dc:	f003 031f 	and.w	r3, r3, #31
 80028e0:	fa22 f303 	lsr.w	r3, r2, r3
 80028e4:	07db      	lsls	r3, r3, #31
 80028e6:	d5d3      	bpl.n	8002890 <HAL_RCC_OscConfig+0x450>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80028e8:	f7fe fd5a 	bl	80013a0 <HAL_GetTick>
 80028ec:	1b80      	subs	r0, r0, r6
 80028ee:	2802      	cmp	r0, #2
 80028f0:	d9ed      	bls.n	80028ce <HAL_RCC_OscConfig+0x48e>
 80028f2:	e60d      	b.n	8002510 <HAL_RCC_OscConfig+0xd0>
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
}
 80028f4:	b003      	add	sp, #12
 80028f6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80028fa:	bf00      	nop
 80028fc:	40021000 	.word	0x40021000

08002900 <HAL_RCC_GetSysClockFreq>:
{
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002900:	4b1f      	ldr	r3, [pc, #124]	; (8002980 <HAL_RCC_GetSysClockFreq+0x80>)
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002902:	b570      	push	{r4, r5, r6, lr}
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8002904:	f103 0510 	add.w	r5, r3, #16
 8002908:	462e      	mov	r6, r5
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800290a:	b086      	sub	sp, #24
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 800290c:	ac02      	add	r4, sp, #8
 800290e:	4622      	mov	r2, r4
 8002910:	6818      	ldr	r0, [r3, #0]
 8002912:	6859      	ldr	r1, [r3, #4]
 8002914:	3308      	adds	r3, #8
 8002916:	c203      	stmia	r2!, {r0, r1}
 8002918:	42ab      	cmp	r3, r5
 800291a:	4614      	mov	r4, r2
 800291c:	d1f7      	bne.n	800290e <HAL_RCC_GetSysClockFreq+0xe>
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 800291e:	8833      	ldrh	r3, [r6, #0]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002920:	4c18      	ldr	r4, [pc, #96]	; (8002984 <HAL_RCC_GetSysClockFreq+0x84>)
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8002922:	f8ad 3004 	strh.w	r3, [sp, #4]
  uint32_t sysclockfreq = 0;
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8002926:	6860      	ldr	r0, [r4, #4]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002928:	f000 030c 	and.w	r3, r0, #12
 800292c:	2b08      	cmp	r3, #8
 800292e:	d124      	bne.n	800297a <HAL_RCC_GetSysClockFreq+0x7a>
 8002930:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8002934:	fa93 f3a3 	rbit	r3, r3
      sysclockfreq = HSE_VALUE;
      break;
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8002938:	fab3 f383 	clz	r3, r3
 800293c:	f400 1270 	and.w	r2, r0, #3932160	; 0x3c0000
 8002940:	fa22 f303 	lsr.w	r3, r2, r3
 8002944:	aa06      	add	r2, sp, #24
 8002946:	4413      	add	r3, r2
 8002948:	f813 1c10 	ldrb.w	r1, [r3, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800294c:	03c3      	lsls	r3, r0, #15
 800294e:	d511      	bpl.n	8002974 <HAL_RCC_GetSysClockFreq+0x74>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8002950:	6862      	ldr	r2, [r4, #4]
 8002952:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8002956:	fa93 f3a3 	rbit	r3, r3
 800295a:	fab3 f083 	clz	r0, r3
 800295e:	f402 3300 	and.w	r3, r2, #131072	; 0x20000
 8002962:	40c3      	lsrs	r3, r0
 8002964:	aa06      	add	r2, sp, #24
 8002966:	4413      	add	r3, r2
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8002968:	f813 0c14 	ldrb.w	r0, [r3, #-20]
 800296c:	4b06      	ldr	r3, [pc, #24]	; (8002988 <HAL_RCC_GetSysClockFreq+0x88>)
 800296e:	fbb3 f0f0 	udiv	r0, r3, r0
 8002972:	e000      	b.n	8002976 <HAL_RCC_GetSysClockFreq+0x76>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002974:	4805      	ldr	r0, [pc, #20]	; (800298c <HAL_RCC_GetSysClockFreq+0x8c>)
 8002976:	4348      	muls	r0, r1
 8002978:	e000      	b.n	800297c <HAL_RCC_GetSysClockFreq+0x7c>
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800297a:	4803      	ldr	r0, [pc, #12]	; (8002988 <HAL_RCC_GetSysClockFreq+0x88>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 800297c:	b006      	add	sp, #24
 800297e:	bd70      	pop	{r4, r5, r6, pc}
 8002980:	08007a98 	.word	0x08007a98
 8002984:	40021000 	.word	0x40021000
 8002988:	007a1200 	.word	0x007a1200
 800298c:	003d0900 	.word	0x003d0900

08002990 <HAL_RCC_ClockConfig>:
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002990:	4a54      	ldr	r2, [pc, #336]	; (8002ae4 <HAL_RCC_ClockConfig+0x154>)
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002992:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8002996:	6813      	ldr	r3, [r2, #0]
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002998:	4606      	mov	r6, r0
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800299a:	f003 0307 	and.w	r3, r3, #7
 800299e:	428b      	cmp	r3, r1
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80029a0:	460d      	mov	r5, r1
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80029a2:	d30a      	bcc.n	80029ba <HAL_RCC_ClockConfig+0x2a>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80029a4:	6831      	ldr	r1, [r6, #0]
 80029a6:	078c      	lsls	r4, r1, #30
 80029a8:	d514      	bpl.n	80029d4 <HAL_RCC_ClockConfig+0x44>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80029aa:	484f      	ldr	r0, [pc, #316]	; (8002ae8 <HAL_RCC_ClockConfig+0x158>)
 80029ac:	6843      	ldr	r3, [r0, #4]
 80029ae:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80029b2:	68b3      	ldr	r3, [r6, #8]
 80029b4:	4313      	orrs	r3, r2
 80029b6:	6043      	str	r3, [r0, #4]
 80029b8:	e00c      	b.n	80029d4 <HAL_RCC_ClockConfig+0x44>
#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ba:	6813      	ldr	r3, [r2, #0]
 80029bc:	f023 0307 	bic.w	r3, r3, #7
 80029c0:	430b      	orrs	r3, r1
 80029c2:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80029c4:	6813      	ldr	r3, [r2, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	4299      	cmp	r1, r3
 80029cc:	d0ea      	beq.n	80029a4 <HAL_RCC_ClockConfig+0x14>
    {
      return HAL_ERROR;
 80029ce:	2001      	movs	r0, #1
 80029d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80029d4:	07c8      	lsls	r0, r1, #31
 80029d6:	d406      	bmi.n	80029e6 <HAL_RCC_ClockConfig+0x56>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80029d8:	4a42      	ldr	r2, [pc, #264]	; (8002ae4 <HAL_RCC_ClockConfig+0x154>)
 80029da:	6813      	ldr	r3, [r2, #0]
 80029dc:	f003 0307 	and.w	r3, r3, #7
 80029e0:	429d      	cmp	r5, r3
 80029e2:	d34a      	bcc.n	8002a7a <HAL_RCC_ClockConfig+0xea>
 80029e4:	e053      	b.n	8002a8e <HAL_RCC_ClockConfig+0xfe>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80029e6:	6872      	ldr	r2, [r6, #4]
 80029e8:	4c3f      	ldr	r4, [pc, #252]	; (8002ae8 <HAL_RCC_ClockConfig+0x158>)
 80029ea:	2a01      	cmp	r2, #1
 80029ec:	d102      	bne.n	80029f4 <HAL_RCC_ClockConfig+0x64>
 80029ee:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80029f2:	e004      	b.n	80029fe <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80029f4:	2a02      	cmp	r2, #2
 80029f6:	bf0c      	ite	eq
 80029f8:	f04f 7300 	moveq.w	r3, #33554432	; 0x2000000
 80029fc:	2302      	movne	r3, #2
 80029fe:	fa93 f1a3 	rbit	r1, r3
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002a02:	6821      	ldr	r1, [r4, #0]
 8002a04:	fa93 f3a3 	rbit	r3, r3
 8002a08:	fab3 f383 	clz	r3, r3
 8002a0c:	f003 031f 	and.w	r3, r3, #31
 8002a10:	fa21 f303 	lsr.w	r3, r1, r3
 8002a14:	07d9      	lsls	r1, r3, #31
 8002a16:	d5da      	bpl.n	80029ce <HAL_RCC_ClockConfig+0x3e>
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a18:	6863      	ldr	r3, [r4, #4]
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a1a:	f241 3888 	movw	r8, #5000	; 0x1388
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
      {
        return HAL_ERROR;
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002a1e:	f023 0303 	bic.w	r3, r3, #3
 8002a22:	431a      	orrs	r2, r3
 8002a24:	6062      	str	r2, [r4, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a26:	f7fe fcbb 	bl	80013a0 <HAL_GetTick>
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2a:	6873      	ldr	r3, [r6, #4]
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002a2c:	4607      	mov	r7, r0
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002a2e:	2b01      	cmp	r3, #1
 8002a30:	d10c      	bne.n	8002a4c <HAL_RCC_ClockConfig+0xbc>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8002a32:	6863      	ldr	r3, [r4, #4]
 8002a34:	f003 030c 	and.w	r3, r3, #12
 8002a38:	2b04      	cmp	r3, #4
 8002a3a:	d0cd      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a3c:	f7fe fcb0 	bl	80013a0 <HAL_GetTick>
 8002a40:	1bc0      	subs	r0, r0, r7
 8002a42:	4540      	cmp	r0, r8
 8002a44:	d9f5      	bls.n	8002a32 <HAL_RCC_ClockConfig+0xa2>
        {
          return HAL_TIMEOUT;
 8002a46:	2003      	movs	r0, #3
 8002a48:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002a4c:	2b02      	cmp	r3, #2
 8002a4e:	d10f      	bne.n	8002a70 <HAL_RCC_ClockConfig+0xe0>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002a50:	6863      	ldr	r3, [r4, #4]
 8002a52:	f003 030c 	and.w	r3, r3, #12
 8002a56:	2b08      	cmp	r3, #8
 8002a58:	d0be      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x48>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a5a:	f7fe fca1 	bl	80013a0 <HAL_GetTick>
 8002a5e:	1bc0      	subs	r0, r0, r7
 8002a60:	4540      	cmp	r0, r8
 8002a62:	d9f5      	bls.n	8002a50 <HAL_RCC_ClockConfig+0xc0>
 8002a64:	e7ef      	b.n	8002a46 <HAL_RCC_ClockConfig+0xb6>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002a66:	f7fe fc9b 	bl	80013a0 <HAL_GetTick>
 8002a6a:	1bc0      	subs	r0, r0, r7
 8002a6c:	4540      	cmp	r0, r8
 8002a6e:	d8ea      	bhi.n	8002a46 <HAL_RCC_ClockConfig+0xb6>
        }
      }
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8002a70:	6863      	ldr	r3, [r4, #4]
 8002a72:	f013 0f0c 	tst.w	r3, #12
 8002a76:	d1f6      	bne.n	8002a66 <HAL_RCC_ClockConfig+0xd6>
 8002a78:	e7ae      	b.n	80029d8 <HAL_RCC_ClockConfig+0x48>
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002a7a:	6813      	ldr	r3, [r2, #0]
 8002a7c:	f023 0307 	bic.w	r3, r3, #7
 8002a80:	432b      	orrs	r3, r5
 8002a82:	6013      	str	r3, [r2, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8002a84:	6813      	ldr	r3, [r2, #0]
 8002a86:	f003 0307 	and.w	r3, r3, #7
 8002a8a:	429d      	cmp	r5, r3
 8002a8c:	d19f      	bne.n	80029ce <HAL_RCC_ClockConfig+0x3e>
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002a8e:	6831      	ldr	r1, [r6, #0]
 8002a90:	4c15      	ldr	r4, [pc, #84]	; (8002ae8 <HAL_RCC_ClockConfig+0x158>)
 8002a92:	f011 0f04 	tst.w	r1, #4
 8002a96:	d005      	beq.n	8002aa4 <HAL_RCC_ClockConfig+0x114>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002a98:	6863      	ldr	r3, [r4, #4]
 8002a9a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002a9e:	68f3      	ldr	r3, [r6, #12]
 8002aa0:	4313      	orrs	r3, r2
 8002aa2:	6063      	str	r3, [r4, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002aa4:	070b      	lsls	r3, r1, #28
 8002aa6:	d506      	bpl.n	8002ab6 <HAL_RCC_ClockConfig+0x126>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002aa8:	6863      	ldr	r3, [r4, #4]
 8002aaa:	6932      	ldr	r2, [r6, #16]
 8002aac:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8002ab0:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8002ab4:	6063      	str	r3, [r4, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002ab6:	f7ff ff23 	bl	8002900 <HAL_RCC_GetSysClockFreq>
 8002aba:	6863      	ldr	r3, [r4, #4]
 8002abc:	22f0      	movs	r2, #240	; 0xf0
 8002abe:	fa92 f2a2 	rbit	r2, r2
 8002ac2:	fab2 f282 	clz	r2, r2
 8002ac6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002aca:	40d3      	lsrs	r3, r2
 8002acc:	4a07      	ldr	r2, [pc, #28]	; (8002aec <HAL_RCC_ClockConfig+0x15c>)
 8002ace:	5cd3      	ldrb	r3, [r2, r3]
 8002ad0:	40d8      	lsrs	r0, r3
 8002ad2:	4b07      	ldr	r3, [pc, #28]	; (8002af0 <HAL_RCC_ClockConfig+0x160>)
 8002ad4:	6018      	str	r0, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002ad6:	2000      	movs	r0, #0
 8002ad8:	f7fe fc36 	bl	8001348 <HAL_InitTick>
  
  return HAL_OK;
 8002adc:	2000      	movs	r0, #0
}
 8002ade:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002ae2:	bf00      	nop
 8002ae4:	40022000 	.word	0x40022000
 8002ae8:	40021000 	.word	0x40021000
 8002aec:	08007aee 	.word	0x08007aee
 8002af0:	2000005c 	.word	0x2000005c

08002af4 <HAL_RCC_GetHCLKFreq>:
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
  return SystemCoreClock;
}
 8002af4:	4b01      	ldr	r3, [pc, #4]	; (8002afc <HAL_RCC_GetHCLKFreq+0x8>)
 8002af6:	6818      	ldr	r0, [r3, #0]
 8002af8:	4770      	bx	lr
 8002afa:	bf00      	nop
 8002afc:	2000005c 	.word	0x2000005c

08002b00 <HAL_RCC_GetPCLK1Freq>:
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8002b00:	4b08      	ldr	r3, [pc, #32]	; (8002b24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002b02:	f44f 62e0 	mov.w	r2, #1792	; 0x700
 8002b06:	685b      	ldr	r3, [r3, #4]
 8002b08:	fa92 f2a2 	rbit	r2, r2
 8002b0c:	fab2 f282 	clz	r2, r2
 8002b10:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002b14:	40d3      	lsrs	r3, r2
 8002b16:	4a04      	ldr	r2, [pc, #16]	; (8002b28 <HAL_RCC_GetPCLK1Freq+0x28>)
 8002b18:	5cd3      	ldrb	r3, [r2, r3]
 8002b1a:	4a04      	ldr	r2, [pc, #16]	; (8002b2c <HAL_RCC_GetPCLK1Freq+0x2c>)
 8002b1c:	6810      	ldr	r0, [r2, #0]
}    
 8002b1e:	40d8      	lsrs	r0, r3
 8002b20:	4770      	bx	lr
 8002b22:	bf00      	nop
 8002b24:	40021000 	.word	0x40021000
 8002b28:	08007afe 	.word	0x08007afe
 8002b2c:	2000005c 	.word	0x2000005c

08002b30 <HAL_RCC_GetPCLK2Freq>:
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8002b30:	4b08      	ldr	r3, [pc, #32]	; (8002b54 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002b32:	f44f 5260 	mov.w	r2, #14336	; 0x3800
 8002b36:	685b      	ldr	r3, [r3, #4]
 8002b38:	fa92 f2a2 	rbit	r2, r2
 8002b3c:	fab2 f282 	clz	r2, r2
 8002b40:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 8002b44:	40d3      	lsrs	r3, r2
 8002b46:	4a04      	ldr	r2, [pc, #16]	; (8002b58 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002b48:	5cd3      	ldrb	r3, [r2, r3]
 8002b4a:	4a04      	ldr	r2, [pc, #16]	; (8002b5c <HAL_RCC_GetPCLK2Freq+0x2c>)
 8002b4c:	6810      	ldr	r0, [r2, #0]
} 
 8002b4e:	40d8      	lsrs	r0, r3
 8002b50:	4770      	bx	lr
 8002b52:	bf00      	nop
 8002b54:	40021000 	.word	0x40021000
 8002b58:	08007afe 	.word	0x08007afe
 8002b5c:	2000005c 	.word	0x2000005c

08002b60 <HAL_RCCEx_PeriphCLKConfig>:

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b60:	6803      	ldr	r3, [r0, #0]
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b62:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b66:	07dc      	lsls	r4, r3, #31
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8002b68:	4605      	mov	r5, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8002b6a:	d564      	bpl.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b6c:	4c3e      	ldr	r4, [pc, #248]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b6e:	4e3f      	ldr	r6, [pc, #252]	; (8002c6c <HAL_RCCEx_PeriphCLKConfig+0x10c>)
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002b70:	69e3      	ldr	r3, [r4, #28]
 8002b72:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002b76:	61e3      	str	r3, [r4, #28]
 8002b78:	69e3      	ldr	r3, [r4, #28]
 8002b7a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002b7e:	9301      	str	r3, [sp, #4]
 8002b80:	9b01      	ldr	r3, [sp, #4]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8002b82:	6833      	ldr	r3, [r6, #0]
 8002b84:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002b88:	6033      	str	r3, [r6, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8002b8a:	f7fe fc09 	bl	80013a0 <HAL_GetTick>
 8002b8e:	4607      	mov	r7, r0
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8002b90:	6833      	ldr	r3, [r6, #0]
 8002b92:	05d8      	lsls	r0, r3, #23
 8002b94:	d406      	bmi.n	8002ba4 <HAL_RCCEx_PeriphCLKConfig+0x44>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002b96:	f7fe fc03 	bl	80013a0 <HAL_GetTick>
 8002b9a:	1bc0      	subs	r0, r0, r7
 8002b9c:	2864      	cmp	r0, #100	; 0x64
 8002b9e:	d9f7      	bls.n	8002b90 <HAL_RCCEx_PeriphCLKConfig+0x30>
      {
        return HAL_TIMEOUT;
 8002ba0:	2003      	movs	r0, #3
 8002ba2:	e05d      	b.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x100>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ba4:	6a23      	ldr	r3, [r4, #32]
 8002ba6:	4830      	ldr	r0, [pc, #192]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x108>)
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002ba8:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8002bac:	d106      	bne.n	8002bbc <HAL_RCCEx_PeriphCLKConfig+0x5c>
            return HAL_TIMEOUT;
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8002bae:	6a23      	ldr	r3, [r4, #32]
 8002bb0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002bb4:	686b      	ldr	r3, [r5, #4]
 8002bb6:	4313      	orrs	r3, r2
 8002bb8:	6223      	str	r3, [r4, #32]
 8002bba:	e03c      	b.n	8002c36 <HAL_RCCEx_PeriphCLKConfig+0xd6>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002bbc:	686a      	ldr	r2, [r5, #4]
 8002bbe:	f402 7240 	and.w	r2, r2, #768	; 0x300
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d0f3      	beq.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002bc6:	6a01      	ldr	r1, [r0, #32]
 8002bc8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002bcc:	f421 7740 	bic.w	r7, r1, #768	; 0x300
 8002bd0:	fa93 f2a3 	rbit	r2, r3
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002bd4:	fab2 f282 	clz	r2, r2
 8002bd8:	4e25      	ldr	r6, [pc, #148]	; (8002c70 <HAL_RCCEx_PeriphCLKConfig+0x110>)
 8002bda:	f04f 0e01 	mov.w	lr, #1
 8002bde:	f846 e022 	str.w	lr, [r6, r2, lsl #2]
 8002be2:	fa93 f3a3 	rbit	r3, r3
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002be6:	fab3 f383 	clz	r3, r3
 8002bea:	2200      	movs	r2, #0
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bec:	07c9      	lsls	r1, r1, #31
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002bee:	f846 2023 	str.w	r2, [r6, r3, lsl #2]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8002bf2:	6207      	str	r7, [r0, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8002bf4:	d5db      	bpl.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4e>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8002bf6:	f7fe fbd3 	bl	80013a0 <HAL_GetTick>
 8002bfa:	2602      	movs	r6, #2
 8002bfc:	4680      	mov	r8, r0
 8002bfe:	4637      	mov	r7, r6
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c00:	f241 3988 	movw	r9, #5000	; 0x1388
 8002c04:	fa96 f3a6 	rbit	r3, r6
 8002c08:	fa96 f3a6 	rbit	r3, r6
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002c0c:	b10b      	cbz	r3, 8002c12 <HAL_RCCEx_PeriphCLKConfig+0xb2>
 8002c0e:	6a22      	ldr	r2, [r4, #32]
 8002c10:	e000      	b.n	8002c14 <HAL_RCCEx_PeriphCLKConfig+0xb4>
 8002c12:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8002c14:	fa97 f3a7 	rbit	r3, r7
 8002c18:	fab3 f383 	clz	r3, r3
 8002c1c:	f003 031f 	and.w	r3, r3, #31
 8002c20:	fa22 f303 	lsr.w	r3, r2, r3
 8002c24:	07da      	lsls	r2, r3, #31
 8002c26:	d4c2      	bmi.n	8002bae <HAL_RCCEx_PeriphCLKConfig+0x4e>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c28:	f7fe fbba 	bl	80013a0 <HAL_GetTick>
 8002c2c:	ebc8 0000 	rsb	r0, r8, r0
 8002c30:	4548      	cmp	r0, r9
 8002c32:	d9e7      	bls.n	8002c04 <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8002c34:	e7b4      	b.n	8002ba0 <HAL_RCCEx_PeriphCLKConfig+0x40>
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8002c36:	6828      	ldr	r0, [r5, #0]
 8002c38:	0783      	lsls	r3, r0, #30
 8002c3a:	d506      	bpl.n	8002c4a <HAL_RCCEx_PeriphCLKConfig+0xea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8002c3c:	490a      	ldr	r1, [pc, #40]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x108>)
 8002c3e:	684b      	ldr	r3, [r1, #4]
 8002c40:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8002c44:	68ab      	ldr	r3, [r5, #8]
 8002c46:	4313      	orrs	r3, r2
 8002c48:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8002c4a:	f010 0010 	ands.w	r0, r0, #16
 8002c4e:	d007      	beq.n	8002c60 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c50:	4905      	ldr	r1, [pc, #20]	; (8002c68 <HAL_RCCEx_PeriphCLKConfig+0x108>)
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8002c52:	2000      	movs	r0, #0
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8002c54:	684b      	ldr	r3, [r1, #4]
 8002c56:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8002c5a:	68eb      	ldr	r3, [r5, #12]
 8002c5c:	4313      	orrs	r3, r2
 8002c5e:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
}
 8002c60:	b003      	add	sp, #12
 8002c62:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002c66:	bf00      	nop
 8002c68:	40021000 	.word	0x40021000
 8002c6c:	40007000 	.word	0x40007000
 8002c70:	42420400 	.word	0x42420400

08002c74 <HAL_SPI_Init>:
  * @param  hspi: pointer to a SPI_HandleTypeDef structure that contains
  *                the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002c74:	b510      	push	{r4, lr}
  /* Check the SPI handle allocation */
  if(hspi == NULL)
 8002c76:	4604      	mov	r4, r0
 8002c78:	2800      	cmp	r0, #0
 8002c7a:	d034      	beq.n	8002ce6 <HAL_SPI_Init+0x72>
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  assert_param(IS_SPI_CRC_CALCULATION(hspi->Init.CRCCalculation));
  assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));

  if(hspi->State == HAL_SPI_STATE_RESET)
 8002c7c:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8002c80:	b90b      	cbnz	r3, 8002c86 <HAL_SPI_Init+0x12>
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002c82:	f001 fc05 	bl	8004490 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c86:	68a1      	ldr	r1, [r4, #8]
 8002c88:	6860      	ldr	r0, [r4, #4]
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c8a:	2302      	movs	r3, #2
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c8c:	4308      	orrs	r0, r1
 8002c8e:	68e1      	ldr	r1, [r4, #12]
  {
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;
 8002c90:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c94:	4308      	orrs	r0, r1
 8002c96:	6921      	ldr	r1, [r4, #16]
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c98:	6823      	ldr	r3, [r4, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002c9a:	4308      	orrs	r0, r1
 8002c9c:	6961      	ldr	r1, [r4, #20]
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002c9e:	681a      	ldr	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ca0:	4308      	orrs	r0, r1
 8002ca2:	69e1      	ldr	r1, [r4, #28]
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002ca4:	f022 0240 	bic.w	r2, r2, #64	; 0x40

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002ca8:	4308      	orrs	r0, r1
 8002caa:	6a21      	ldr	r1, [r4, #32]
  }
  
  hspi->State = HAL_SPI_STATE_BUSY;

  /* Disble the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002cac:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8002cae:	4308      	orrs	r0, r1
 8002cb0:	69a2      	ldr	r2, [r4, #24]
 8002cb2:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 8002cb4:	4308      	orrs	r0, r1
 8002cb6:	f402 7100 	and.w	r1, r2, #512	; 0x200
 8002cba:	4301      	orrs	r1, r0
 8002cbc:	6019      	str	r1, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation) );

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8002cbe:	0c12      	lsrs	r2, r2, #16
 8002cc0:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8002cc2:	f002 0204 	and.w	r2, r2, #4
 8002cc6:	430a      	orrs	r2, r1
 8002cc8:	605a      	str	r2, [r3, #4]

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002cca:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0;
#else
  uCRCErrorWorkaroundCheck = 0;
 8002ccc:	2000      	movs	r0, #0
  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16) & SPI_CR2_SSOE) | hspi->Init.TIMode));

  /*---------------------------- SPIx CRCPOLY Configuration ------------------*/
  /* Configure : CRC Polynomial */
  WRITE_REG(hspi->Instance->CRCPR, hspi->Init.CRCPolynomial);
 8002cce:	611a      	str	r2, [r3, #16]

#if defined (STM32F101x6) || defined (STM32F101xB) || defined (STM32F101xE) || defined (STM32F101xG) || defined (STM32F102x6) || defined (STM32F102xB) || defined (STM32F103x6) || defined (STM32F103xB) || defined (STM32F103xE) || defined (STM32F103xG) || defined (STM32F105xC) || defined (STM32F107xC)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002cd0:	69da      	ldr	r2, [r3, #28]
 8002cd2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002cd6:	61da      	str	r2, [r3, #28]
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0;
#else
  uCRCErrorWorkaroundCheck = 0;
 8002cd8:	4b04      	ldr	r3, [pc, #16]	; (8002cec <HAL_SPI_Init+0x78>)
#endif

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cda:	6560      	str	r0, [r4, #84]	; 0x54
     Revision ID information is only available in Debug mode, so Workaround could not be implemented
     to distinguish Rev Z devices (issue present) from more recent version (issue fixed).
     So, in case of Revison Z F101 or F103 devices, below variable should be assigned to 1 */
  uCRCErrorWorkaroundCheck = 0;
#else
  uCRCErrorWorkaroundCheck = 0;
 8002cdc:	7018      	strb	r0, [r3, #0]
#endif

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State = HAL_SPI_STATE_READY;
 8002cde:	2301      	movs	r3, #1
 8002ce0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  
  return HAL_OK;
 8002ce4:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
  /* Check the SPI handle allocation */
  if(hspi == NULL)
  {
    return HAL_ERROR;
 8002ce6:	2001      	movs	r0, #1

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
  hspi->State = HAL_SPI_STATE_READY;
  
  return HAL_OK;
}
 8002ce8:	bd10      	pop	{r4, pc}
 8002cea:	bf00      	nop
 8002cec:	200005c0 	.word	0x200005c0

08002cf0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cf0:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002cf2:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002cf4:	f023 0301 	bic.w	r3, r3, #1
 8002cf8:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002cfa:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002cfc:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002cfe:	6984      	ldr	r4, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d00:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002d02:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d06:	4325      	orrs	r5, r4

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002d08:	f023 0402 	bic.w	r4, r3, #2
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002d0c:	688b      	ldr	r3, [r1, #8]
 8002d0e:	4323      	orrs	r3, r4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002d10:	4c0a      	ldr	r4, [pc, #40]	; (8002d3c <TIM_OC1_SetConfig+0x4c>)
 8002d12:	42a0      	cmp	r0, r4
 8002d14:	d10b      	bne.n	8002d2e <TIM_OC1_SetConfig+0x3e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d16:	68cc      	ldr	r4, [r1, #12]
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002d18:	f023 0308 	bic.w	r3, r3, #8
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002d1c:	4323      	orrs	r3, r4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d1e:	694e      	ldr	r6, [r1, #20]
 8002d20:	698c      	ldr	r4, [r1, #24]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002d22:	f422 7240 	bic.w	r2, r2, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d26:	4334      	orrs	r4, r6
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002d28:	f023 0304 	bic.w	r3, r3, #4
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002d2c:	4322      	orrs	r2, r4
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d2e:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d30:	684a      	ldr	r2, [r1, #4]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002d32:	6185      	str	r5, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002d34:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d36:	6203      	str	r3, [r0, #32]
 8002d38:	bd70      	pop	{r4, r5, r6, pc}
 8002d3a:	bf00      	nop
 8002d3c:	40012c00 	.word	0x40012c00

08002d40 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d40:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d42:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002d44:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002d48:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d4a:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d4c:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d4e:	69c4      	ldr	r4, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d50:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002d52:	f024 0473 	bic.w	r4, r4, #115	; 0x73
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002d56:	432c      	orrs	r4, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002d58:	688d      	ldr	r5, [r1, #8]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002d5a:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8002d5e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002d62:	4d0c      	ldr	r5, [pc, #48]	; (8002d94 <TIM_OC3_SetConfig+0x54>)
 8002d64:	42a8      	cmp	r0, r5
 8002d66:	d10e      	bne.n	8002d86 <TIM_OC3_SetConfig+0x46>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002d68:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002d6a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8002d6e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002d72:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d74:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 8002d78:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002d7c:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002d7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8002d82:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d86:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d88:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d8a:	61c4      	str	r4, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d8c:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d8e:	6203      	str	r3, [r0, #32]
 8002d90:	bd30      	pop	{r4, r5, pc}
 8002d92:	bf00      	nop
 8002d94:	40012c00 	.word	0x40012c00

08002d98 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d98:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002d9a:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d9c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002da0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002da2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002da4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002da6:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002da8:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002daa:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8002dae:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002db2:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002db4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8002db8:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8002dbc:	4d06      	ldr	r5, [pc, #24]	; (8002dd8 <TIM_OC4_SetConfig+0x40>)
 8002dbe:	42a8      	cmp	r0, r5
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002dc0:	bf02      	ittt	eq
 8002dc2:	694d      	ldreq	r5, [r1, #20]
  if(IS_TIM_BREAK_INSTANCE(TIMx))
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002dc4:	f424 4480 	biceq.w	r4, r4, #16384	; 0x4000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8002dc8:	ea44 1485 	orreq.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002dcc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002dce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002dd0:	684a      	ldr	r2, [r1, #4]
 8002dd2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002dd4:	6203      	str	r3, [r0, #32]
 8002dd6:	bd30      	pop	{r4, r5, pc}
 8002dd8:	40012c00 	.word	0x40012c00

08002ddc <HAL_TIM_Base_Start_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002ddc:	6803      	ldr	r3, [r0, #0]
   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);

  /* Return function status */
  return HAL_OK;
}
 8002dde:	2000      	movs	r0, #0
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

   /* Enable the TIM Update interrupt */
   __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002de0:	68da      	ldr	r2, [r3, #12]
 8002de2:	f042 0201 	orr.w	r2, r2, #1
 8002de6:	60da      	str	r2, [r3, #12]

   /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8002de8:	681a      	ldr	r2, [r3, #0]
 8002dea:	f042 0201 	orr.w	r2, r2, #1
 8002dee:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
}
 8002df0:	4770      	bx	lr

08002df2 <HAL_TIM_PWM_MspInit>:
 8002df2:	4770      	bx	lr

08002df4 <HAL_TIM_ConfigClockSource>:
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002df4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8002df8:	b570      	push	{r4, r5, r6, lr}
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002dfa:	2b01      	cmp	r3, #1
 8002dfc:	f04f 0302 	mov.w	r3, #2
 8002e00:	f000 80b0 	beq.w	8002f64 <HAL_TIM_ConfigClockSource+0x170>

  htim->State = HAL_TIM_STATE_BUSY;
 8002e04:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e08:	6803      	ldr	r3, [r0, #0]
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e0a:	2201      	movs	r2, #1
 8002e0c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e10:	689a      	ldr	r2, [r3, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e12:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
 8002e16:	f022 0277 	bic.w	r2, r2, #119	; 0x77
  htim->Instance->SMCR = tmpsmcr;
 8002e1a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002e1c:	680a      	ldr	r2, [r1, #0]
 8002e1e:	2a40      	cmp	r2, #64	; 0x40
 8002e20:	d077      	beq.n	8002f12 <HAL_TIM_ConfigClockSource+0x11e>
 8002e22:	d818      	bhi.n	8002e56 <HAL_TIM_ConfigClockSource+0x62>
 8002e24:	2a10      	cmp	r2, #16
 8002e26:	f000 808b 	beq.w	8002f40 <HAL_TIM_ConfigClockSource+0x14c>
 8002e2a:	d808      	bhi.n	8002e3e <HAL_TIM_ConfigClockSource+0x4a>
 8002e2c:	2a00      	cmp	r2, #0
 8002e2e:	f040 8093 	bne.w	8002f58 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002e32:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002e34:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002e38:	f042 0207 	orr.w	r2, r2, #7
 8002e3c:	e08b      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8002e3e:	2a20      	cmp	r2, #32
 8002e40:	f000 8084 	beq.w	8002f4c <HAL_TIM_ConfigClockSource+0x158>
 8002e44:	2a30      	cmp	r2, #48	; 0x30
 8002e46:	f040 8087 	bne.w	8002f58 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002e4a:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002e4c:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002e50:	f042 0237 	orr.w	r2, r2, #55	; 0x37
 8002e54:	e07f      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8002e56:	2a70      	cmp	r2, #112	; 0x70
 8002e58:	d035      	beq.n	8002ec6 <HAL_TIM_ConfigClockSource+0xd2>
 8002e5a:	d81b      	bhi.n	8002e94 <HAL_TIM_ConfigClockSource+0xa0>
 8002e5c:	2a50      	cmp	r2, #80	; 0x50
 8002e5e:	d041      	beq.n	8002ee4 <HAL_TIM_ConfigClockSource+0xf0>
 8002e60:	2a60      	cmp	r2, #96	; 0x60
 8002e62:	d179      	bne.n	8002f58 <HAL_TIM_ConfigClockSource+0x164>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e64:	6a1c      	ldr	r4, [r3, #32]

       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e66:	684d      	ldr	r5, [r1, #4]
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e68:	f024 0410 	bic.w	r4, r4, #16

       /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002e6c:	68ce      	ldr	r6, [r1, #12]
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002e6e:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002e70:	6999      	ldr	r1, [r3, #24]
  tmpccer = TIMx->CCER;
 8002e72:	6a1a      	ldr	r2, [r3, #32]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002e74:	f421 4170 	bic.w	r1, r1, #61440	; 0xf000
  tmpccmr1 |= (TIM_ICFilter << 12);

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002e78:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4);
 8002e7c:	ea42 1205 	orr.w	r2, r2, r5, lsl #4
  tmpccmr1 = TIMx->CCMR1;
  tmpccer = TIMx->CCER;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
  tmpccmr1 |= (TIM_ICFilter << 12);
 8002e80:	ea41 3106 	orr.w	r1, r1, r6, lsl #12
  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
  tmpccer |= (TIM_ICPolarity << 4);

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002e84:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002e86:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002e88:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002e8a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002e8e:	f042 0267 	orr.w	r2, r2, #103	; 0x67
 8002e92:	e060      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
  tmpsmcr = htim->Instance->SMCR;
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
  htim->Instance->SMCR = tmpsmcr;

  switch (sClockSourceConfig->ClockSource)
 8002e94:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8002e98:	d011      	beq.n	8002ebe <HAL_TIM_ConfigClockSource+0xca>
 8002e9a:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8002e9e:	d15b      	bne.n	8002f58 <HAL_TIM_ConfigClockSource+0x164>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 8002ea0:	689c      	ldr	r4, [r3, #8]
 8002ea2:	688d      	ldr	r5, [r1, #8]
 8002ea4:	684a      	ldr	r2, [r1, #4]
 8002ea6:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002eaa:	68c9      	ldr	r1, [r1, #12]
 8002eac:	432a      	orrs	r2, r5
 8002eae:	4322      	orrs	r2, r4
 8002eb0:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eb4:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002eb6:	689a      	ldr	r2, [r3, #8]
 8002eb8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002ebc:	e04b      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
  {
  case TIM_CLOCKSOURCE_INTERNAL:
    {
      assert_param(IS_TIM_INSTANCE(htim->Instance));
      /* Disable slave mode to clock the prescaler directly with the internal clock */
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 8002ebe:	689a      	ldr	r2, [r3, #8]
 8002ec0:	f022 0207 	bic.w	r2, r2, #7
 8002ec4:	e047      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
  uint32_t tmpsmcr = 0;

  tmpsmcr = TIMx->SMCR;
 8002ec6:	689c      	ldr	r4, [r3, #8]
 8002ec8:	688d      	ldr	r5, [r1, #8]
 8002eca:	684a      	ldr	r2, [r1, #4]
 8002ecc:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 8002ed0:	68c9      	ldr	r1, [r1, #12]
 8002ed2:	432a      	orrs	r2, r5
 8002ed4:	4322      	orrs	r2, r4
 8002ed6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002eda:	609a      	str	r2, [r3, #8]
      TIM_ETR_SetConfig(htim->Instance,
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Get the TIMx SMCR register value */
      tmpsmcr = htim->Instance->SMCR;
 8002edc:	689a      	ldr	r2, [r3, #8]
      /* Reset the SMS and TS Bits */
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002ede:	f042 0277 	orr.w	r2, r2, #119	; 0x77
 8002ee2:	e038      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002ee4:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ee6:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002ee8:	684d      	ldr	r5, [r1, #4]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002eea:	f024 0401 	bic.w	r4, r4, #1

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));
      
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002eee:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002ef0:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002ef2:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002ef4:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002ef8:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002efc:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002efe:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f02:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f04:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002f06:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002f08:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002f0c:	f042 0257 	orr.w	r2, r2, #87	; 0x57
 8002f10:	e021      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
{
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002f12:	6a1a      	ldr	r2, [r3, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f14:	6a1c      	ldr	r4, [r3, #32]

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f16:	684d      	ldr	r5, [r1, #4]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f18:	f024 0401 	bic.w	r4, r4, #1

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f1c:	68ce      	ldr	r6, [r1, #12]
  uint32_t tmpccmr1 = 0;
  uint32_t tmpccer = 0;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002f1e:	621c      	str	r4, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002f20:	6999      	ldr	r1, [r3, #24]
  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002f22:	f022 020a 	bic.w	r2, r2, #10
  tmpccer = TIMx->CCER;
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002f26:	f021 01f0 	bic.w	r1, r1, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4);

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;
 8002f2a:	432a      	orrs	r2, r5
  TIMx->CCER &= ~TIM_CCER_CC1E;
  tmpccmr1 = TIMx->CCMR1;

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
  tmpccmr1 |= (TIM_ICFilter << 4);
 8002f2c:	ea41 1106 	orr.w	r1, r1, r6, lsl #4
  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
  tmpccer |= TIM_ICPolarity;

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002f30:	6199      	str	r1, [r3, #24]
  TIMx->CCER = tmpccer;
 8002f32:	621a      	str	r2, [r3, #32]
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002f34:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002f36:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002f3a:	f042 0247 	orr.w	r2, r2, #71	; 0x47
 8002f3e:	e00a      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002f40:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002f42:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002f46:	f042 0217 	orr.w	r2, r2, #23
 8002f4a:	e004      	b.n	8002f56 <HAL_TIM_ConfigClockSource+0x162>
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
  uint32_t tmpsmcr = 0;

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 8002f4c:	689a      	ldr	r2, [r3, #8]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8002f4e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 8002f52:	f042 0227 	orr.w	r2, r2, #39	; 0x27
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 8002f56:	609a      	str	r2, [r3, #8]
    break;

  default:
    break;
  }
  htim->State = HAL_TIM_STATE_READY;
 8002f58:	2301      	movs	r3, #1
 8002f5a:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8002f5e:	2300      	movs	r3, #0
 8002f60:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
  uint32_t tmpsmcr = 0;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002f64:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 8002f66:	bd70      	pop	{r4, r5, r6, pc}

08002f68 <HAL_TIM_OC_DelayElapsedCallback>:
 8002f68:	4770      	bx	lr

08002f6a <HAL_TIM_IC_CaptureCallback>:
 8002f6a:	4770      	bx	lr

08002f6c <HAL_TIM_PWM_PulseFinishedCallback>:
 8002f6c:	4770      	bx	lr

08002f6e <HAL_TIM_TriggerCallback>:
 8002f6e:	4770      	bx	lr

08002f70 <HAL_TIM_IRQHandler>:
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f70:	6803      	ldr	r3, [r0, #0]
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f72:	b510      	push	{r4, lr}
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f74:	691a      	ldr	r2, [r3, #16]
  * @brief  This function handles TIM interrupts requests.
  * @param  htim : TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002f76:	4604      	mov	r4, r0
  /* Capture compare 1 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8002f78:	0791      	lsls	r1, r2, #30
 8002f7a:	d514      	bpl.n	8002fa6 <HAL_TIM_IRQHandler+0x36>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
 8002f7c:	68da      	ldr	r2, [r3, #12]
 8002f7e:	0792      	lsls	r2, r2, #30
 8002f80:	d511      	bpl.n	8002fa6 <HAL_TIM_IRQHandler+0x36>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8002f82:	f06f 0202 	mvn.w	r2, #2
 8002f86:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002f88:	699b      	ldr	r3, [r3, #24]
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f8a:	2201      	movs	r2, #1

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002f8c:	079b      	lsls	r3, r3, #30
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) !=RESET)
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002f8e:	7602      	strb	r2, [r0, #24]

        /* Input capture event */
        if((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00)
 8002f90:	d002      	beq.n	8002f98 <HAL_TIM_IRQHandler+0x28>
        {
          HAL_TIM_IC_CaptureCallback(htim);
 8002f92:	f7ff ffea 	bl	8002f6a <HAL_TIM_IC_CaptureCallback>
 8002f96:	e004      	b.n	8002fa2 <HAL_TIM_IRQHandler+0x32>
        }
        /* Output compare event */
        else
        {
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f98:	f7ff ffe6 	bl	8002f68 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f9c:	4620      	mov	r0, r4
 8002f9e:	f7ff ffe5 	bl	8002f6c <HAL_TIM_PWM_PulseFinishedCallback>
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	7623      	strb	r3, [r4, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002fa6:	6823      	ldr	r3, [r4, #0]
 8002fa8:	691a      	ldr	r2, [r3, #16]
 8002faa:	0750      	lsls	r0, r2, #29
 8002fac:	d516      	bpl.n	8002fdc <HAL_TIM_IRQHandler+0x6c>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
 8002fae:	68da      	ldr	r2, [r3, #12]
 8002fb0:	0751      	lsls	r1, r2, #29
 8002fb2:	d513      	bpl.n	8002fdc <HAL_TIM_IRQHandler+0x6c>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002fb4:	f06f 0204 	mvn.w	r2, #4
 8002fb8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002fba:	699b      	ldr	r3, [r3, #24]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fbc:	2202      	movs	r2, #2
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002fbe:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002fc2:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc4:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
      /* Input capture event */
      if((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00)
 8002fc6:	d002      	beq.n	8002fce <HAL_TIM_IRQHandler+0x5e>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002fc8:	f7ff ffcf 	bl	8002f6a <HAL_TIM_IC_CaptureCallback>
 8002fcc:	e004      	b.n	8002fd8 <HAL_TIM_IRQHandler+0x68>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002fce:	f7ff ffcb 	bl	8002f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002fd2:	4620      	mov	r0, r4
 8002fd4:	f7ff ffca 	bl	8002f6c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 3 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	691a      	ldr	r2, [r3, #16]
 8002fe0:	0712      	lsls	r2, r2, #28
 8002fe2:	d515      	bpl.n	8003010 <HAL_TIM_IRQHandler+0xa0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
 8002fe4:	68da      	ldr	r2, [r3, #12]
 8002fe6:	0710      	lsls	r0, r2, #28
 8002fe8:	d512      	bpl.n	8003010 <HAL_TIM_IRQHandler+0xa0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002fea:	f06f 0208 	mvn.w	r2, #8
 8002fee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002ff0:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ff2:	2204      	movs	r2, #4
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002ff4:	0799      	lsls	r1, r3, #30
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002ff6:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002ff8:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00)
 8002ffa:	d002      	beq.n	8003002 <HAL_TIM_IRQHandler+0x92>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8002ffc:	f7ff ffb5 	bl	8002f6a <HAL_TIM_IC_CaptureCallback>
 8003000:	e004      	b.n	800300c <HAL_TIM_IRQHandler+0x9c>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003002:	f7ff ffb1 	bl	8002f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003006:	4620      	mov	r0, r4
 8003008:	f7ff ffb0 	bl	8002f6c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800300c:	2300      	movs	r3, #0
 800300e:	7623      	strb	r3, [r4, #24]
    }
  }
  /* Capture compare 4 event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8003010:	6823      	ldr	r3, [r4, #0]
 8003012:	691a      	ldr	r2, [r3, #16]
 8003014:	06d2      	lsls	r2, r2, #27
 8003016:	d516      	bpl.n	8003046 <HAL_TIM_IRQHandler+0xd6>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
 8003018:	68da      	ldr	r2, [r3, #12]
 800301a:	06d0      	lsls	r0, r2, #27
 800301c:	d513      	bpl.n	8003046 <HAL_TIM_IRQHandler+0xd6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800301e:	f06f 0210 	mvn.w	r2, #16
 8003022:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003024:	69db      	ldr	r3, [r3, #28]
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8003026:	2208      	movs	r2, #8
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003028:	f413 7f40 	tst.w	r3, #768	; 0x300
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800302c:	7622      	strb	r2, [r4, #24]
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
      {
        HAL_TIM_IC_CaptureCallback(htim);
 800302e:	4620      	mov	r0, r4
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
      /* Input capture event */
      if((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00)
 8003030:	d002      	beq.n	8003038 <HAL_TIM_IRQHandler+0xc8>
      {
        HAL_TIM_IC_CaptureCallback(htim);
 8003032:	f7ff ff9a 	bl	8002f6a <HAL_TIM_IC_CaptureCallback>
 8003036:	e004      	b.n	8003042 <HAL_TIM_IRQHandler+0xd2>
      }
      /* Output compare event */
      else
      {
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003038:	f7ff ff96 	bl	8002f68 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800303c:	4620      	mov	r0, r4
 800303e:	f7ff ff95 	bl	8002f6c <HAL_TIM_PWM_PulseFinishedCallback>
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003042:	2300      	movs	r3, #0
 8003044:	7623      	strb	r3, [r4, #24]
    }
  }
  /* TIM Update event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8003046:	6823      	ldr	r3, [r4, #0]
 8003048:	691a      	ldr	r2, [r3, #16]
 800304a:	07d1      	lsls	r1, r2, #31
 800304c:	d508      	bpl.n	8003060 <HAL_TIM_IRQHandler+0xf0>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) !=RESET)
 800304e:	68da      	ldr	r2, [r3, #12]
 8003050:	07d2      	lsls	r2, r2, #31
 8003052:	d505      	bpl.n	8003060 <HAL_TIM_IRQHandler+0xf0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8003054:	f06f 0201 	mvn.w	r2, #1
 8003058:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800305a:	4620      	mov	r0, r4
 800305c:	f000 fe76 	bl	8003d4c <HAL_TIM_PeriodElapsedCallback>
    }
  }
  /* TIM Break input event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8003060:	6823      	ldr	r3, [r4, #0]
 8003062:	691a      	ldr	r2, [r3, #16]
 8003064:	0610      	lsls	r0, r2, #24
 8003066:	d508      	bpl.n	800307a <HAL_TIM_IRQHandler+0x10a>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) !=RESET)
 8003068:	68da      	ldr	r2, [r3, #12]
 800306a:	0611      	lsls	r1, r2, #24
 800306c:	d505      	bpl.n	800307a <HAL_TIM_IRQHandler+0x10a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800306e:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8003072:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003074:	4620      	mov	r0, r4
 8003076:	f000 f937 	bl	80032e8 <HAL_TIMEx_BreakCallback>
    }
  }
  /* TIM Trigger detection event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800307a:	6823      	ldr	r3, [r4, #0]
 800307c:	691a      	ldr	r2, [r3, #16]
 800307e:	0652      	lsls	r2, r2, #25
 8003080:	d508      	bpl.n	8003094 <HAL_TIM_IRQHandler+0x124>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) !=RESET)
 8003082:	68da      	ldr	r2, [r3, #12]
 8003084:	0650      	lsls	r0, r2, #25
 8003086:	d505      	bpl.n	8003094 <HAL_TIM_IRQHandler+0x124>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8003088:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800308c:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 800308e:	4620      	mov	r0, r4
 8003090:	f7ff ff6d 	bl	8002f6e <HAL_TIM_TriggerCallback>
    }
  }
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8003094:	6823      	ldr	r3, [r4, #0]
 8003096:	691a      	ldr	r2, [r3, #16]
 8003098:	0691      	lsls	r1, r2, #26
 800309a:	d50a      	bpl.n	80030b2 <HAL_TIM_IRQHandler+0x142>
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
 800309c:	68da      	ldr	r2, [r3, #12]
 800309e:	0692      	lsls	r2, r2, #26
 80030a0:	d507      	bpl.n	80030b2 <HAL_TIM_IRQHandler+0x142>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030a2:	f06f 0220 	mvn.w	r2, #32
      HAL_TIMEx_CommutationCallback(htim);
 80030a6:	4620      	mov	r0, r4
    }
  }
}
 80030a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  /* TIM commutation event */
  if(__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
  {
    if(__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) !=RESET)
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80030ac:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutationCallback(htim);
 80030ae:	f000 b91a 	b.w	80032e6 <HAL_TIMEx_CommutationCallback>
 80030b2:	bd10      	pop	{r4, pc}

080030b4 <TIM_Base_SetConfig>:
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b4:	4a18      	ldr	r2, [pc, #96]	; (8003118 <TIM_Base_SetConfig+0x64>)
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1 = 0;
  tmpcr1 = TIMx->CR1;
 80030b6:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80030b8:	4290      	cmp	r0, r2
 80030ba:	d00a      	beq.n	80030d2 <TIM_Base_SetConfig+0x1e>
 80030bc:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030c0:	d007      	beq.n	80030d2 <TIM_Base_SetConfig+0x1e>
 80030c2:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80030c6:	4290      	cmp	r0, r2
 80030c8:	d003      	beq.n	80030d2 <TIM_Base_SetConfig+0x1e>
 80030ca:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030ce:	4290      	cmp	r0, r2
 80030d0:	d115      	bne.n	80030fe <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
    tmpcr1 |= Structure->CounterMode;
 80030d2:	684a      	ldr	r2, [r1, #4]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80030d4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 80030d8:	4313      	orrs	r3, r2
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80030da:	4a0f      	ldr	r2, [pc, #60]	; (8003118 <TIM_Base_SetConfig+0x64>)
 80030dc:	4290      	cmp	r0, r2
 80030de:	d00a      	beq.n	80030f6 <TIM_Base_SetConfig+0x42>
 80030e0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 80030e4:	d007      	beq.n	80030f6 <TIM_Base_SetConfig+0x42>
 80030e6:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80030ea:	4290      	cmp	r0, r2
 80030ec:	d003      	beq.n	80030f6 <TIM_Base_SetConfig+0x42>
 80030ee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80030f2:	4290      	cmp	r0, r2
 80030f4:	d103      	bne.n	80030fe <TIM_Base_SetConfig+0x4a>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030f6:	68ca      	ldr	r2, [r1, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80030f8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80030fc:	4313      	orrs	r3, r2
  }

  TIMx->CR1 = tmpcr1;
 80030fe:	6003      	str	r3, [r0, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003100:	688b      	ldr	r3, [r1, #8]
 8003102:	62c3      	str	r3, [r0, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8003104:	680b      	ldr	r3, [r1, #0]
 8003106:	6283      	str	r3, [r0, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003108:	4b03      	ldr	r3, [pc, #12]	; (8003118 <TIM_Base_SetConfig+0x64>)
 800310a:	4298      	cmp	r0, r3
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800310c:	bf04      	itt	eq
 800310e:	690b      	ldreq	r3, [r1, #16]
 8003110:	6303      	streq	r3, [r0, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 8003112:	2301      	movs	r3, #1
 8003114:	6143      	str	r3, [r0, #20]
 8003116:	4770      	bx	lr
 8003118:	40012c00 	.word	0x40012c00

0800311c <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800311c:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800311e:	4604      	mov	r4, r0
 8003120:	b1a0      	cbz	r0, 800314c <HAL_TIM_Base_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003122:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003126:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800312a:	b91b      	cbnz	r3, 8003134 <HAL_TIM_Base_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800312c:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003130:	f001 f9d8 	bl	80044e4 <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003134:	2302      	movs	r3, #2
 8003136:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800313a:	6820      	ldr	r0, [r4, #0]
 800313c:	1d21      	adds	r1, r4, #4
 800313e:	f7ff ffb9 	bl	80030b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003142:	2301      	movs	r3, #1
 8003144:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 8003148:	2000      	movs	r0, #0
 800314a:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 800314c:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 800314e:	bd10      	pop	{r4, pc}

08003150 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003150:	b510      	push	{r4, lr}
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8003152:	4604      	mov	r4, r0
 8003154:	b1a0      	cbz	r0, 8003180 <HAL_TIM_PWM_Init+0x30>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8003156:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800315a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800315e:	b91b      	cbnz	r3, 8003168 <HAL_TIM_PWM_Init+0x18>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003160:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003164:	f7ff fe45 	bl	8002df2 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8003168:	2302      	movs	r3, #2
 800316a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800316e:	6820      	ldr	r0, [r4, #0]
 8003170:	1d21      	adds	r1, r4, #4
 8003172:	f7ff ff9f 	bl	80030b4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8003176:	2301      	movs	r3, #1
 8003178:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  return HAL_OK;
 800317c:	2000      	movs	r0, #0
 800317e:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
  /* Check the TIM handle allocation */
  if(htim == NULL)
  {
    return HAL_ERROR;
 8003180:	2001      	movs	r0, #1

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;

  return HAL_OK;
}
 8003182:	bd10      	pop	{r4, pc}

08003184 <TIM_OC2_SetConfig>:
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003184:	6a03      	ldr	r3, [r0, #32]
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8003186:	b530      	push	{r4, r5, lr}
  uint32_t tmpccmrx = 0;
  uint32_t tmpccer = 0;
  uint32_t tmpcr2 = 0;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003188:	f023 0310 	bic.w	r3, r3, #16
 800318c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800318e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003190:	6842      	ldr	r2, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003192:	6984      	ldr	r4, [r0, #24]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8003194:	680d      	ldr	r5, [r1, #0]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003196:	f424 44e6 	bic.w	r4, r4, #29440	; 0x7300

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800319a:	ea44 2405 	orr.w	r4, r4, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 800319e:	688d      	ldr	r5, [r1, #8]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80031a0:	f023 0320 	bic.w	r3, r3, #32
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 80031a4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80031a8:	4d0b      	ldr	r5, [pc, #44]	; (80031d8 <TIM_OC2_SetConfig+0x54>)
 80031aa:	42a8      	cmp	r0, r5
 80031ac:	d10e      	bne.n	80031cc <TIM_OC2_SetConfig+0x48>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80031ae:	68cd      	ldr	r5, [r1, #12]
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80031b0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 80031b4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80031b8:	694d      	ldr	r5, [r1, #20]
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80031ba:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 80031be:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80031c2:	698d      	ldr	r5, [r1, #24]
    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80031c4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
    tmpcr2 &= ~TIM_CR2_OIS2;
    tmpcr2 &= ~TIM_CR2_OIS2N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 80031c8:	ea42 0285 	orr.w	r2, r2, r5, lsl #2
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80031cc:	6042      	str	r2, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031ce:	684a      	ldr	r2, [r1, #4]

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80031d0:	6184      	str	r4, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80031d2:	6382      	str	r2, [r0, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80031d4:	6203      	str	r3, [r0, #32]
 80031d6:	bd30      	pop	{r4, r5, pc}
 80031d8:	40012c00 	.word	0x40012c00

080031dc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80031dc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 80031de:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80031e2:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 80031e4:	2b01      	cmp	r3, #1
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80031e6:	460d      	mov	r5, r1
 80031e8:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 80031ec:	d058      	beq.n	80032a0 <HAL_TIM_PWM_ConfigChannel+0xc4>
 80031ee:	2301      	movs	r3, #1
 80031f0:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80031f4:	f884 0039 	strb.w	r0, [r4, #57]	; 0x39

  switch (Channel)
 80031f8:	2a0c      	cmp	r2, #12
 80031fa:	d84b      	bhi.n	8003294 <HAL_TIM_PWM_ConfigChannel+0xb8>
 80031fc:	e8df f002 	tbb	[pc, r2]
 8003200:	4a4a4a07 	.word	0x4a4a4a07
 8003204:	4a4a4a17 	.word	0x4a4a4a17
 8003208:	4a4a4a29 	.word	0x4a4a4a29
 800320c:	39          	.byte	0x39
 800320d:	00          	.byte	0x00
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800320e:	6820      	ldr	r0, [r4, #0]
 8003210:	f7ff fd6e 	bl	8002cf0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003214:	6823      	ldr	r3, [r4, #0]
 8003216:	699a      	ldr	r2, [r3, #24]
 8003218:	f042 0208 	orr.w	r2, r2, #8
 800321c:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800321e:	699a      	ldr	r2, [r3, #24]
 8003220:	f022 0204 	bic.w	r2, r2, #4
 8003224:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003226:	6999      	ldr	r1, [r3, #24]
 8003228:	692a      	ldr	r2, [r5, #16]
 800322a:	430a      	orrs	r2, r1
 800322c:	e00f      	b.n	800324e <HAL_TIM_PWM_ConfigChannel+0x72>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800322e:	6820      	ldr	r0, [r4, #0]
 8003230:	f7ff ffa8 	bl	8003184 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003234:	6823      	ldr	r3, [r4, #0]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003236:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003238:	699a      	ldr	r2, [r3, #24]
 800323a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800323e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003240:	699a      	ldr	r2, [r3, #24]
 8003242:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003246:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8003248:	699a      	ldr	r2, [r3, #24]
 800324a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800324e:	619a      	str	r2, [r3, #24]
    }
    break;
 8003250:	e020      	b.n	8003294 <HAL_TIM_PWM_ConfigChannel+0xb8>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003252:	6820      	ldr	r0, [r4, #0]
 8003254:	f7ff fd74 	bl	8002d40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003258:	6823      	ldr	r3, [r4, #0]
 800325a:	69da      	ldr	r2, [r3, #28]
 800325c:	f042 0208 	orr.w	r2, r2, #8
 8003260:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003262:	69da      	ldr	r2, [r3, #28]
 8003264:	f022 0204 	bic.w	r2, r2, #4
 8003268:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800326a:	69d9      	ldr	r1, [r3, #28]
 800326c:	692a      	ldr	r2, [r5, #16]
 800326e:	430a      	orrs	r2, r1
 8003270:	e00f      	b.n	8003292 <HAL_TIM_PWM_ConfigChannel+0xb6>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003272:	6820      	ldr	r0, [r4, #0]
 8003274:	f7ff fd90 	bl	8002d98 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003278:	6823      	ldr	r3, [r4, #0]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800327a:	6909      	ldr	r1, [r1, #16]
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800327c:	69da      	ldr	r2, [r3, #28]
 800327e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003282:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003284:	69da      	ldr	r2, [r3, #28]
 8003286:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800328a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 800328c:	69da      	ldr	r2, [r3, #28]
 800328e:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8003292:	61da      	str	r2, [r3, #28]

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003294:	2301      	movs	r3, #1

  __HAL_UNLOCK(htim);
 8003296:	2000      	movs	r0, #0

    default:
    break;
  }

  htim->State = HAL_TIM_STATE_READY;
 8003298:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  __HAL_UNLOCK(htim);
 800329c:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38

  return HAL_OK;
}
 80032a0:	bd38      	pop	{r3, r4, r5, pc}

080032a2 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80032a2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 80032a6:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80032a8:	2b01      	cmp	r3, #1
 80032aa:	f04f 0302 	mov.w	r3, #2
 80032ae:	d018      	beq.n	80032e2 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 80032b0:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 80032b4:	6803      	ldr	r3, [r0, #0]
 80032b6:	685a      	ldr	r2, [r3, #4]
 80032b8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80032bc:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 80032be:	685c      	ldr	r4, [r3, #4]
 80032c0:	680a      	ldr	r2, [r1, #0]
 80032c2:	4322      	orrs	r2, r4
 80032c4:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 80032c6:	689a      	ldr	r2, [r3, #8]
 80032c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80032cc:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 80032ce:	689c      	ldr	r4, [r3, #8]
 80032d0:	684a      	ldr	r2, [r1, #4]
 80032d2:	4322      	orrs	r2, r4
 80032d4:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 80032d6:	2301      	movs	r3, #1
 80032d8:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80032dc:	2300      	movs	r3, #0
 80032de:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 80032e2:	4618      	mov	r0, r3
  htim->State = HAL_TIM_STATE_READY;

  __HAL_UNLOCK(htim);

  return HAL_OK;
}
 80032e4:	bd10      	pop	{r4, pc}

080032e6 <HAL_TIMEx_CommutationCallback>:
 80032e6:	4770      	bx	lr

080032e8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non blocking mode
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032e8:	4770      	bx	lr
	...

080032ec <UART_SetConfig>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032ec:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f0:	6806      	ldr	r6, [r0, #0]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 80032f2:	6881      	ldr	r1, [r0, #8]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f4:	6933      	ldr	r3, [r6, #16]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80032f6:	4681      	mov	r9, r0
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80032f8:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80032fc:	68c3      	ldr	r3, [r0, #12]
 80032fe:	2419      	movs	r4, #25
 8003300:	4313      	orrs	r3, r2
 8003302:	6133      	str	r3, [r6, #16]
  /* Configure the UART Word Length, Parity and mode: 
     Set the M bits according to huart->Init.WordLength value 
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode ;
  MODIFY_REG(huart->Instance->CR1, 
 8003304:	6903      	ldr	r3, [r0, #16]
 8003306:	68f2      	ldr	r2, [r6, #12]
 8003308:	4319      	orrs	r1, r3
 800330a:	6943      	ldr	r3, [r0, #20]
 800330c:	4319      	orrs	r1, r3
 800330e:	f422 53b0 	bic.w	r3, r2, #5632	; 0x1600
 8003312:	f023 030c 	bic.w	r3, r3, #12
 8003316:	430b      	orrs	r3, r1
 8003318:	60f3      	str	r3, [r6, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE), 
             tmpreg);
  
  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800331a:	6973      	ldr	r3, [r6, #20]
 800331c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003320:	6983      	ldr	r3, [r0, #24]
 8003322:	4313      	orrs	r3, r2
 8003324:	6173      	str	r3, [r6, #20]
  
  /*------- UART-associated USART registers setting : BRR Configuration ------*/
  if((huart->Instance == USART1))
 8003326:	4b3d      	ldr	r3, [pc, #244]	; (800341c <UART_SetConfig+0x130>)
 8003328:	429e      	cmp	r6, r3
 800332a:	d131      	bne.n	8003390 <UART_SetConfig+0xa4>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800332c:	f7ff fc00 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8003330:	4360      	muls	r0, r4
 8003332:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8003336:	f04f 0864 	mov.w	r8, #100	; 0x64
 800333a:	00bf      	lsls	r7, r7, #2
 800333c:	fbb0 f7f7 	udiv	r7, r0, r7
 8003340:	f7ff fbf6 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8003344:	4360      	muls	r0, r4
 8003346:	f8d9 5004 	ldr.w	r5, [r9, #4]
 800334a:	fbb7 f7f8 	udiv	r7, r7, r8
 800334e:	00ad      	lsls	r5, r5, #2
 8003350:	fbb0 f5f5 	udiv	r5, r0, r5
 8003354:	f7ff fbec 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8003358:	4360      	muls	r0, r4
 800335a:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800335e:	013f      	lsls	r7, r7, #4
 8003360:	009b      	lsls	r3, r3, #2
 8003362:	fbb0 f0f3 	udiv	r0, r0, r3
 8003366:	fbb0 f0f8 	udiv	r0, r0, r8
 800336a:	fb08 5510 	mls	r5, r8, r0, r5
 800336e:	f7ff fbdf 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 8003372:	012d      	lsls	r5, r5, #4
 8003374:	3532      	adds	r5, #50	; 0x32
 8003376:	fbb5 f5f8 	udiv	r5, r5, r8
 800337a:	4360      	muls	r0, r4
 800337c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8003380:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 8003384:	0089      	lsls	r1, r1, #2
 8003386:	fbb0 faf1 	udiv	sl, r0, r1
 800338a:	f7ff fbd1 	bl	8002b30 <HAL_RCC_GetPCLK2Freq>
 800338e:	e030      	b.n	80033f2 <UART_SetConfig+0x106>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 8003390:	f7ff fbb6 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 8003394:	4360      	muls	r0, r4
 8003396:	f8d9 7004 	ldr.w	r7, [r9, #4]
 800339a:	f04f 0864 	mov.w	r8, #100	; 0x64
 800339e:	00bf      	lsls	r7, r7, #2
 80033a0:	fbb0 f7f7 	udiv	r7, r0, r7
 80033a4:	f7ff fbac 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 80033a8:	4360      	muls	r0, r4
 80033aa:	f8d9 5004 	ldr.w	r5, [r9, #4]
 80033ae:	fbb7 f7f8 	udiv	r7, r7, r8
 80033b2:	00ad      	lsls	r5, r5, #2
 80033b4:	fbb0 f5f5 	udiv	r5, r0, r5
 80033b8:	f7ff fba2 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 80033bc:	4360      	muls	r0, r4
 80033be:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80033c2:	013f      	lsls	r7, r7, #4
 80033c4:	009b      	lsls	r3, r3, #2
 80033c6:	fbb0 f0f3 	udiv	r0, r0, r3
 80033ca:	fbb0 f0f8 	udiv	r0, r0, r8
 80033ce:	fb08 5510 	mls	r5, r8, r0, r5
 80033d2:	f7ff fb95 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 80033d6:	012d      	lsls	r5, r5, #4
 80033d8:	3532      	adds	r5, #50	; 0x32
 80033da:	fbb5 f5f8 	udiv	r5, r5, r8
 80033de:	4360      	muls	r0, r4
 80033e0:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80033e4:	f005 05f0 	and.w	r5, r5, #240	; 0xf0
 80033e8:	0089      	lsls	r1, r1, #2
 80033ea:	fbb0 faf1 	udiv	sl, r0, r1
 80033ee:	f7ff fb87 	bl	8002b00 <HAL_RCC_GetPCLK1Freq>
 80033f2:	4344      	muls	r4, r0
 80033f4:	f8d9 0004 	ldr.w	r0, [r9, #4]
 80033f8:	0080      	lsls	r0, r0, #2
 80033fa:	fbb4 f0f0 	udiv	r0, r4, r0
 80033fe:	fbb0 f0f8 	udiv	r0, r0, r8
 8003402:	fb08 a210 	mls	r2, r8, r0, sl
 8003406:	0112      	lsls	r2, r2, #4
 8003408:	3232      	adds	r2, #50	; 0x32
 800340a:	fbb2 f3f8 	udiv	r3, r2, r8
 800340e:	f003 030f 	and.w	r3, r3, #15
 8003412:	442b      	add	r3, r5
 8003414:	441f      	add	r7, r3
 8003416:	60b7      	str	r7, [r6, #8]
 8003418:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800341c:	40013800 	.word	0x40013800

08003420 <UART_WaitOnFlagUntilTimeout.constprop.1>:
  * @param  Flag: specifies the UART flag to check.
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout: Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
 8003420:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003422:	4604      	mov	r4, r0
 8003424:	460e      	mov	r6, r1
 8003426:	4615      	mov	r5, r2
{
  uint32_t tickstart = 0;

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8003428:	f7fd ffba 	bl	80013a0 <HAL_GetTick>
 800342c:	4607      	mov	r7, r0

  /* Wait until flag is set */
  if(Status == RESET)
  {
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
 800342e:	6822      	ldr	r2, [r4, #0]
 8003430:	6813      	ldr	r3, [r2, #0]
 8003432:	ea36 0303 	bics.w	r3, r6, r3
 8003436:	d021      	beq.n	800347c <UART_WaitOnFlagUntilTimeout.constprop.1+0x5c>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8003438:	1c6b      	adds	r3, r5, #1
 800343a:	d0f9      	beq.n	8003430 <UART_WaitOnFlagUntilTimeout.constprop.1+0x10>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800343c:	b9c5      	cbnz	r5, 8003470 <UART_WaitOnFlagUntilTimeout.constprop.1+0x50>
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800343e:	6823      	ldr	r3, [r4, #0]
          huart->State= HAL_UART_STATE_READY;

          /* Process Unlocked */
          __HAL_UNLOCK(huart);

          return HAL_TIMEOUT;
 8003440:	2003      	movs	r0, #3
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
        {
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
          __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003442:	68da      	ldr	r2, [r3, #12]
 8003444:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003448:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800344a:	68da      	ldr	r2, [r3, #12]
 800344c:	f022 0220 	bic.w	r2, r2, #32
 8003450:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8003452:	68da      	ldr	r2, [r3, #12]
 8003454:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003458:	60da      	str	r2, [r3, #12]
          __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800345a:	695a      	ldr	r2, [r3, #20]
 800345c:	f022 0201 	bic.w	r2, r2, #1
 8003460:	615a      	str	r2, [r3, #20]

          huart->State= HAL_UART_STATE_READY;
 8003462:	2301      	movs	r3, #1
 8003464:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003468:	2300      	movs	r3, #0
 800346a:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 800346e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    while(__HAL_UART_GET_FLAG(huart, Flag) == RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8003470:	f7fd ff96 	bl	80013a0 <HAL_GetTick>
 8003474:	1bc0      	subs	r0, r0, r7
 8003476:	4285      	cmp	r5, r0
 8003478:	d2d9      	bcs.n	800342e <UART_WaitOnFlagUntilTimeout.constprop.1+0xe>
 800347a:	e7e0      	b.n	800343e <UART_WaitOnFlagUntilTimeout.constprop.1+0x1e>
          return HAL_TIMEOUT;
        }
      }
    }
  }
  return HAL_OK;
 800347c:	2000      	movs	r0, #0
}
 800347e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003480 <HAL_UART_Init>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003480:	b510      	push	{r4, lr}
  /* Check the UART handle allocation */
  if(huart == NULL)
 8003482:	4604      	mov	r4, r0
 8003484:	b330      	cbz	r0, 80034d4 <HAL_UART_Init+0x54>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
  
  if(huart->State == HAL_UART_STATE_RESET)
 8003486:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800348a:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800348e:	b91b      	cbnz	r3, 8003498 <HAL_UART_Init+0x18>
  {  
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003490:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
 8003494:	f001 f888 	bl	80045a8 <HAL_UART_MspInit>
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003498:	6822      	ldr	r2, [r4, #0]
    
    /* Init the low level hardware */
    HAL_UART_MspInit(huart);
  }

  huart->State = HAL_UART_STATE_BUSY;
 800349a:	2302      	movs	r3, #2
 800349c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034a0:	68d3      	ldr	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034a2:	4620      	mov	r0, r4
  }

  huart->State = HAL_UART_STATE_BUSY;

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80034a4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80034a8:	60d3      	str	r3, [r2, #12]
  
  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80034aa:	f7ff ff1f 	bl	80032ec <UART_SetConfig>
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034ae:	6823      	ldr	r3, [r4, #0]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034b0:	2000      	movs	r0, #0
  UART_SetConfig(huart);
  
  /* In asynchronous mode, the following bits must be kept cleared: 
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80034b2:	691a      	ldr	r2, [r3, #16]
 80034b4:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80034b8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80034ba:	695a      	ldr	r2, [r3, #20]
 80034bc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80034c0:	615a      	str	r2, [r3, #20]
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80034c2:	68da      	ldr	r2, [r3, #12]
 80034c4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80034c8:	60da      	str	r2, [r3, #12]
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
 80034ca:	2301      	movs	r3, #1
  
  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
  
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034cc:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->State= HAL_UART_STATE_READY;
 80034ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  
  return HAL_OK;
 80034d2:	bd10      	pop	{r4, pc}
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
  /* Check the UART handle allocation */
  if(huart == NULL)
  {
    return HAL_ERROR;
 80034d4:	2001      	movs	r0, #1
  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
  huart->State= HAL_UART_STATE_READY;
  
  return HAL_OK;
}
 80034d6:	bd10      	pop	{r4, pc}

080034d8 <HAL_UART_Transmit>:
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034d8:	b570      	push	{r4, r5, r6, lr}
 80034da:	460d      	mov	r5, r1
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 80034dc:	f890 1039 	ldrb.w	r1, [r0, #57]	; 0x39
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e0:	4604      	mov	r4, r0
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 80034e2:	b2c9      	uxtb	r1, r1
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 80034e4:	2901      	cmp	r1, #1
  * @param  Size: Amount of data to be sent
  * @param  Timeout: Timeout duration  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80034e6:	461e      	mov	r6, r3
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
 80034e8:	d001      	beq.n	80034ee <HAL_UART_Transmit+0x16>
 80034ea:	2922      	cmp	r1, #34	; 0x22
 80034ec:	d14e      	bne.n	800358c <HAL_UART_Transmit+0xb4>
  {
    if((pData == NULL) || (Size == 0))
 80034ee:	2d00      	cmp	r5, #0
 80034f0:	d04a      	beq.n	8003588 <HAL_UART_Transmit+0xb0>
 80034f2:	2a00      	cmp	r2, #0
 80034f4:	d048      	beq.n	8003588 <HAL_UART_Transmit+0xb0>
    {
      return  HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80034f6:	f894 3038 	ldrb.w	r3, [r4, #56]	; 0x38
 80034fa:	2b01      	cmp	r3, #1
 80034fc:	d046      	beq.n	800358c <HAL_UART_Transmit+0xb4>
 80034fe:	2301      	movs	r3, #1
 8003500:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003504:	2300      	movs	r3, #0
 8003506:	63e3      	str	r3, [r4, #60]	; 0x3c
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 8003508:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
    }

    huart->TxXferSize = Size;
 800350c:	84a2      	strh	r2, [r4, #36]	; 0x24
    /* Process Locked */
    __HAL_LOCK(huart);

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_RX) 
 800350e:	2b22      	cmp	r3, #34	; 0x22
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 8003510:	bf0c      	ite	eq
 8003512:	2332      	moveq	r3, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_TX;
 8003514:	2312      	movne	r3, #18
 8003516:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
 800351a:	84e2      	strh	r2, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0)
 800351c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800351e:	b302      	cbz	r2, 8003562 <HAL_UART_Transmit+0x8a>
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003520:	68a3      	ldr	r3, [r4, #8]

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8003522:	3a01      	subs	r2, #1
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003524:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000

    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
 8003528:	84e2      	strh	r2, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 800352a:	f04f 0180 	mov.w	r1, #128	; 0x80
 800352e:	4632      	mov	r2, r6
 8003530:	4620      	mov	r0, r4
    huart->TxXferSize = Size;
    huart->TxXferCount = Size;
    while(huart->TxXferCount > 0)
    {
      huart->TxXferCount--;
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003532:	d10d      	bne.n	8003550 <HAL_UART_Transmit+0x78>
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8003534:	f7ff ff74 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8003538:	b108      	cbz	r0, 800353e <HAL_UART_Transmit+0x66>
        {
          return HAL_TIMEOUT;
 800353a:	2003      	movs	r0, #3
 800353c:	bd70      	pop	{r4, r5, r6, pc}
        }
        tmp = (uint16_t*) pData;
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800353e:	882b      	ldrh	r3, [r5, #0]
 8003540:	6822      	ldr	r2, [r4, #0]
 8003542:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003546:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8003548:	6923      	ldr	r3, [r4, #16]
 800354a:	b943      	cbnz	r3, 800355e <HAL_UART_Transmit+0x86>
        {
          pData +=2;
 800354c:	3502      	adds	r5, #2
 800354e:	e7e5      	b.n	800351c <HAL_UART_Transmit+0x44>
          pData +=1;
        }
      } 
      else
      {
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, Timeout) != HAL_OK)
 8003550:	f7ff ff66 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.1>
 8003554:	2800      	cmp	r0, #0
 8003556:	d1f0      	bne.n	800353a <HAL_UART_Transmit+0x62>
        {
          return HAL_TIMEOUT;
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8003558:	6823      	ldr	r3, [r4, #0]
 800355a:	782a      	ldrb	r2, [r5, #0]
 800355c:	605a      	str	r2, [r3, #4]
 800355e:	3501      	adds	r5, #1
 8003560:	e7dc      	b.n	800351c <HAL_UART_Transmit+0x44>
      }
    }

    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, Timeout) != HAL_OK)
 8003562:	4632      	mov	r2, r6
 8003564:	2140      	movs	r1, #64	; 0x40
 8003566:	4620      	mov	r0, r4
 8003568:	f7ff ff5a 	bl	8003420 <UART_WaitOnFlagUntilTimeout.constprop.1>
 800356c:	2800      	cmp	r0, #0
 800356e:	d1e4      	bne.n	800353a <HAL_UART_Transmit+0x62>
    { 
      return HAL_TIMEOUT;
    }

    /* Check if a non-blocking receive process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8003570:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 8003574:	2b32      	cmp	r3, #50	; 0x32
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 8003576:	bf0c      	ite	eq
 8003578:	2322      	moveq	r3, #34	; 0x22
    }
    else
    {
      huart->State = HAL_UART_STATE_READY;
 800357a:	2301      	movne	r3, #1
 800357c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8003580:	2300      	movs	r3, #0
 8003582:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38

    return HAL_OK;
 8003586:	bd70      	pop	{r4, r5, r6, pc}
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_RX))
  {
    if((pData == NULL) || (Size == 0))
    {
      return  HAL_ERROR;
 8003588:	2001      	movs	r0, #1
 800358a:	bd70      	pop	{r4, r5, r6, pc}

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 800358c:	2002      	movs	r0, #2
  }
}
 800358e:	bd70      	pop	{r4, r5, r6, pc}

08003590 <HAL_UART_Receive_IT>:
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 8003590:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 8003594:	b2db      	uxtb	r3, r3
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
 8003596:	2b01      	cmp	r3, #1
 8003598:	d001      	beq.n	800359e <HAL_UART_Receive_IT+0xe>
 800359a:	2b12      	cmp	r3, #18
 800359c:	d128      	bne.n	80035f0 <HAL_UART_Receive_IT+0x60>
  {
    if((pData == NULL ) || (Size == 0))
 800359e:	b329      	cbz	r1, 80035ec <HAL_UART_Receive_IT+0x5c>
 80035a0:	b322      	cbz	r2, 80035ec <HAL_UART_Receive_IT+0x5c>
    {
      return HAL_ERROR;
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80035a2:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80035a6:	2b01      	cmp	r3, #1
 80035a8:	d022      	beq.n	80035f0 <HAL_UART_Receive_IT+0x60>
 80035aa:	2301      	movs	r3, #1
 80035ac:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035b0:	2300      	movs	r3, #0
 80035b2:	63c3      	str	r3, [r0, #60]	; 0x3c

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pRxBuffPtr = pData;
    huart->RxXferSize = Size;
 80035b4:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->RxXferCount = Size;
 80035b6:	85c2      	strh	r2, [r0, #46]	; 0x2e

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 80035b8:	f890 2039 	ldrb.w	r2, [r0, #57]	; 0x39
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80035bc:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->RxXferSize = Size;
    huart->RxXferCount = Size;

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
 80035c0:	2a12      	cmp	r2, #18

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80035c2:	6803      	ldr	r3, [r0, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
    /* Check if a transmit process is ongoing or not */
    if(huart->State == HAL_UART_STATE_BUSY_TX)
    {
      huart->State = HAL_UART_STATE_BUSY_TX_RX;
 80035c4:	bf0c      	ite	eq
 80035c6:	2232      	moveq	r2, #50	; 0x32
    }
    else
    {
      huart->State = HAL_UART_STATE_BUSY_RX;
 80035c8:	2222      	movne	r2, #34	; 0x22
 80035ca:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80035ce:	68da      	ldr	r2, [r3, #12]
    }

    /* Process Locked */
    __HAL_LOCK(huart);

    huart->pRxBuffPtr = pData;
 80035d0:	6281      	str	r1, [r0, #40]	; 0x28

    /* Process Unlocked */
    __HAL_UNLOCK(huart);

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80035d2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80035d6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80035d8:	695a      	ldr	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);

    return HAL_OK;
 80035da:	2000      	movs	r0, #0

    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80035dc:	f042 0201 	orr.w	r2, r2, #1
 80035e0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Data Register not empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80035e2:	68da      	ldr	r2, [r3, #12]
 80035e4:	f042 0220 	orr.w	r2, r2, #32
 80035e8:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80035ea:	4770      	bx	lr
  tmp_state = huart->State;
  if((tmp_state == HAL_UART_STATE_READY) || (tmp_state == HAL_UART_STATE_BUSY_TX))
  {
    if((pData == NULL ) || (Size == 0))
    {
      return HAL_ERROR;
 80035ec:	2001      	movs	r0, #1
 80035ee:	4770      	bx	lr

    return HAL_OK;
  }
  else
  {
    return HAL_BUSY;
 80035f0:	2002      	movs	r0, #2
  }
}
 80035f2:	4770      	bx	lr

080035f4 <HAL_UART_TxCpltCallback>:
 80035f4:	4770      	bx	lr

080035f6 <HAL_UART_ErrorCallback>:
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
 __weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80035f6:	4770      	bx	lr

080035f8 <HAL_UART_IRQHandler>:
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80035f8:	6802      	ldr	r2, [r0, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035fa:	b513      	push	{r0, r1, r4, lr}
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
 80035fc:	6811      	ldr	r1, [r2, #0]
  * @param  huart: Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80035fe:	4604      	mov	r4, r0
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003600:	07c9      	lsls	r1, r1, #31
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
  uint32_t tmp_flag = 0, tmp_it_source = 0;

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_PE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_PE);  
 8003602:	68d3      	ldr	r3, [r2, #12]
  /* UART parity error interrupt occurred ------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003604:	d505      	bpl.n	8003612 <HAL_UART_IRQHandler+0x1a>
 8003606:	05db      	lsls	r3, r3, #23
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
 8003608:	bf42      	ittt	mi
 800360a:	6bc3      	ldrmi	r3, [r0, #60]	; 0x3c
 800360c:	f043 0301 	orrmi.w	r3, r3, #1
 8003610:	63c3      	strmi	r3, [r0, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
 8003612:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8003614:	6953      	ldr	r3, [r2, #20]
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003616:	0788      	lsls	r0, r1, #30
  { 
    huart->ErrorCode |= HAL_UART_ERROR_PE;
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_FE);
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_ERR);
 8003618:	f003 0301 	and.w	r3, r3, #1
  /* UART frame error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800361c:	d504      	bpl.n	8003628 <HAL_UART_IRQHandler+0x30>
 800361e:	b11b      	cbz	r3, 8003628 <HAL_UART_IRQHandler+0x30>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_FE;
 8003620:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003622:	f041 0104 	orr.w	r1, r1, #4
 8003626:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_NE);
 8003628:	6811      	ldr	r1, [r2, #0]
  /* UART noise error interrupt occurred -------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800362a:	0749      	lsls	r1, r1, #29
 800362c:	d504      	bpl.n	8003638 <HAL_UART_IRQHandler+0x40>
 800362e:	b11b      	cbz	r3, 8003638 <HAL_UART_IRQHandler+0x40>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_NE;
 8003630:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 8003632:	f041 0102 	orr.w	r1, r1, #2
 8003636:	63e1      	str	r1, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_ORE);
 8003638:	6811      	ldr	r1, [r2, #0]
  /* UART Over-Run interrupt occurred ----------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800363a:	0708      	lsls	r0, r1, #28
 800363c:	d504      	bpl.n	8003648 <HAL_UART_IRQHandler+0x50>
 800363e:	b11b      	cbz	r3, 8003648 <HAL_UART_IRQHandler+0x50>
  { 
    huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8003640:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8003642:	f043 0308 	orr.w	r3, r3, #8
 8003646:	63e3      	str	r3, [r4, #60]	; 0x3c
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_RXNE);
 8003648:	6811      	ldr	r1, [r2, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_RXNE);
 800364a:	68d3      	ldr	r3, [r2, #12]
  /* UART in mode Receiver ---------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 800364c:	0689      	lsls	r1, r1, #26
 800364e:	d542      	bpl.n	80036d6 <HAL_UART_IRQHandler+0xde>
 8003650:	0698      	lsls	r0, r3, #26
 8003652:	d540      	bpl.n	80036d6 <HAL_UART_IRQHandler+0xde>
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State; 
 8003654:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 8003658:	f003 03ef 	and.w	r3, r3, #239	; 0xef
 800365c:	2b22      	cmp	r3, #34	; 0x22
 800365e:	d13a      	bne.n	80036d6 <HAL_UART_IRQHandler+0xde>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8003660:	68a3      	ldr	r3, [r4, #8]
 8003662:	6921      	ldr	r1, [r4, #16]
 8003664:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003668:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800366a:	d10b      	bne.n	8003684 <HAL_UART_IRQHandler+0x8c>
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800366c:	6852      	ldr	r2, [r2, #4]
  if((tmp_state == HAL_UART_STATE_BUSY_RX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
    {
      tmp = (uint16_t*) huart->pRxBuffPtr;
      if(huart->Init.Parity == UART_PARITY_NONE)
 800366e:	b921      	cbnz	r1, 800367a <HAL_UART_IRQHandler+0x82>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8003670:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003674:	f823 2b02 	strh.w	r2, [r3], #2
 8003678:	e002      	b.n	8003680 <HAL_UART_IRQHandler+0x88>
        huart->pRxBuffPtr += 2;
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 800367a:	b2d2      	uxtb	r2, r2
 800367c:	f823 2b01 	strh.w	r2, [r3], #1
        huart->pRxBuffPtr += 1;
 8003680:	62a3      	str	r3, [r4, #40]	; 0x28
 8003682:	e00a      	b.n	800369a <HAL_UART_IRQHandler+0xa2>
      }
    }
    else
    {
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003684:	b919      	cbnz	r1, 800368e <HAL_UART_IRQHandler+0x96>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8003686:	1c59      	adds	r1, r3, #1
 8003688:	62a1      	str	r1, [r4, #40]	; 0x28
 800368a:	6852      	ldr	r2, [r2, #4]
 800368c:	e004      	b.n	8003698 <HAL_UART_IRQHandler+0xa0>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800368e:	6852      	ldr	r2, [r2, #4]
 8003690:	1c59      	adds	r1, r3, #1
 8003692:	62a1      	str	r1, [r4, #40]	; 0x28
 8003694:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8003698:	701a      	strb	r2, [r3, #0]
      }
    }

    if(--huart->RxXferCount == 0)
 800369a:	8de3      	ldrh	r3, [r4, #46]	; 0x2e
 800369c:	3b01      	subs	r3, #1
 800369e:	b29b      	uxth	r3, r3
 80036a0:	85e3      	strh	r3, [r4, #46]	; 0x2e
 80036a2:	b9c3      	cbnz	r3, 80036d6 <HAL_UART_IRQHandler+0xde>
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036a4:	6823      	ldr	r3, [r4, #0]
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);

        huart->State = HAL_UART_STATE_READY;
      }
      HAL_UART_RxCpltCallback(huart);
 80036a6:	4620      	mov	r0, r4
      }
    }

    if(--huart->RxXferCount == 0)
    {
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80036a8:	68da      	ldr	r2, [r3, #12]
 80036aa:	f022 0220 	bic.w	r2, r2, #32
 80036ae:	60da      	str	r2, [r3, #12]

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 80036b0:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 80036b4:	2a32      	cmp	r2, #50	; 0x32
        huart->State = HAL_UART_STATE_BUSY_TX;
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036b6:	bf17      	itett	ne
 80036b8:	68da      	ldrne	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);

      /* Check if a transmit process is ongoing or not */
      if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
      {
        huart->State = HAL_UART_STATE_BUSY_TX;
 80036ba:	2312      	moveq	r3, #18
      }
      else
      {
        /* Disable the UART Parity Error Interrupt */
        __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80036bc:	f422 7280 	bicne.w	r2, r2, #256	; 0x100
 80036c0:	60da      	strne	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80036c2:	bf1f      	itttt	ne
 80036c4:	695a      	ldrne	r2, [r3, #20]
 80036c6:	f022 0201 	bicne.w	r2, r2, #1
 80036ca:	615a      	strne	r2, [r3, #20]

        huart->State = HAL_UART_STATE_READY;
 80036cc:	2301      	movne	r3, #1
 80036ce:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
      }
      HAL_UART_RxCpltCallback(huart);
 80036d2:	f000 f853 	bl	800377c <HAL_UART_RxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  { 
    UART_Receive_IT(huart);
  }
  
  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TXE);
 80036d6:	6823      	ldr	r3, [r4, #0]
 80036d8:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TXE);
 80036da:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter ------------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 80036dc:	0609      	lsls	r1, r1, #24
 80036de:	d528      	bpl.n	8003732 <HAL_UART_IRQHandler+0x13a>
 80036e0:	0610      	lsls	r0, r2, #24
 80036e2:	d526      	bpl.n	8003732 <HAL_UART_IRQHandler+0x13a>
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
  uint16_t* tmp;
  uint32_t tmp_state = 0;
  
  tmp_state = huart->State;
 80036e4:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
  if((tmp_state == HAL_UART_STATE_BUSY_TX) || (tmp_state == HAL_UART_STATE_BUSY_TX_RX))
 80036e8:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 80036ec:	2a12      	cmp	r2, #18
 80036ee:	d120      	bne.n	8003732 <HAL_UART_IRQHandler+0x13a>
  {
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80036f0:	68a2      	ldr	r2, [r4, #8]
 80036f2:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 80036f6:	6a22      	ldr	r2, [r4, #32]
 80036f8:	d10a      	bne.n	8003710 <HAL_UART_IRQHandler+0x118>
    {
      tmp = (uint16_t*) huart->pTxBuffPtr;
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80036fa:	8811      	ldrh	r1, [r2, #0]
 80036fc:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8003700:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8003702:	6921      	ldr	r1, [r4, #16]
 8003704:	b909      	cbnz	r1, 800370a <HAL_UART_IRQHandler+0x112>
      {
        huart->pTxBuffPtr += 2;
 8003706:	3202      	adds	r2, #2
 8003708:	e000      	b.n	800370c <HAL_UART_IRQHandler+0x114>
      }
      else
      {
        huart->pTxBuffPtr += 1;
 800370a:	3201      	adds	r2, #1
 800370c:	6222      	str	r2, [r4, #32]
 800370e:	e003      	b.n	8003718 <HAL_UART_IRQHandler+0x120>
      }
    } 
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8003710:	1c51      	adds	r1, r2, #1
 8003712:	6221      	str	r1, [r4, #32]
 8003714:	7812      	ldrb	r2, [r2, #0]
 8003716:	605a      	str	r2, [r3, #4]
    }

    if(--huart->TxXferCount == 0)
 8003718:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800371a:	3a01      	subs	r2, #1
 800371c:	b292      	uxth	r2, r2
 800371e:	84e2      	strh	r2, [r4, #38]	; 0x26
 8003720:	b93a      	cbnz	r2, 8003732 <HAL_UART_IRQHandler+0x13a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8003722:	68da      	ldr	r2, [r3, #12]
 8003724:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003728:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */    
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800372a:	68da      	ldr	r2, [r3, #12]
 800372c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003730:	60da      	str	r2, [r3, #12]
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_Transmit_IT(huart);
  }

  tmp_flag = __HAL_UART_GET_FLAG(huart, UART_FLAG_TC);
 8003732:	6819      	ldr	r1, [r3, #0]
  tmp_it_source = __HAL_UART_GET_IT_SOURCE(huart, UART_IT_TC);
 8003734:	68da      	ldr	r2, [r3, #12]
  /* UART in mode Transmitter end --------------------------------------------*/
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
 8003736:	0649      	lsls	r1, r1, #25
 8003738:	d510      	bpl.n	800375c <HAL_UART_IRQHandler+0x164>
 800373a:	0652      	lsls	r2, r2, #25
 800373c:	d50e      	bpl.n	800375c <HAL_UART_IRQHandler+0x164>
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800373e:	68da      	ldr	r2, [r3, #12]
  else
  {
    huart->State = HAL_UART_STATE_READY;
  }
  
  HAL_UART_TxCpltCallback(huart);
 8003740:	4620      	mov	r0, r4
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */    
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8003742:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003746:	60da      	str	r2, [r3, #12]
  
  /* Check if a receive process is ongoing or not */
  if(huart->State == HAL_UART_STATE_BUSY_TX_RX) 
 8003748:	f894 3039 	ldrb.w	r3, [r4, #57]	; 0x39
 800374c:	2b32      	cmp	r3, #50	; 0x32
  {
    huart->State = HAL_UART_STATE_BUSY_RX;
 800374e:	bf0c      	ite	eq
 8003750:	2322      	moveq	r3, #34	; 0x22
  }
  else
  {
    huart->State = HAL_UART_STATE_READY;
 8003752:	2301      	movne	r3, #1
 8003754:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  }
  
  HAL_UART_TxCpltCallback(huart);
 8003758:	f7ff ff4c 	bl	80035f4 <HAL_UART_TxCpltCallback>
  if((tmp_flag != RESET) && (tmp_it_source != RESET))
  {
    UART_EndTransmit_IT(huart);
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 800375c:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800375e:	b15b      	cbz	r3, 8003778 <HAL_UART_IRQHandler+0x180>
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8003760:	6823      	ldr	r3, [r4, #0]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
    
    HAL_UART_ErrorCallback(huart);
 8003762:	4620      	mov	r0, r4
  }  

  if(huart->ErrorCode != HAL_UART_ERROR_NONE)
  {
    /* Clear all the error flag at once */
    __HAL_UART_CLEAR_PEFLAG(huart);
 8003764:	681a      	ldr	r2, [r3, #0]
 8003766:	9201      	str	r2, [sp, #4]
 8003768:	685b      	ldr	r3, [r3, #4]
 800376a:	9301      	str	r3, [sp, #4]
 800376c:	9b01      	ldr	r3, [sp, #4]
    
    /* Set the UART state ready to be able to start again the process */
    huart->State = HAL_UART_STATE_READY;
 800376e:	2301      	movs	r3, #1
 8003770:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    
    HAL_UART_ErrorCallback(huart);
 8003774:	f7ff ff3f 	bl	80035f6 <HAL_UART_ErrorCallback>
  }  
}
 8003778:	b002      	add	sp, #8
 800377a:	bd10      	pop	{r4, pc}

0800377c <HAL_UART_RxCpltCallback>:

/* USER CODE END PFP */

/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800377c:	b508      	push	{r3, lr}
	if(huart->Instance==USART1){
 800377e:	6802      	ldr	r2, [r0, #0]
 8003780:	4b08      	ldr	r3, [pc, #32]	; (80037a4 <HAL_UART_RxCpltCallback+0x28>)
 8003782:	429a      	cmp	r2, r3
 8003784:	d10d      	bne.n	80037a2 <HAL_UART_RxCpltCallback+0x26>
		HAL_UART_Transmit(&huart1,(uint8_t *)&Rx_Data2, 1,1000);
 8003786:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800378a:	2201      	movs	r2, #1
 800378c:	4906      	ldr	r1, [pc, #24]	; (80037a8 <HAL_UART_RxCpltCallback+0x2c>)
 800378e:	4807      	ldr	r0, [pc, #28]	; (80037ac <HAL_UART_RxCpltCallback+0x30>)
 8003790:	f7ff fea2 	bl	80034d8 <HAL_UART_Transmit>
	}
/*	if(huart->Instance==UART5){
		HAL_UART_Transmit(&huart2,(uint8_t *)&Rx_Data5, 1,1000);
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}
 8003794:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
/* USER CODE BEGIN 0 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
	if(huart->Instance==USART1){
		HAL_UART_Transmit(&huart1,(uint8_t *)&Rx_Data2, 1,1000);
		HAL_UART_Receive_IT(&huart1,(uint8_t *)&Rx_Data2, 1);
 8003798:	2201      	movs	r2, #1
 800379a:	4903      	ldr	r1, [pc, #12]	; (80037a8 <HAL_UART_RxCpltCallback+0x2c>)
 800379c:	4803      	ldr	r0, [pc, #12]	; (80037ac <HAL_UART_RxCpltCallback+0x30>)
 800379e:	f7ff bef7 	b.w	8003590 <HAL_UART_Receive_IT>
 80037a2:	bd08      	pop	{r3, pc}
 80037a4:	40013800 	.word	0x40013800
 80037a8:	200006e8 	.word	0x200006e8
 80037ac:	200007f0 	.word	0x200007f0

080037b0 <kalman_filter>:

}

// 7   .........................................................
void kalman_filter()
{
 80037b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 80037b4:	4bc6      	ldr	r3, [pc, #792]	; (8003ad0 <kalman_filter+0x320>)
 80037b6:	4ec7      	ldr	r6, [pc, #796]	; (8003ad4 <kalman_filter+0x324>)
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 80037b8:	4dc7      	ldr	r5, [pc, #796]	; (8003ad8 <kalman_filter+0x328>)
 80037ba:	4ac8      	ldr	r2, [pc, #800]	; (8003adc <kalman_filter+0x32c>)
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
 80037bc:	4fc8      	ldr	r7, [pc, #800]	; (8003ae0 <kalman_filter+0x330>)

}

// 7   .........................................................
void kalman_filter()
{
 80037be:	b0b3      	sub	sp, #204	; 0xcc
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 80037c0:	2400      	movs	r4, #0
    	x_next[ifilter]=xfilter_value[ifilter];
 80037c2:	f856 b024 	ldr.w	fp, [r6, r4, lsl #2]
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 80037c6:	f852 1024 	ldr.w	r1, [r2, r4, lsl #2]

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 80037ca:	f843 b024 	str.w	fp, [r3, r4, lsl #2]
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 80037ce:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 80037d2:	9210      	str	r2, [sp, #64]	; 0x40

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 80037d4:	9313      	str	r3, [sp, #76]	; 0x4c
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
 80037d6:	f7fd f9a9 	bl	8000b2c <__addsf3>
 80037da:	4bc2      	ldr	r3, [pc, #776]	; (8003ae4 <kalman_filter+0x334>)
 80037dc:	4681      	mov	r9, r0
 80037de:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 80037e2:	4bc1      	ldr	r3, [pc, #772]	; (8003ae8 <kalman_filter+0x338>)

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
 80037e4:	f8df 82ec 	ldr.w	r8, [pc, #748]	; 8003ad4 <kalman_filter+0x324>
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 80037e8:	f853 1024 	ldr.w	r1, [r3, r4, lsl #2]
 80037ec:	f7fd f99e 	bl	8000b2c <__addsf3>
 80037f0:	4601      	mov	r1, r0
 80037f2:	4648      	mov	r0, r9
 80037f4:	f7fd fb56 	bl	8000ea4 <__aeabi_fdiv>
 80037f8:	4682      	mov	sl, r0
 80037fa:	4bbc      	ldr	r3, [pc, #752]	; (8003aec <kalman_filter+0x33c>)
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
 80037fc:	49bc      	ldr	r1, [pc, #752]	; (8003af0 <kalman_filter+0x340>)
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
    	x_next[ifilter]=xfilter_value[ifilter];
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
 80037fe:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
 8003802:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003806:	f841 0024 	str.w	r0, [r1, r4, lsl #2]
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 800380a:	4659      	mov	r1, fp
 800380c:	f7fd f98c 	bl	8000b28 <__aeabi_fsub>
 8003810:	4651      	mov	r1, sl
 8003812:	f7fd fa93 	bl	8000d3c <__aeabi_fmul>
 8003816:	4659      	mov	r1, fp
 8003818:	f7fd f988 	bl	8000b2c <__addsf3>
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 800381c:	4651      	mov	r1, sl
    	P_next[ifilter]=P[ifilter]+Q[ifilter];
    	K[ifilter]=P_next[ifilter]/(P_next[ifilter]+R[ifilter]);
    	// Original Data : z
    	z[ifilter]=(float)nn[ifilter];
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
 800381e:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
 8003822:	f04f 507e 	mov.w	r0, #1065353216	; 0x3f800000
 8003826:	f7fd f97f 	bl	8000b28 <__aeabi_fsub>
 800382a:	4649      	mov	r1, r9
 800382c:	f7fd fa86 	bl	8000d3c <__aeabi_fmul>
 8003830:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
	char fstr[100];

	// **********************************
    // Iteration loop ..   ..
	// **********************************
    for(ifilter=0;ifilter<7;ifilter++) {
 8003834:	3401      	adds	r4, #1
 8003836:	2c07      	cmp	r4, #7
 8003838:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800383a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800383c:	d1c1      	bne.n	80037c2 <kalman_filter+0x12>
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
 800383e:	f8d8 3000 	ldr.w	r3, [r8]
 8003842:	f8df 9300 	ldr.w	r9, [pc, #768]	; 8003b44 <kalman_filter+0x394>
    accel_y = xfilter_value[1];
 8003846:	f8d8 4004 	ldr.w	r4, [r8, #4]
    accel_z = xfilter_value[2];
 800384a:	f8d8 b008 	ldr.w	fp, [r8, #8]
    	// Kalman   filter : xfilter_value
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
 800384e:	f8c9 3000 	str.w	r3, [r9]
 8003852:	9310      	str	r3, [sp, #64]	; 0x40
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
 8003854:	f8df a2f0 	ldr.w	sl, [pc, #752]	; 8003b48 <kalman_filter+0x398>
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
 8003858:	4ba6      	ldr	r3, [pc, #664]	; (8003af4 <kalman_filter+0x344>)
    accel_z = xfilter_value[2];
 800385a:	f8ca b000 	str.w	fp, [sl]
    	xfilter_value[ifilter]=x_next[ifilter]+K[ifilter]*(z[ifilter]-x_next[ifilter]);
    	P[ifilter]=(1-K[ifilter])*P_next[ifilter];
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
 800385e:	601c      	str	r4, [r3, #0]
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
 8003860:	f8d8 000c 	ldr.w	r0, [r8, #12]
 8003864:	49a4      	ldr	r1, [pc, #656]	; (8003af8 <kalman_filter+0x348>)
 8003866:	f7fd f961 	bl	8000b2c <__addsf3>
 800386a:	49a4      	ldr	r1, [pc, #656]	; (8003afc <kalman_filter+0x34c>)
 800386c:	f7fd fb1a 	bl	8000ea4 <__aeabi_fdiv>
 8003870:	49a3      	ldr	r1, [pc, #652]	; (8003b00 <kalman_filter+0x350>)
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 8003872:	4fa4      	ldr	r7, [pc, #656]	; (8003b04 <kalman_filter+0x354>)
    }

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
 8003874:	6008      	str	r0, [r1, #0]
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 8003876:	49a4      	ldr	r1, [pc, #656]	; (8003b08 <kalman_filter+0x358>)
 8003878:	f8d8 0010 	ldr.w	r0, [r8, #16]
 800387c:	680e      	ldr	r6, [r1, #0]
 800387e:	6939      	ldr	r1, [r7, #16]
 8003880:	f7fd f952 	bl	8000b28 <__aeabi_fsub>
 8003884:	4631      	mov	r1, r6
 8003886:	f7fd fb0d 	bl	8000ea4 <__aeabi_fdiv>
 800388a:	4da0      	ldr	r5, [pc, #640]	; (8003b0c <kalman_filter+0x35c>)
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 800388c:	6979      	ldr	r1, [r7, #20]

    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
 800388e:	6028      	str	r0, [r5, #0]
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 8003890:	f8d8 0014 	ldr.w	r0, [r8, #20]
 8003894:	f7fd f948 	bl	8000b28 <__aeabi_fsub>
 8003898:	4631      	mov	r1, r6
 800389a:	f7fd fb03 	bl	8000ea4 <__aeabi_fdiv>
 800389e:	4b9c      	ldr	r3, [pc, #624]	; (8003b10 <kalman_filter+0x360>)
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;
 80038a0:	69b9      	ldr	r1, [r7, #24]
    accel_x = xfilter_value[0];
    accel_y = xfilter_value[1];
    accel_z = xfilter_value[2];
    temp    =  (xfilter_value[3]+12412)/340.0;
    gyro_x = (xfilter_value[4] - Caliave[4]) / FSSEL;
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
 80038a2:	6018      	str	r0, [r3, #0]
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;
 80038a4:	f8d8 0018 	ldr.w	r0, [r8, #24]
 80038a8:	f7fd f93e 	bl	8000b28 <__aeabi_fsub>
 80038ac:	4631      	mov	r1, r6
 80038ae:	f7fd faf9 	bl	8000ea4 <__aeabi_fdiv>
 80038b2:	4b98      	ldr	r3, [pc, #608]	; (8003b14 <kalman_filter+0x364>)
 80038b4:	6018      	str	r0, [r3, #0]

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
 80038b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80038b8:	4618      	mov	r0, r3
 80038ba:	f7fc fdb5 	bl	8000428 <__aeabi_f2d>
 80038be:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80038c2:	4658      	mov	r0, fp
 80038c4:	f7fc fdb0 	bl	8000428 <__aeabi_f2d>
 80038c8:	4602      	mov	r2, r0
 80038ca:	460b      	mov	r3, r1
 80038cc:	f7fc fe00 	bl	80004d0 <__aeabi_dmul>
 80038d0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80038d4:	4606      	mov	r6, r0
 80038d6:	460f      	mov	r7, r1
 80038d8:	4610      	mov	r0, r2
 80038da:	4619      	mov	r1, r3
 80038dc:	f7fc fdf8 	bl	80004d0 <__aeabi_dmul>
 80038e0:	4602      	mov	r2, r0
 80038e2:	460b      	mov	r3, r1
 80038e4:	4630      	mov	r0, r6
 80038e6:	4639      	mov	r1, r7
 80038e8:	f7fc fc40 	bl	800016c <__adddf3>
 80038ec:	f003 ffae 	bl	800784c <sqrt>
 80038f0:	4606      	mov	r6, r0
 80038f2:	460f      	mov	r7, r1
 80038f4:	4620      	mov	r0, r4
 80038f6:	f7fc fd97 	bl	8000428 <__aeabi_f2d>
 80038fa:	4632      	mov	r2, r6
 80038fc:	463b      	mov	r3, r7
 80038fe:	f7fc ff11 	bl	8000724 <__aeabi_ddiv>
 8003902:	f003 fe11 	bl	8007528 <atan>
 8003906:	a36c      	add	r3, pc, #432	; (adr r3, 8003ab8 <kalman_filter+0x308>)
 8003908:	e9d3 2300 	ldrd	r2, r3, [r3]
 800390c:	f7fc fde0 	bl	80004d0 <__aeabi_dmul>
 8003910:	f7fd f8b6 	bl	8000a80 <__aeabi_d2f>
 8003914:	4c80      	ldr	r4, [pc, #512]	; (8003b18 <kalman_filter+0x368>)
 8003916:	6020      	str	r0, [r4, #0]
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
 8003918:	f8d9 0000 	ldr.w	r0, [r9]
 800391c:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 8003920:	f7fc fd82 	bl	8000428 <__aeabi_f2d>
 8003924:	4b73      	ldr	r3, [pc, #460]	; (8003af4 <kalman_filter+0x344>)
 8003926:	4606      	mov	r6, r0
 8003928:	6818      	ldr	r0, [r3, #0]
 800392a:	460f      	mov	r7, r1
 800392c:	f7fc fd7c 	bl	8000428 <__aeabi_f2d>
 8003930:	4680      	mov	r8, r0
 8003932:	f8da 0000 	ldr.w	r0, [sl]
 8003936:	4689      	mov	r9, r1
 8003938:	f7fc fd76 	bl	8000428 <__aeabi_f2d>
 800393c:	4642      	mov	r2, r8
 800393e:	4682      	mov	sl, r0
 8003940:	468b      	mov	fp, r1
 8003942:	464b      	mov	r3, r9
 8003944:	4640      	mov	r0, r8
 8003946:	4649      	mov	r1, r9
 8003948:	f7fc fdc2 	bl	80004d0 <__aeabi_dmul>
 800394c:	4652      	mov	r2, sl
 800394e:	4680      	mov	r8, r0
 8003950:	4689      	mov	r9, r1
 8003952:	465b      	mov	r3, fp
 8003954:	4650      	mov	r0, sl
 8003956:	4659      	mov	r1, fp
 8003958:	f7fc fdba 	bl	80004d0 <__aeabi_dmul>
 800395c:	4602      	mov	r2, r0
 800395e:	460b      	mov	r3, r1
 8003960:	4640      	mov	r0, r8
 8003962:	4649      	mov	r1, r9
 8003964:	f7fc fc02 	bl	800016c <__adddf3>
 8003968:	f003 ff70 	bl	800784c <sqrt>
 800396c:	4602      	mov	r2, r0
 800396e:	460b      	mov	r3, r1
 8003970:	4630      	mov	r0, r6
 8003972:	4639      	mov	r1, r7
 8003974:	f7fc fed6 	bl	8000724 <__aeabi_ddiv>
 8003978:	f003 fdd6 	bl	8007528 <atan>
    accel_angle_z = 0;
 800397c:	4b67      	ldr	r3, [pc, #412]	; (8003b1c <kalman_filter+0x36c>)
 800397e:	2200      	movs	r2, #0
 8003980:	601a      	str	r2, [r3, #0]
    gyro_y = (xfilter_value[5] - Caliave[5]) / FSSEL;
    gyro_z = (xfilter_value[6] - Caliave[6]) / FSSEL;

    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
 8003982:	4606      	mov	r6, r0
 8003984:	460f      	mov	r7, r1
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 8003986:	6820      	ldr	r0, [r4, #0]
 8003988:	4965      	ldr	r1, [pc, #404]	; (8003b20 <kalman_filter+0x370>)
 800398a:	f7fd f9d7 	bl	8000d3c <__aeabi_fmul>
 800398e:	f7fd fb25 	bl	8000fdc <__aeabi_f2iz>
 8003992:	f7fc fd37 	bl	8000404 <__aeabi_i2d>
 8003996:	2200      	movs	r2, #0
 8003998:	4b62      	ldr	r3, [pc, #392]	; (8003b24 <kalman_filter+0x374>)
 800399a:	f7fc fec3 	bl	8000724 <__aeabi_ddiv>
 800399e:	f7fd f86f 	bl	8000a80 <__aeabi_d2f>
    accel_angle_y = (int)(accel_angle_y*10)/10.0;
 80039a2:	a345      	add	r3, pc, #276	; (adr r3, 8003ab8 <kalman_filter+0x308>)
 80039a4:	e9d3 2300 	ldrd	r2, r3, [r3]
    // accelator  . atan(y/sqrt(pow(x,2)+pow(y,2))
    accel_angle_x = atan(accel_y   /sqrt(pow(accel_x,2)+pow(accel_z,2)))*57.29579;
    accel_angle_y = atan(-1*accel_x/sqrt(pow(accel_y,2)+pow(accel_z,2)))*57.29579;
    accel_angle_z = 0;

    accel_angle_x = (int)(accel_angle_x*10)/10.0;
 80039a8:	4680      	mov	r8, r0
 80039aa:	6020      	str	r0, [r4, #0]
    accel_angle_y = (int)(accel_angle_y*10)/10.0;
 80039ac:	4639      	mov	r1, r7
 80039ae:	4630      	mov	r0, r6
 80039b0:	f7fc fd8e 	bl	80004d0 <__aeabi_dmul>
 80039b4:	f7fd f864 	bl	8000a80 <__aeabi_d2f>
 80039b8:	4959      	ldr	r1, [pc, #356]	; (8003b20 <kalman_filter+0x370>)
 80039ba:	f7fd f9bf 	bl	8000d3c <__aeabi_fmul>
 80039be:	f7fd fb0d 	bl	8000fdc <__aeabi_f2iz>
 80039c2:	f7fc fd1f 	bl	8000404 <__aeabi_i2d>
 80039c6:	2200      	movs	r2, #0
 80039c8:	4b56      	ldr	r3, [pc, #344]	; (8003b24 <kalman_filter+0x374>)
 80039ca:	f7fc feab 	bl	8000724 <__aeabi_ddiv>
 80039ce:	f7fd f857 	bl	8000a80 <__aeabi_d2f>
 80039d2:	4b55      	ldr	r3, [pc, #340]	; (8003b28 <kalman_filter+0x378>)
 80039d4:	9010      	str	r0, [sp, #64]	; 0x40
 80039d6:	6018      	str	r0, [r3, #0]

    // gyro angle  1
    gyro_angle_x = (int)((gyro_x*0.01 + last_x_angle)*10) / 10.0;
 80039d8:	6828      	ldr	r0, [r5, #0]
 80039da:	f7fc fd25 	bl	8000428 <__aeabi_f2d>
 80039de:	a338      	add	r3, pc, #224	; (adr r3, 8003ac0 <kalman_filter+0x310>)
 80039e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039e4:	f7fc fd74 	bl	80004d0 <__aeabi_dmul>
 80039e8:	4682      	mov	sl, r0
 80039ea:	468b      	mov	fp, r1
 80039ec:	4b4f      	ldr	r3, [pc, #316]	; (8003b2c <kalman_filter+0x37c>)
 80039ee:	6818      	ldr	r0, [r3, #0]
 80039f0:	f7fc fd1a 	bl	8000428 <__aeabi_f2d>
 80039f4:	4652      	mov	r2, sl
 80039f6:	465b      	mov	r3, fp
 80039f8:	f7fc fbb8 	bl	800016c <__adddf3>
 80039fc:	2200      	movs	r2, #0
 80039fe:	4b49      	ldr	r3, [pc, #292]	; (8003b24 <kalman_filter+0x374>)
 8003a00:	f7fc fd66 	bl	80004d0 <__aeabi_dmul>
 8003a04:	f7fd f814 	bl	8000a30 <__aeabi_d2iz>
 8003a08:	f7fc fcfc 	bl	8000404 <__aeabi_i2d>
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	4b45      	ldr	r3, [pc, #276]	; (8003b24 <kalman_filter+0x374>)
 8003a10:	f7fc fe88 	bl	8000724 <__aeabi_ddiv>
 8003a14:	f7fd f834 	bl	8000a80 <__aeabi_d2f>
 8003a18:	4b45      	ldr	r3, [pc, #276]	; (8003b30 <kalman_filter+0x380>)
 8003a1a:	4681      	mov	r9, r0
 8003a1c:	6018      	str	r0, [r3, #0]
    gyro_angle_y = (int)((gyro_y*0.01 + last_y_angle)*10) / 10.0;
 8003a1e:	4b3c      	ldr	r3, [pc, #240]	; (8003b10 <kalman_filter+0x360>)
 8003a20:	6818      	ldr	r0, [r3, #0]
 8003a22:	f7fc fd01 	bl	8000428 <__aeabi_f2d>
 8003a26:	a326      	add	r3, pc, #152	; (adr r3, 8003ac0 <kalman_filter+0x310>)
 8003a28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a2c:	f7fc fd50 	bl	80004d0 <__aeabi_dmul>
 8003a30:	4605      	mov	r5, r0
 8003a32:	460e      	mov	r6, r1
 8003a34:	4b3f      	ldr	r3, [pc, #252]	; (8003b34 <kalman_filter+0x384>)
 8003a36:	6818      	ldr	r0, [r3, #0]
 8003a38:	f7fc fcf6 	bl	8000428 <__aeabi_f2d>
 8003a3c:	462a      	mov	r2, r5
 8003a3e:	4633      	mov	r3, r6
 8003a40:	f7fc fb94 	bl	800016c <__adddf3>
 8003a44:	2200      	movs	r2, #0
 8003a46:	4b37      	ldr	r3, [pc, #220]	; (8003b24 <kalman_filter+0x374>)
 8003a48:	f7fc fd42 	bl	80004d0 <__aeabi_dmul>
 8003a4c:	f7fc fff0 	bl	8000a30 <__aeabi_d2iz>
 8003a50:	f7fc fcd8 	bl	8000404 <__aeabi_i2d>
 8003a54:	2200      	movs	r2, #0
 8003a56:	4b33      	ldr	r3, [pc, #204]	; (8003b24 <kalman_filter+0x374>)
 8003a58:	f7fc fe64 	bl	8000724 <__aeabi_ddiv>
 8003a5c:	f7fd f810 	bl	8000a80 <__aeabi_d2f>
 8003a60:	4b35      	ldr	r3, [pc, #212]	; (8003b38 <kalman_filter+0x388>)
 8003a62:	9013      	str	r0, [sp, #76]	; 0x4c
 8003a64:	6018      	str	r0, [r3, #0]
//    gyro_angle_z = gyro_z*0.01 + last_z_angle;
    gyro_angle_z = (int)((gyro_z*0.035)*10) / 10.0 + last_z_angle;
 8003a66:	4b2b      	ldr	r3, [pc, #172]	; (8003b14 <kalman_filter+0x364>)
 8003a68:	6818      	ldr	r0, [r3, #0]
 8003a6a:	f7fc fcdd 	bl	8000428 <__aeabi_f2d>
 8003a6e:	a316      	add	r3, pc, #88	; (adr r3, 8003ac8 <kalman_filter+0x318>)
 8003a70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a74:	f7fc fd2c 	bl	80004d0 <__aeabi_dmul>
 8003a78:	2200      	movs	r2, #0
 8003a7a:	4b2a      	ldr	r3, [pc, #168]	; (8003b24 <kalman_filter+0x374>)
 8003a7c:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8003a80:	f7fc fd26 	bl	80004d0 <__aeabi_dmul>
 8003a84:	f7fc ffd4 	bl	8000a30 <__aeabi_d2iz>
 8003a88:	f7fc fcbc 	bl	8000404 <__aeabi_i2d>
 8003a8c:	2200      	movs	r2, #0
 8003a8e:	4b25      	ldr	r3, [pc, #148]	; (8003b24 <kalman_filter+0x374>)
 8003a90:	f7fc fe48 	bl	8000724 <__aeabi_ddiv>
 8003a94:	4b29      	ldr	r3, [pc, #164]	; (8003b3c <kalman_filter+0x38c>)
 8003a96:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8003a9a:	6818      	ldr	r0, [r3, #0]
 8003a9c:	f7fc fcc4 	bl	8000428 <__aeabi_f2d>
 8003aa0:	4602      	mov	r2, r0
 8003aa2:	460b      	mov	r3, r1
 8003aa4:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8003aa8:	f7fc fb60 	bl	800016c <__adddf3>
 8003aac:	f7fc ffe8 	bl	8000a80 <__aeabi_d2f>
 8003ab0:	4b23      	ldr	r3, [pc, #140]	; (8003b40 <kalman_filter+0x390>)
 8003ab2:	4607      	mov	r7, r0
 8003ab4:	6018      	str	r0, [r3, #0]
 8003ab6:	e049      	b.n	8003b4c <kalman_filter+0x39c>
 8003ab8:	725c3dee 	.word	0x725c3dee
 8003abc:	404ca5dc 	.word	0x404ca5dc
 8003ac0:	47ae147b 	.word	0x47ae147b
 8003ac4:	3f847ae1 	.word	0x3f847ae1
 8003ac8:	1eb851ec 	.word	0x1eb851ec
 8003acc:	3fa1eb85 	.word	0x3fa1eb85
 8003ad0:	200009a4 	.word	0x200009a4
 8003ad4:	2000062c 	.word	0x2000062c
 8003ad8:	20000008 	.word	0x20000008
 8003adc:	20000024 	.word	0x20000024
 8003ae0:	200005e8 	.word	0x200005e8
 8003ae4:	200008b0 	.word	0x200008b0
 8003ae8:	20000040 	.word	0x20000040
 8003aec:	2000072c 	.word	0x2000072c
 8003af0:	2000079c 	.word	0x2000079c
 8003af4:	20000798 	.word	0x20000798
 8003af8:	4641f000 	.word	0x4641f000
 8003afc:	43aa0000 	.word	0x43aa0000
 8003b00:	2000074c 	.word	0x2000074c
 8003b04:	200005c8 	.word	0x200005c8
 8003b08:	20000004 	.word	0x20000004
 8003b0c:	200008ac 	.word	0x200008ac
 8003b10:	20000754 	.word	0x20000754
 8003b14:	200009d4 	.word	0x200009d4
 8003b18:	200006a0 	.word	0x200006a0
 8003b1c:	20000728 	.word	0x20000728
 8003b20:	41200000 	.word	0x41200000
 8003b24:	40240000 	.word	0x40240000
 8003b28:	200009cc 	.word	0x200009cc
 8003b2c:	20000620 	.word	0x20000620
 8003b30:	200009d0 	.word	0x200009d0
 8003b34:	2000064c 	.word	0x2000064c
 8003b38:	200007e8 	.word	0x200007e8
 8003b3c:	200005c4 	.word	0x200005c4
 8003b40:	200008cc 	.word	0x200008cc
 8003b44:	2000069c 	.word	0x2000069c
 8003b48:	200009c8 	.word	0x200009c8

    // gyro angle  2
    unfiltered_gyro_angle_x = (int)((gyro_x*0.01 + last_gyro_x_angle)*10) / 10.0;
 8003b4c:	4b6e      	ldr	r3, [pc, #440]	; (8003d08 <kalman_filter+0x558>)
 8003b4e:	6818      	ldr	r0, [r3, #0]
 8003b50:	f7fc fc6a 	bl	8000428 <__aeabi_f2d>
 8003b54:	4652      	mov	r2, sl
 8003b56:	465b      	mov	r3, fp
 8003b58:	f7fc fb08 	bl	800016c <__adddf3>
 8003b5c:	2200      	movs	r2, #0
 8003b5e:	4b6b      	ldr	r3, [pc, #428]	; (8003d0c <kalman_filter+0x55c>)
 8003b60:	f7fc fcb6 	bl	80004d0 <__aeabi_dmul>
 8003b64:	f7fc ff64 	bl	8000a30 <__aeabi_d2iz>
 8003b68:	f7fc fc4c 	bl	8000404 <__aeabi_i2d>
 8003b6c:	2200      	movs	r2, #0
 8003b6e:	4b67      	ldr	r3, [pc, #412]	; (8003d0c <kalman_filter+0x55c>)
 8003b70:	f7fc fdd8 	bl	8000724 <__aeabi_ddiv>
 8003b74:	f7fc ff84 	bl	8000a80 <__aeabi_d2f>
 8003b78:	4b65      	ldr	r3, [pc, #404]	; (8003d10 <kalman_filter+0x560>)
 8003b7a:	4604      	mov	r4, r0
 8003b7c:	6018      	str	r0, [r3, #0]
    unfiltered_gyro_angle_y = (int)((gyro_y*0.01 + last_gyro_y_angle)*10) / 10.0;
 8003b7e:	4b65      	ldr	r3, [pc, #404]	; (8003d14 <kalman_filter+0x564>)
 8003b80:	6818      	ldr	r0, [r3, #0]
 8003b82:	f7fc fc51 	bl	8000428 <__aeabi_f2d>
 8003b86:	462a      	mov	r2, r5
 8003b88:	4633      	mov	r3, r6
 8003b8a:	f7fc faef 	bl	800016c <__adddf3>
 8003b8e:	2200      	movs	r2, #0
 8003b90:	4b5e      	ldr	r3, [pc, #376]	; (8003d0c <kalman_filter+0x55c>)
 8003b92:	f7fc fc9d 	bl	80004d0 <__aeabi_dmul>
 8003b96:	f7fc ff4b 	bl	8000a30 <__aeabi_d2iz>
 8003b9a:	f7fc fc33 	bl	8000404 <__aeabi_i2d>
 8003b9e:	2200      	movs	r2, #0
 8003ba0:	4b5a      	ldr	r3, [pc, #360]	; (8003d0c <kalman_filter+0x55c>)
 8003ba2:	f7fc fdbf 	bl	8000724 <__aeabi_ddiv>
 8003ba6:	f7fc ff6b 	bl	8000a80 <__aeabi_d2f>
 8003baa:	4b5b      	ldr	r3, [pc, #364]	; (8003d18 <kalman_filter+0x568>)
 8003bac:	4605      	mov	r5, r0
 8003bae:	6018      	str	r0, [r3, #0]
    unfiltered_gyro_angle_z = (int)((gyro_z*0.035 + last_gyro_z_angle)*10) / 10.0;
 8003bb0:	4b5a      	ldr	r3, [pc, #360]	; (8003d1c <kalman_filter+0x56c>)
 8003bb2:	6818      	ldr	r0, [r3, #0]
 8003bb4:	f7fc fc38 	bl	8000428 <__aeabi_f2d>
 8003bb8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8003bbc:	f7fc fad6 	bl	800016c <__adddf3>
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	4b52      	ldr	r3, [pc, #328]	; (8003d0c <kalman_filter+0x55c>)
 8003bc4:	f7fc fc84 	bl	80004d0 <__aeabi_dmul>
 8003bc8:	f7fc ff32 	bl	8000a30 <__aeabi_d2iz>
 8003bcc:	f7fc fc1a 	bl	8000404 <__aeabi_i2d>
 8003bd0:	2200      	movs	r2, #0
 8003bd2:	4b4e      	ldr	r3, [pc, #312]	; (8003d0c <kalman_filter+0x55c>)
 8003bd4:	f7fc fda6 	bl	8000724 <__aeabi_ddiv>
 8003bd8:	f7fc ff52 	bl	8000a80 <__aeabi_d2f>
 8003bdc:	4b50      	ldr	r3, [pc, #320]	; (8003d20 <kalman_filter+0x570>)
 8003bde:	4606      	mov	r6, r0
 8003be0:	6018      	str	r0, [r3, #0]

    //  
    angle_x = alpha * gyro_angle_x + (1.0 - alpha) * accel_angle_x;
 8003be2:	4b50      	ldr	r3, [pc, #320]	; (8003d24 <kalman_filter+0x574>)
 8003be4:	f8d3 a000 	ldr.w	sl, [r3]
 8003be8:	4650      	mov	r0, sl
 8003bea:	f7fc fc1d 	bl	8000428 <__aeabi_f2d>
 8003bee:	4602      	mov	r2, r0
 8003bf0:	460b      	mov	r3, r1
 8003bf2:	2000      	movs	r0, #0
 8003bf4:	494c      	ldr	r1, [pc, #304]	; (8003d28 <kalman_filter+0x578>)
 8003bf6:	f7fc fab7 	bl	8000168 <__aeabi_dsub>
 8003bfa:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
 8003bfe:	4640      	mov	r0, r8
 8003c00:	f7fc fc12 	bl	8000428 <__aeabi_f2d>
 8003c04:	e9cd 0114 	strd	r0, r1, [sp, #80]	; 0x50
 8003c08:	4651      	mov	r1, sl
 8003c0a:	4648      	mov	r0, r9
 8003c0c:	f7fd f896 	bl	8000d3c <__aeabi_fmul>
 8003c10:	f7fc fc0a 	bl	8000428 <__aeabi_f2d>
 8003c14:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8003c18:	4680      	mov	r8, r0
 8003c1a:	4689      	mov	r9, r1
 8003c1c:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8003c20:	f7fc fc56 	bl	80004d0 <__aeabi_dmul>
 8003c24:	4602      	mov	r2, r0
 8003c26:	460b      	mov	r3, r1
 8003c28:	4640      	mov	r0, r8
 8003c2a:	4649      	mov	r1, r9
 8003c2c:	f7fc fa9e 	bl	800016c <__adddf3>
 8003c30:	f7fc ff26 	bl	8000a80 <__aeabi_d2f>
 8003c34:	4b3d      	ldr	r3, [pc, #244]	; (8003d2c <kalman_filter+0x57c>)
 8003c36:	4683      	mov	fp, r0
 8003c38:	6018      	str	r0, [r3, #0]
    angle_y = alpha * gyro_angle_y + (1.0 - alpha) * accel_angle_y;
 8003c3a:	9810      	ldr	r0, [sp, #64]	; 0x40
 8003c3c:	f7fc fbf4 	bl	8000428 <__aeabi_f2d>
 8003c40:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8003c44:	4651      	mov	r1, sl
 8003c46:	9813      	ldr	r0, [sp, #76]	; 0x4c
 8003c48:	f7fd f878 	bl	8000d3c <__aeabi_fmul>
 8003c4c:	f7fc fbec 	bl	8000428 <__aeabi_f2d>
 8003c50:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8003c54:	4680      	mov	r8, r0
 8003c56:	4689      	mov	r9, r1
 8003c58:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
 8003c5c:	f7fc fc38 	bl	80004d0 <__aeabi_dmul>
 8003c60:	4602      	mov	r2, r0
 8003c62:	460b      	mov	r3, r1
 8003c64:	4640      	mov	r0, r8
 8003c66:	4649      	mov	r1, r9
 8003c68:	f7fc fa80 	bl	800016c <__adddf3>
 8003c6c:	f7fc ff08 	bl	8000a80 <__aeabi_d2f>
 8003c70:	4b2f      	ldr	r3, [pc, #188]	; (8003d30 <kalman_filter+0x580>)
 8003c72:	4680      	mov	r8, r0
 8003c74:	6018      	str	r0, [r3, #0]
    angle_z = gyro_angle_z;
 8003c76:	4b2f      	ldr	r3, [pc, #188]	; (8003d34 <kalman_filter+0x584>)
 8003c78:	601f      	str	r7, [r3, #0]

    //   ...
    last_x_angle = angle_x;
 8003c7a:	4b2f      	ldr	r3, [pc, #188]	; (8003d38 <kalman_filter+0x588>)
 8003c7c:	f8c3 b000 	str.w	fp, [r3]
    last_y_angle = angle_y;
 8003c80:	4b2e      	ldr	r3, [pc, #184]	; (8003d3c <kalman_filter+0x58c>)
 8003c82:	6018      	str	r0, [r3, #0]
    last_z_angle = angle_z;
 8003c84:	4b2e      	ldr	r3, [pc, #184]	; (8003d40 <kalman_filter+0x590>)
    last_gyro_x_angle = unfiltered_gyro_angle_x;
    last_gyro_y_angle = unfiltered_gyro_angle_y;
    last_gyro_z_angle = unfiltered_gyro_angle_z;

    sprintf(fstr,"ACC:%7.2f,%7.2f,%7.2f#GYR:%7.2f,%7.2f,%7.2f#FIL:%7.2f,%7.2f,%7.2f\r\n",
 8003c86:	f107 4000 	add.w	r0, r7, #2147483648	; 0x80000000
    angle_z = gyro_angle_z;

    //   ...
    last_x_angle = angle_x;
    last_y_angle = angle_y;
    last_z_angle = angle_z;
 8003c8a:	601f      	str	r7, [r3, #0]
    last_gyro_x_angle = unfiltered_gyro_angle_x;
 8003c8c:	4b1e      	ldr	r3, [pc, #120]	; (8003d08 <kalman_filter+0x558>)
 8003c8e:	601c      	str	r4, [r3, #0]
    last_gyro_y_angle = unfiltered_gyro_angle_y;
 8003c90:	4b20      	ldr	r3, [pc, #128]	; (8003d14 <kalman_filter+0x564>)
 8003c92:	601d      	str	r5, [r3, #0]
    last_gyro_z_angle = unfiltered_gyro_angle_z;
 8003c94:	4b21      	ldr	r3, [pc, #132]	; (8003d1c <kalman_filter+0x56c>)
 8003c96:	601e      	str	r6, [r3, #0]

    sprintf(fstr,"ACC:%7.2f,%7.2f,%7.2f#GYR:%7.2f,%7.2f,%7.2f#FIL:%7.2f,%7.2f,%7.2f\r\n",
 8003c98:	f7fc fbc6 	bl	8000428 <__aeabi_f2d>
 8003c9c:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8003ca0:	4640      	mov	r0, r8
 8003ca2:	f7fc fbc1 	bl	8000428 <__aeabi_f2d>
 8003ca6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8003caa:	4658      	mov	r0, fp
 8003cac:	f7fc fbbc 	bl	8000428 <__aeabi_f2d>
 8003cb0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8003cb4:	4630      	mov	r0, r6
 8003cb6:	f7fc fbb7 	bl	8000428 <__aeabi_f2d>
 8003cba:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8003cbe:	4628      	mov	r0, r5
 8003cc0:	f7fc fbb2 	bl	8000428 <__aeabi_f2d>
 8003cc4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8003cc8:	4620      	mov	r0, r4
 8003cca:	f7fc fbad 	bl	8000428 <__aeabi_f2d>
 8003cce:	2200      	movs	r2, #0
 8003cd0:	2300      	movs	r3, #0
 8003cd2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8003cd6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003cda:	e9dd 3410 	ldrd	r3, r4, [sp, #64]	; 0x40
 8003cde:	4919      	ldr	r1, [pc, #100]	; (8003d44 <kalman_filter+0x594>)
 8003ce0:	e88d 0018 	stmia.w	sp, {r3, r4}
 8003ce4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8003ce8:	a819      	add	r0, sp, #100	; 0x64
 8003cea:	f000 fd6b 	bl	80047c4 <sprintf>
			unfiltered_gyro_angle_x,unfiltered_gyro_angle_y,unfiltered_gyro_angle_z, // GYRO
			angle_x,angle_y,angle_z*-1		// Filtered
    );

    // ->c/c++build->setting->c linker->general->tool setting->runtime library->newlib standard
    HAL_UART_Transmit(&huart1,(uint8_t *)fstr, strlen(fstr),1000);
 8003cee:	a819      	add	r0, sp, #100	; 0x64
 8003cf0:	f7fc fa2e 	bl	8000150 <strlen>
 8003cf4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003cf8:	b282      	uxth	r2, r0
 8003cfa:	a919      	add	r1, sp, #100	; 0x64
 8003cfc:	4812      	ldr	r0, [pc, #72]	; (8003d48 <kalman_filter+0x598>)
 8003cfe:	f7ff fbeb 	bl	80034d8 <HAL_UART_Transmit>
}
 8003d02:	b033      	add	sp, #204	; 0xcc
 8003d04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003d08:	200005e4 	.word	0x200005e4
 8003d0c:	40240000 	.word	0x40240000
 8003d10:	20000758 	.word	0x20000758
 8003d14:	20000628 	.word	0x20000628
 8003d18:	200006e4 	.word	0x200006e4
 8003d1c:	20000650 	.word	0x20000650
 8003d20:	200007ec 	.word	0x200007ec
 8003d24:	20000000 	.word	0x20000000
 8003d28:	3ff00000 	.word	0x3ff00000
 8003d2c:	2000086c 	.word	0x2000086c
 8003d30:	20000830 	.word	0x20000830
 8003d34:	20000750 	.word	0x20000750
 8003d38:	20000620 	.word	0x20000620
 8003d3c:	2000064c 	.word	0x2000064c
 8003d40:	200005c4 	.word	0x200005c4
 8003d44:	08007aaa 	.word	0x08007aaa
 8003d48:	200007f0 	.word	0x200007f0

08003d4c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	int n;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8003d4c:	6803      	ldr	r3, [r0, #0]
		HAL_UART_Receive_IT(&huart5,(uint8_t *)&Rx_Data5, 1);
	} */
}

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8003d4e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
	int n;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
 8003d50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d54:	d107      	bne.n	8003d66 <HAL_TIM_PeriodElapsedCallback+0x1a>
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d56:	4837      	ldr	r0, [pc, #220]	; (8003e34 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8003d58:	f44f 5100 	mov.w	r1, #8192	; 0x2000
		}

		kalman_filter();
	}

}
 8003d5c:	b003      	add	sp, #12
 8003d5e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
	int n;

	if(htim->Instance==TIM2) {       // 1 sec interrupt
		HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8003d62:	f7fd bfed 	b.w	8001d40 <HAL_GPIO_TogglePin>
	}
	else if(htim->Instance==TIM3) {  // 1/100 sec interrupt
 8003d66:	4a34      	ldr	r2, [pc, #208]	; (8003e38 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8003d68:	4293      	cmp	r3, r2
 8003d6a:	d160      	bne.n	8003e2e <HAL_TIM_PeriodElapsedCallback+0xe2>
		//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
		i2cTxData[0] = (uint8_t)0x3B;      // 0x3B - GYRO data register start address
 8003d6c:	4b33      	ldr	r3, [pc, #204]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003d6e:	223b      	movs	r2, #59	; 0x3b
 8003d70:	701a      	strb	r2, [r3, #0]
		i2cTxData[1] = (uint8_t)0;         // 0
 8003d72:	2200      	movs	r2, #0
 8003d74:	705a      	strb	r2, [r3, #1]
		while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);  // 0x3B
 8003d76:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003d7a:	9400      	str	r4, [sp, #0]
 8003d7c:	2301      	movs	r3, #1
 8003d7e:	4a2f      	ldr	r2, [pc, #188]	; (8003e3c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8003d80:	21d0      	movs	r1, #208	; 0xd0
 8003d82:	482f      	ldr	r0, [pc, #188]	; (8003e40 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003d84:	f7fe f9de 	bl	8002144 <HAL_I2C_Master_Transmit>
 8003d88:	2800      	cmp	r0, #0
 8003d8a:	d1f6      	bne.n	8003d7a <HAL_TIM_PeriodElapsedCallback+0x2e>
		while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)bufdata,14,1000)!=HAL_OK);
 8003d8c:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 8003d90:	9400      	str	r4, [sp, #0]
 8003d92:	230e      	movs	r3, #14
 8003d94:	4a2b      	ldr	r2, [pc, #172]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003d96:	21d0      	movs	r1, #208	; 0xd0
 8003d98:	4829      	ldr	r0, [pc, #164]	; (8003e40 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8003d9a:	f7fe fa6f 	bl	800227c <HAL_I2C_Master_Receive>
 8003d9e:	2800      	cmp	r0, #0
 8003da0:	d1f6      	bne.n	8003d90 <HAL_TIM_PeriodElapsedCallback+0x44>
 8003da2:	4604      	mov	r4, r0

		for(n=0;n<7;n++)	nn[n] = ((int16_t)(bufdata[n*2]<<8)| bufdata[n*2+1]);
 8003da4:	4f28      	ldr	r7, [pc, #160]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003da6:	4d27      	ldr	r5, [pc, #156]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003da8:	192b      	adds	r3, r5, r4
 8003daa:	5728      	ldrsb	r0, [r5, r4]
 8003dac:	785b      	ldrb	r3, [r3, #1]
 8003dae:	4e26      	ldr	r6, [pc, #152]	; (8003e48 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8003db0:	ea43 2000 	orr.w	r0, r3, r0, lsl #8
 8003db4:	f7fc ff6e 	bl	8000c94 <__aeabi_i2f>
 8003db8:	f847 0014 	str.w	r0, [r7, r4, lsl #1]
 8003dbc:	3402      	adds	r4, #2
 8003dbe:	2c0e      	cmp	r4, #14
 8003dc0:	d1f2      	bne.n	8003da8 <HAL_TIM_PeriodElapsedCallback+0x5c>
	    memset(bufdata,0x00,14);
 8003dc2:	4622      	mov	r2, r4
 8003dc4:	2100      	movs	r1, #0
 8003dc6:	481f      	ldr	r0, [pc, #124]	; (8003e44 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8003dc8:	f000 fcf4 	bl	80047b4 <memset>

		// 10ms   10  10      .
		// ,  10    .  1......
		Ten++;
 8003dcc:	4a1f      	ldr	r2, [pc, #124]	; (8003e4c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8003dce:	7813      	ldrb	r3, [r2, #0]
 8003dd0:	3301      	adds	r3, #1
 8003dd2:	b2db      	uxtb	r3, r3
 8003dd4:	7013      	strb	r3, [r2, #0]
		if(Ten < 10) {
 8003dd6:	7813      	ldrb	r3, [r2, #0]
 8003dd8:	2b09      	cmp	r3, #9
 8003dda:	d80d      	bhi.n	8003df8 <HAL_TIM_PeriodElapsedCallback+0xac>
			for(n=0;n<7;n++) nnadd[n] += nn[n];
 8003ddc:	4d1c      	ldr	r5, [pc, #112]	; (8003e50 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003dde:	2400      	movs	r4, #0
 8003de0:	f855 0024 	ldr.w	r0, [r5, r4, lsl #2]
 8003de4:	f856 1024 	ldr.w	r1, [r6, r4, lsl #2]
 8003de8:	f7fc fea0 	bl	8000b2c <__addsf3>
 8003dec:	f845 0024 	str.w	r0, [r5, r4, lsl #2]
 8003df0:	3401      	adds	r4, #1
 8003df2:	2c07      	cmp	r4, #7
 8003df4:	d1f4      	bne.n	8003de0 <HAL_TIM_PeriodElapsedCallback+0x94>
 8003df6:	e01a      	b.n	8003e2e <HAL_TIM_PeriodElapsedCallback+0xe2>
			return;
		}
		else Ten = 10;
 8003df8:	230a      	movs	r3, #10
 8003dfa:	7013      	strb	r3, [r2, #0]
		// 10   .  ....
		if(!calibrate) {
 8003dfc:	4b15      	ldr	r3, [pc, #84]	; (8003e54 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8003dfe:	781a      	ldrb	r2, [r3, #0]
 8003e00:	461d      	mov	r5, r3
 8003e02:	f002 04ff 	and.w	r4, r2, #255	; 0xff
 8003e06:	b96a      	cbnz	r2, 8003e24 <HAL_TIM_PeriodElapsedCallback+0xd8>
			for(n=0;n<7;n++)	Caliave[n] = nnadd[n] / 10.0; //   .
 8003e08:	4e13      	ldr	r6, [pc, #76]	; (8003e58 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8003e0a:	4f11      	ldr	r7, [pc, #68]	; (8003e50 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8003e0c:	f857 0024 	ldr.w	r0, [r7, r4, lsl #2]
 8003e10:	4912      	ldr	r1, [pc, #72]	; (8003e5c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8003e12:	f7fd f847 	bl	8000ea4 <__aeabi_fdiv>
 8003e16:	f846 0024 	str.w	r0, [r6, r4, lsl #2]
 8003e1a:	3401      	adds	r4, #1
 8003e1c:	2c07      	cmp	r4, #7
 8003e1e:	d1f5      	bne.n	8003e0c <HAL_TIM_PeriodElapsedCallback+0xc0>
			calibrate = 1;
 8003e20:	2301      	movs	r3, #1
 8003e22:	702b      	strb	r3, [r5, #0]
		}

		kalman_filter();
	}

}
 8003e24:	b003      	add	sp, #12
 8003e26:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
		if(!calibrate) {
			for(n=0;n<7;n++)	Caliave[n] = nnadd[n] / 10.0; //   .
			calibrate = 1;
		}

		kalman_filter();
 8003e2a:	f7ff bcc1 	b.w	80037b0 <kalman_filter>
	}

}
 8003e2e:	b003      	add	sp, #12
 8003e30:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003e32:	bf00      	nop
 8003e34:	40011000 	.word	0x40011000
 8003e38:	40000400 	.word	0x40000400
 8003e3c:	20000748 	.word	0x20000748
 8003e40:	200006ec 	.word	0x200006ec
 8003e44:	20000654 	.word	0x20000654
 8003e48:	200005e8 	.word	0x200005e8
 8003e4c:	20000648 	.word	0x20000648
 8003e50:	20000604 	.word	0x20000604
 8003e54:	20000624 	.word	0x20000624
 8003e58:	200005c8 	.word	0x200005c8
 8003e5c:	41200000 	.word	0x41200000

08003e60 <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003e60:	b510      	push	{r4, lr}
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 8003e66:	b094      	sub	sp, #80	; 0x50
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e68:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8003e6a:	930b      	str	r3, [sp, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003e6c:	2100      	movs	r1, #0
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e6e:	2402      	movs	r4, #2
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8003e70:	9312      	str	r3, [sp, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e72:	a80a      	add	r0, sp, #40	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003e74:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8003e78:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8003e7a:	910c      	str	r1, [sp, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003e7c:	920e      	str	r2, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003e7e:	9411      	str	r4, [sp, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8003e80:	9313      	str	r3, [sp, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003e82:	f7fe fadd 	bl	8002440 <HAL_RCC_OscConfig>
 8003e86:	b100      	cbz	r0, 8003e8a <SystemClock_Config+0x2a>
 8003e88:	e7fe      	b.n	8003e88 <SystemClock_Config+0x28>
    Error_Handler();
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003e8a:	230f      	movs	r3, #15
 8003e8c:	9305      	str	r3, [sp, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003e8e:	9007      	str	r0, [sp, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e90:	f44f 6380 	mov.w	r3, #1024	; 0x400
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8003e94:	9009      	str	r0, [sp, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e96:	4621      	mov	r1, r4
 8003e98:	a805      	add	r0, sp, #20

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003e9a:	9406      	str	r4, [sp, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8003e9c:	9308      	str	r3, [sp, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8003e9e:	f7fe fd77 	bl	8002990 <HAL_RCC_ClockConfig>
 8003ea2:	b100      	cbz	r0, 8003ea6 <SystemClock_Config+0x46>
 8003ea4:	e7fe      	b.n	8003ea4 <SystemClock_Config+0x44>
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003ea6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003eaa:	a801      	add	r0, sp, #4
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
  {
    Error_Handler();
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8003eac:	9401      	str	r4, [sp, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8003eae:	9303      	str	r3, [sp, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003eb0:	f7fe fe56 	bl	8002b60 <HAL_RCCEx_PeriphCLKConfig>
 8003eb4:	4604      	mov	r4, r0
 8003eb6:	b100      	cbz	r0, 8003eba <SystemClock_Config+0x5a>
 8003eb8:	e7fe      	b.n	8003eb8 <SystemClock_Config+0x58>
    Error_Handler();
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 8003eba:	f7fe fe1b 	bl	8002af4 <HAL_RCC_GetHCLKFreq>
 8003ebe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003ec2:	fbb0 f0f3 	udiv	r0, r0, r3
 8003ec6:	f7fd fce9 	bl	800189c <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8003eca:	2004      	movs	r0, #4
 8003ecc:	f7fd fcfc 	bl	80018c8 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 8003ed0:	4622      	mov	r2, r4
 8003ed2:	4621      	mov	r1, r4
 8003ed4:	f04f 30ff 	mov.w	r0, #4294967295
 8003ed8:	f7fd fca0 	bl	800181c <HAL_NVIC_SetPriority>
}
 8003edc:	b014      	add	sp, #80	; 0x50
 8003ede:	bd10      	pop	{r4, pc}

08003ee0 <main>:
}

/* USER CODE END 0 */

int main(void)
{
 8003ee0:	b580      	push	{r7, lr}
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ee2:	4c96      	ldr	r4, [pc, #600]	; (800413c <main+0x25c>)
}

/* USER CODE END 0 */

int main(void)
{
 8003ee4:	b094      	sub	sp, #80	; 0x50
  /* USER CODE END 1 */

  /* MCU Configuration----------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8003ee6:	f7fd fa41 	bl	800136c <HAL_Init>

  /* Configure the system clock */
  SystemClock_Config();
 8003eea:	f7ff ffb9 	bl	8003e60 <SystemClock_Config>
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003eee:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003ef0:	2200      	movs	r2, #0
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003ef2:	f043 0310 	orr.w	r3, r3, #16
 8003ef6:	61a3      	str	r3, [r4, #24]
 8003ef8:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003efa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
{

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003efe:	f003 0310 	and.w	r3, r3, #16
 8003f02:	9303      	str	r3, [sp, #12]
 8003f04:	9b03      	ldr	r3, [sp, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f06:	69a3      	ldr	r3, [r4, #24]
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003f08:	488d      	ldr	r0, [pc, #564]	; (8004140 <main+0x260>)

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f0a:	f043 0320 	orr.w	r3, r3, #32
 8003f0e:	61a3      	str	r3, [r4, #24]
 8003f10:	69a3      	ldr	r3, [r4, #24]
  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f12:	2501      	movs	r5, #1

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8003f14:	f003 0320 	and.w	r3, r3, #32
 8003f18:	9304      	str	r3, [sp, #16]
 8003f1a:	9b04      	ldr	r3, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f1c:	69a3      	ldr	r3, [r4, #24]
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f1e:	2602      	movs	r6, #2
  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOD_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f20:	f043 0304 	orr.w	r3, r3, #4
 8003f24:	61a3      	str	r3, [r4, #24]
 8003f26:	69a3      	ldr	r3, [r4, #24]
 8003f28:	f003 0304 	and.w	r3, r3, #4
 8003f2c:	9305      	str	r3, [sp, #20]
 8003f2e:	9b05      	ldr	r3, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003f30:	69a3      	ldr	r3, [r4, #24]
 8003f32:	f043 0308 	orr.w	r3, r3, #8
 8003f36:	61a3      	str	r3, [r4, #24]
 8003f38:	69a3      	ldr	r3, [r4, #24]
 8003f3a:	f003 0308 	and.w	r3, r3, #8
 8003f3e:	9306      	str	r3, [sp, #24]
 8003f40:	9b06      	ldr	r3, [sp, #24]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8003f42:	f7fd fef9 	bl	8001d38 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003f46:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f4a:	a90d      	add	r1, sp, #52	; 0x34
 8003f4c:	487c      	ldr	r0, [pc, #496]	; (8004140 <main+0x260>)

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8003f4e:	930d      	str	r3, [sp, #52]	; 0x34
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003f50:	950e      	str	r5, [sp, #56]	; 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003f52:	9610      	str	r6, [sp, #64]	; 0x40
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003f54:	f7fd fe18 	bl	8001b88 <HAL_GPIO_Init>
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f58:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003f5a:	2200      	movs	r2, #0
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f5c:	432b      	orrs	r3, r5
 8003f5e:	6163      	str	r3, [r4, #20]
 8003f60:	6963      	ldr	r3, [r4, #20]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003f62:	4611      	mov	r1, r2
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f64:	402b      	ands	r3, r5
 8003f66:	9302      	str	r3, [sp, #8]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003f68:	200b      	movs	r0, #11
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void) 
{
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8003f6a:	9b02      	ldr	r3, [sp, #8]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003f6c:	f7fd fc56 	bl	800181c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003f70:	200b      	movs	r0, #11
 8003f72:	f7fd fc87 	bl	8001884 <HAL_NVIC_EnableIRQ>
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8003f76:	4c73      	ldr	r4, [pc, #460]	; (8004144 <main+0x264>)
 8003f78:	4b73      	ldr	r3, [pc, #460]	; (8004148 <main+0x268>)
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f7a:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
  ADC_AnalogWDGConfTypeDef AnalogWDGConfig;
  ADC_ChannelConfTypeDef sConfig;

    /**Common config 
    */
  hadc1.Instance = ADC1;
 8003f7e:	6023      	str	r3, [r4, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8003f80:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003f84:	60a3      	str	r3, [r4, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
  hadc1.Init.NbrOfConversion = 2;
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f86:	4620      	mov	r0, r4
    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f88:	2300      	movs	r3, #0

    /**Common config 
    */
  hadc1.Instance = ADC1;
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003f8a:	60e5      	str	r5, [r4, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003f8c:	6163      	str	r3, [r4, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003f8e:	61e2      	str	r2, [r4, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8003f90:	6063      	str	r3, [r4, #4]
  hadc1.Init.NbrOfConversion = 2;
 8003f92:	6126      	str	r6, [r4, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8003f94:	f7fd fb9a 	bl	80016cc <HAL_ADC_Init>
 8003f98:	b100      	cbz	r0, 8003f9c <main+0xbc>
 8003f9a:	e7fe      	b.n	8003f9a <main+0xba>
    Error_Handler();
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003f9c:	4b6b      	ldr	r3, [pc, #428]	; (800414c <main+0x26c>)
  AnalogWDGConfig.HighThreshold = 0;
 8003f9e:	9010      	str	r0, [sp, #64]	; 0x40
  AnalogWDGConfig.LowThreshold = 0;
 8003fa0:	9011      	str	r0, [sp, #68]	; 0x44
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
 8003fa2:	900e      	str	r0, [sp, #56]	; 0x38
  AnalogWDGConfig.ITMode = DISABLE;
 8003fa4:	900f      	str	r0, [sp, #60]	; 0x3c
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fa6:	a90d      	add	r1, sp, #52	; 0x34
 8003fa8:	4620      	mov	r0, r4
    Error_Handler();
  }

    /**Configure Analog WatchDog 1 
    */
  AnalogWDGConfig.WatchdogMode = ADC_ANALOGWATCHDOG_SINGLE_REG;
 8003faa:	930d      	str	r3, [sp, #52]	; 0x34
  AnalogWDGConfig.HighThreshold = 0;
  AnalogWDGConfig.LowThreshold = 0;
  AnalogWDGConfig.Channel = ADC_CHANNEL_0;
  AnalogWDGConfig.ITMode = DISABLE;
  if (HAL_ADC_AnalogWDGConfig(&hadc1, &AnalogWDGConfig) != HAL_OK)
 8003fac:	f7fd fb44 	bl	8001638 <HAL_ADC_AnalogWDGConfig>
 8003fb0:	b100      	cbz	r0, 8003fb4 <main+0xd4>
 8003fb2:	e7fe      	b.n	8003fb2 <main+0xd2>
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
 8003fb4:	9009      	str	r0, [sp, #36]	; 0x24
  sConfig.Rank = 1;
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003fb6:	2307      	movs	r3, #7
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fb8:	a909      	add	r1, sp, #36	; 0x24
 8003fba:	4620      	mov	r0, r4
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_0;
  sConfig.Rank = 1;
 8003fbc:	950a      	str	r5, [sp, #40]	; 0x28
  sConfig.SamplingTime = ADC_SAMPLETIME_239CYCLES_5;
 8003fbe:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fc0:	f7fd fa7a 	bl	80014b8 <HAL_ADC_ConfigChannel>
 8003fc4:	b100      	cbz	r0, 8003fc8 <main+0xe8>
 8003fc6:	e7fe      	b.n	8003fc6 <main+0xe6>

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
  sConfig.Rank = 2;
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fc8:	a909      	add	r1, sp, #36	; 0x24
 8003fca:	4620      	mov	r0, r4
    Error_Handler();
  }

    /**Configure Regular Channel 
    */
  sConfig.Channel = ADC_CHANNEL_1;
 8003fcc:	9509      	str	r5, [sp, #36]	; 0x24
  sConfig.Rank = 2;
 8003fce:	960a      	str	r6, [sp, #40]	; 0x28
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8003fd0:	f7fd fa72 	bl	80014b8 <HAL_ADC_ConfigChannel>
 8003fd4:	b100      	cbz	r0, 8003fd8 <main+0xf8>
 8003fd6:	e7fe      	b.n	8003fd6 <main+0xf6>

/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
 8003fd8:	4b5d      	ldr	r3, [pc, #372]	; (8004150 <main+0x270>)
  hi2c1.Init.ClockSpeed = 400000;
 8003fda:	4a5e      	ldr	r2, [pc, #376]	; (8004154 <main+0x274>)
 8003fdc:	4e5e      	ldr	r6, [pc, #376]	; (8004158 <main+0x278>)
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
  hi2c1.Init.OwnAddress1 = 0;
 8003fde:	60d8      	str	r0, [r3, #12]
/* I2C1 init function */
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 400000;
 8003fe0:	e883 0044 	stmia.w	r3, {r2, r6}
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8003fe4:	6158      	str	r0, [r3, #20]
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 400000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8003fe6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
 8003fea:	6198      	str	r0, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8003fec:	61d8      	str	r0, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8003fee:	6218      	str	r0, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ff0:	4618      	mov	r0, r3
static void MX_I2C1_Init(void)
{

  hi2c1.Instance = I2C1;
  hi2c1.Init.ClockSpeed = 400000;
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_16_9;
 8003ff2:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8003ff4:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
  hi2c1.Init.OwnAddress2 = 0;
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8003ff6:	f7fe f83b 	bl	8002070 <HAL_I2C_Init>
 8003ffa:	b100      	cbz	r0, 8003ffe <main+0x11e>
 8003ffc:	e7fe      	b.n	8003ffc <main+0x11c>

/* SPI1 init function */
static void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
 8003ffe:	4b57      	ldr	r3, [pc, #348]	; (800415c <main+0x27c>)
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8004000:	4957      	ldr	r1, [pc, #348]	; (8004160 <main+0x280>)
 8004002:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004006:	e883 0006 	stmia.w	r3, {r1, r2}
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800400a:	f44f 7200 	mov.w	r2, #512	; 0x200
 800400e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 8004010:	2208      	movs	r2, #8
static void MX_SPI1_Init(void)
{

  hspi1.Instance = SPI1;
  hspi1.Init.Mode = SPI_MODE_MASTER;
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004012:	6098      	str	r0, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004014:	60d8      	str	r0, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004016:	6118      	str	r0, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004018:	6158      	str	r0, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 800401a:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800401c:	6218      	str	r0, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800401e:	6258      	str	r0, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004020:	6298      	str	r0, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004022:	220a      	movs	r2, #10
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004024:	4618      	mov	r0, r3
  hspi1.Init.NSS = SPI_NSS_SOFT;
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
  hspi1.Init.CRCPolynomial = 10;
 8004026:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8004028:	f7fe fe24 	bl	8002c74 <HAL_SPI_Init>
 800402c:	b100      	cbz	r0, 8004030 <main+0x150>
 800402e:	e7fe      	b.n	800402e <main+0x14e>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 7199;
 8004030:	f641 451f 	movw	r5, #7199	; 0x1c1f
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
 8004034:	4c4b      	ldr	r4, [pc, #300]	; (8004164 <main+0x284>)
  htim1.Init.Prescaler = 7199;
 8004036:	4b4c      	ldr	r3, [pc, #304]	; (8004168 <main+0x288>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004038:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 7199;
 800403a:	e884 0028 	stmia.w	r4, {r3, r5}
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 9999;
 800403e:	f242 730f 	movw	r3, #9999	; 0x270f
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004042:	6120      	str	r0, [r4, #16]
  htim1.Init.RepetitionCounter = 0;
 8004044:	6160      	str	r0, [r4, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8004046:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim1.Instance = TIM1;
  htim1.Init.Prescaler = 7199;
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim1.Init.Period = 9999;
 8004048:	60e3      	str	r3, [r4, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim1.Init.RepetitionCounter = 0;
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800404a:	f7ff f867 	bl	800311c <HAL_TIM_Base_Init>
 800404e:	b100      	cbz	r0, 8004052 <main+0x172>
 8004050:	e7fe      	b.n	8004050 <main+0x170>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004052:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8004056:	a90d      	add	r1, sp, #52	; 0x34
 8004058:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800405a:	930d      	str	r3, [sp, #52]	; 0x34
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800405c:	f7fe feca 	bl	8002df4 <HAL_TIM_ConfigClockSource>
 8004060:	b100      	cbz	r0, 8004064 <main+0x184>
 8004062:	e7fe      	b.n	8004062 <main+0x182>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004064:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004066:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004068:	a909      	add	r1, sp, #36	; 0x24
 800406a:	4620      	mov	r0, r4
 800406c:	f7ff f919 	bl	80032a2 <HAL_TIMEx_MasterConfigSynchronization>
 8004070:	b100      	cbz	r0, 8004074 <main+0x194>
 8004072:	e7fe      	b.n	8004072 <main+0x192>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
 8004074:	4b3d      	ldr	r3, [pc, #244]	; (800416c <main+0x28c>)
 8004076:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Init.Prescaler = 7199;
 800407a:	e883 0024 	stmia.w	r3, {r2, r5}
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4999;
 800407e:	f241 3287 	movw	r2, #4999	; 0x1387
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 7199;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004082:	6098      	str	r0, [r3, #8]
  htim2.Init.Period = 4999;
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004084:	6118      	str	r0, [r3, #16]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004086:	4618      	mov	r0, r3
  TIM_OC_InitTypeDef sConfigOC;

  htim2.Instance = TIM2;
  htim2.Init.Prescaler = 7199;
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim2.Init.Period = 4999;
 8004088:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800408a:	f7ff f847 	bl	800311c <HAL_TIM_Base_Init>
 800408e:	b100      	cbz	r0, 8004092 <main+0x1b2>
 8004090:	e7fe      	b.n	8004090 <main+0x1b0>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004092:	f44f 5780 	mov.w	r7, #4096	; 0x1000
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004096:	a909      	add	r1, sp, #36	; 0x24
 8004098:	4834      	ldr	r0, [pc, #208]	; (800416c <main+0x28c>)
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800409a:	9709      	str	r7, [sp, #36]	; 0x24
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 800409c:	f7fe feaa 	bl	8002df4 <HAL_TIM_ConfigClockSource>
 80040a0:	b100      	cbz	r0, 80040a4 <main+0x1c4>
 80040a2:	e7fe      	b.n	80040a2 <main+0x1c2>
  {
    Error_Handler();
  }

  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80040a4:	4831      	ldr	r0, [pc, #196]	; (800416c <main+0x28c>)
 80040a6:	f7ff f853 	bl	8003150 <HAL_TIM_PWM_Init>
 80040aa:	b100      	cbz	r0, 80040ae <main+0x1ce>
 80040ac:	e7fe      	b.n	80040ac <main+0x1cc>
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80040ae:	9007      	str	r0, [sp, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80040b0:	9008      	str	r0, [sp, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80040b2:	a907      	add	r1, sp, #28
 80040b4:	482d      	ldr	r0, [pc, #180]	; (800416c <main+0x28c>)
 80040b6:	f7ff f8f4 	bl	80032a2 <HAL_TIMEx_MasterConfigSynchronization>
 80040ba:	b100      	cbz	r0, 80040be <main+0x1de>
 80040bc:	e7fe      	b.n	80040bc <main+0x1dc>
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040be:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80040c0:	900e      	str	r0, [sp, #56]	; 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80040c2:	900f      	str	r0, [sp, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80040c4:	9011      	str	r0, [sp, #68]	; 0x44
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040c6:	2208      	movs	r2, #8
 80040c8:	a90d      	add	r1, sp, #52	; 0x34
 80040ca:	4828      	ldr	r0, [pc, #160]	; (800416c <main+0x28c>)
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
  {
    Error_Handler();
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80040cc:	930d      	str	r3, [sp, #52]	; 0x34
  sConfigOC.Pulse = 0;
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80040ce:	f7ff f885 	bl	80031dc <HAL_TIM_PWM_ConfigChannel>
 80040d2:	b100      	cbz	r0, 80040d6 <main+0x1f6>
 80040d4:	e7fe      	b.n	80040d4 <main+0x1f4>
  {
    Error_Handler();
  }

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80040d6:	220c      	movs	r2, #12
 80040d8:	a90d      	add	r1, sp, #52	; 0x34
 80040da:	4824      	ldr	r0, [pc, #144]	; (800416c <main+0x28c>)
 80040dc:	f7ff f87e 	bl	80031dc <HAL_TIM_PWM_ConfigChannel>
 80040e0:	4604      	mov	r4, r0
 80040e2:	b100      	cbz	r0, 80040e6 <main+0x206>
 80040e4:	e7fe      	b.n	80040e4 <main+0x204>
  {
    Error_Handler();
  }

  HAL_TIM_MspPostInit(&htim2);
 80040e6:	4821      	ldr	r0, [pc, #132]	; (800416c <main+0x28c>)
 80040e8:	f000 fa40 	bl	800456c <HAL_TIM_MspPostInit>

/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
 80040ec:	4820      	ldr	r0, [pc, #128]	; (8004170 <main+0x290>)
  huart1.Init.BaudRate = 115200;
 80040ee:	4b21      	ldr	r3, [pc, #132]	; (8004174 <main+0x294>)
 80040f0:	f44f 36e1 	mov.w	r6, #115200	; 0x1c200
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 80040f4:	250c      	movs	r5, #12
/* USART1 init function */
static void MX_USART1_UART_Init(void)
{

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 80040f6:	e880 0048 	stmia.w	r0, {r3, r6}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80040fa:	6084      	str	r4, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80040fc:	60c4      	str	r4, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80040fe:	6104      	str	r4, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004100:	6145      	str	r5, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004102:	6184      	str	r4, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004104:	61c4      	str	r4, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8004106:	f7ff f9bb 	bl	8003480 <HAL_UART_Init>
 800410a:	b100      	cbz	r0, 800410e <main+0x22e>
 800410c:	e7fe      	b.n	800410c <main+0x22c>

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 7199;
 800410e:	f641 431f 	movw	r3, #7199	; 0x1c1f
{

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
 8004112:	4c19      	ldr	r4, [pc, #100]	; (8004178 <main+0x298>)
  htim3.Init.Prescaler = 7199;
 8004114:	4a19      	ldr	r2, [pc, #100]	; (800417c <main+0x29c>)
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004116:	60a0      	str	r0, [r4, #8]

  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 7199;
 8004118:	e884 000c 	stmia.w	r4, {r2, r3}
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 999;
 800411c:	f240 33e7 	movw	r3, #999	; 0x3e7
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004120:	6120      	str	r0, [r4, #16]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004122:	4620      	mov	r0, r4
  TIM_MasterConfigTypeDef sMasterConfig;

  htim3.Instance = TIM3;
  htim3.Init.Prescaler = 7199;
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim3.Init.Period = 999;
 8004124:	60e3      	str	r3, [r4, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004126:	f7fe fff9 	bl	800311c <HAL_TIM_Base_Init>
 800412a:	b100      	cbz	r0, 800412e <main+0x24e>
 800412c:	e7fe      	b.n	800412c <main+0x24c>
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 800412e:	a90d      	add	r1, sp, #52	; 0x34
 8004130:	4620      	mov	r0, r4
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
  {
    Error_Handler();
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004132:	970d      	str	r7, [sp, #52]	; 0x34
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004134:	f7fe fe5e 	bl	8002df4 <HAL_TIM_ConfigClockSource>
 8004138:	b310      	cbz	r0, 8004180 <main+0x2a0>
 800413a:	e7fe      	b.n	800413a <main+0x25a>
 800413c:	40021000 	.word	0x40021000
 8004140:	40011000 	.word	0x40011000
 8004144:	200007b8 	.word	0x200007b8
 8004148:	40012400 	.word	0x40012400
 800414c:	00800200 	.word	0x00800200
 8004150:	200006ec 	.word	0x200006ec
 8004154:	40005400 	.word	0x40005400
 8004158:	00061a80 	.word	0x00061a80
 800415c:	200008d0 	.word	0x200008d0
 8004160:	40013000 	.word	0x40013000
 8004164:	20000870 	.word	0x20000870
 8004168:	40012c00 	.word	0x40012c00
 800416c:	20000928 	.word	0x20000928
 8004170:	200007f0 	.word	0x200007f0
 8004174:	40013800 	.word	0x40013800
 8004178:	2000075c 	.word	0x2000075c
 800417c:	40000400 	.word	0x40000400
  {
    Error_Handler();
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004180:	9009      	str	r0, [sp, #36]	; 0x24
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004182:	900a      	str	r0, [sp, #40]	; 0x28
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004184:	a909      	add	r1, sp, #36	; 0x24
 8004186:	4620      	mov	r0, r4
 8004188:	f7ff f88b 	bl	80032a2 <HAL_TIMEx_MasterConfigSynchronization>
 800418c:	b100      	cbz	r0, 8004190 <main+0x2b0>
 800418e:	e7fe      	b.n	800418e <main+0x2ae>

/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
 8004190:	4b5c      	ldr	r3, [pc, #368]	; (8004304 <main+0x424>)
 8004192:	4a5d      	ldr	r2, [pc, #372]	; (8004308 <main+0x428>)
  huart2.Init.BaudRate = 115200;
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8004194:	6098      	str	r0, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8004196:	60d8      	str	r0, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8004198:	6118      	str	r0, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800419a:	6198      	str	r0, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800419c:	61d8      	str	r0, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800419e:	4618      	mov	r0, r3
/* USART2 init function */
static void MX_USART2_UART_Init(void)
{

  huart2.Instance = USART2;
  huart2.Init.BaudRate = 115200;
 80041a0:	e883 0044 	stmia.w	r3, {r2, r6}
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
  huart2.Init.StopBits = UART_STOPBITS_1;
  huart2.Init.Parity = UART_PARITY_NONE;
  huart2.Init.Mode = UART_MODE_TX_RX;
 80041a4:	615d      	str	r5, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80041a6:	f7ff f96b 	bl	8003480 <HAL_UART_Init>
 80041aa:	b100      	cbz	r0, 80041ae <main+0x2ce>
 80041ac:	e7fe      	b.n	80041ac <main+0x2cc>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  // START MPU6050 --------------------------------------------------------------------
  //  mpu6050     .

  i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B ; power on
 80041ae:	4b57      	ldr	r3, [pc, #348]	; (800430c <main+0x42c>)
 80041b0:	226b      	movs	r2, #107	; 0x6b
 80041b2:	701a      	strb	r2, [r3, #0]
  i2cTxData[1] = (uint8_t) RA_PWR_MGMT_1;    // 0
 80041b4:	2200      	movs	r2, #0
 80041b6:	705a      	strb	r2, [r3, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80041b8:	f44f 767a 	mov.w	r6, #1000	; 0x3e8
 80041bc:	4c53      	ldr	r4, [pc, #332]	; (800430c <main+0x42c>)
 80041be:	9600      	str	r6, [sp, #0]
 80041c0:	2302      	movs	r3, #2
 80041c2:	4622      	mov	r2, r4
 80041c4:	21d0      	movs	r1, #208	; 0xd0
 80041c6:	4852      	ldr	r0, [pc, #328]	; (8004310 <main+0x430>)
 80041c8:	f7fd ffbc 	bl	8002144 <HAL_I2C_Master_Transmit>
 80041cc:	4605      	mov	r5, r0
 80041ce:	2800      	cmp	r0, #0
 80041d0:	d1f4      	bne.n	80041bc <main+0x2dc>
  HAL_Delay(200);    // wait 0.1 sec for MPU6050 START
 80041d2:	20c8      	movs	r0, #200	; 0xc8
 80041d4:	f7fd f8ea 	bl	80013ac <HAL_Delay>

  i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A ;
 80041d8:	236a      	movs	r3, #106	; 0x6a
  i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 80041da:	7065      	strb	r5, [r4, #1]
  i2cTxData[0] = (uint8_t)RA_PWR_ADDR;      // 0x6B ; power on
  i2cTxData[1] = (uint8_t) RA_PWR_MGMT_1;    // 0
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
  HAL_Delay(200);    // wait 0.1 sec for MPU6050 START

  i2cTxData[0] = (uint8_t)RA_USER_CTRL;     // 0x6A ;
 80041dc:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80041de:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 80041e2:	4c4a      	ldr	r4, [pc, #296]	; (800430c <main+0x42c>)
 80041e4:	9500      	str	r5, [sp, #0]
 80041e6:	2302      	movs	r3, #2
 80041e8:	4622      	mov	r2, r4
 80041ea:	21d0      	movs	r1, #208	; 0xd0
 80041ec:	4848      	ldr	r0, [pc, #288]	; (8004310 <main+0x430>)
 80041ee:	f7fd ffa9 	bl	8002144 <HAL_I2C_Master_Transmit>
 80041f2:	2800      	cmp	r0, #0
 80041f4:	d1f5      	bne.n	80041e2 <main+0x302>

  i2cTxData[0] = (uint8_t)RA_INT_PIN_CFG;   // 0x37 ;
 80041f6:	2337      	movs	r3, #55	; 0x37
 80041f8:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)PIN_CFG;          // 0
 80041fa:	2302      	movs	r3, #2
 80041fc:	7063      	strb	r3, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 80041fe:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004202:	4c42      	ldr	r4, [pc, #264]	; (800430c <main+0x42c>)
 8004204:	9500      	str	r5, [sp, #0]
 8004206:	2302      	movs	r3, #2
 8004208:	4622      	mov	r2, r4
 800420a:	21d0      	movs	r1, #208	; 0xd0
 800420c:	4840      	ldr	r0, [pc, #256]	; (8004310 <main+0x430>)
 800420e:	f7fd ff99 	bl	8002144 <HAL_I2C_Master_Transmit>
 8004212:	2800      	cmp	r0, #0
 8004214:	d1f5      	bne.n	8004202 <main+0x322>

  i2cTxData[0] = (uint8_t)0x24;
 8004216:	2324      	movs	r3, #36	; 0x24
 8004218:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)20;
 800421a:	2314      	movs	r3, #20
 800421c:	7063      	strb	r3, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 800421e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004222:	4c3a      	ldr	r4, [pc, #232]	; (800430c <main+0x42c>)
 8004224:	9500      	str	r5, [sp, #0]
 8004226:	2302      	movs	r3, #2
 8004228:	4622      	mov	r2, r4
 800422a:	21d0      	movs	r1, #208	; 0xd0
 800422c:	4838      	ldr	r0, [pc, #224]	; (8004310 <main+0x430>)
 800422e:	f7fd ff89 	bl	8002144 <HAL_I2C_Master_Transmit>
 8004232:	2800      	cmp	r0, #0
 8004234:	d1f5      	bne.n	8004222 <main+0x342>

  i2cTxData[0] = (uint8_t)RA_SMPLRT_DIV;    // 0x19 ;
 8004236:	2319      	movs	r3, #25
 8004238:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)SMPLRT_DIV;       // 19
 800423a:	2313      	movs	r3, #19
 800423c:	7063      	strb	r3, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 800423e:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004242:	4c32      	ldr	r4, [pc, #200]	; (800430c <main+0x42c>)
 8004244:	9500      	str	r5, [sp, #0]
 8004246:	2302      	movs	r3, #2
 8004248:	4622      	mov	r2, r4
 800424a:	21d0      	movs	r1, #208	; 0xd0
 800424c:	4830      	ldr	r0, [pc, #192]	; (8004310 <main+0x430>)
 800424e:	f7fd ff79 	bl	8002144 <HAL_I2C_Master_Transmit>
 8004252:	2800      	cmp	r0, #0
 8004254:	d1f5      	bne.n	8004242 <main+0x362>

  i2cTxData[0] = (uint8_t)RA_GYRO_CONFIG;   // 0x1B ;
 8004256:	231b      	movs	r3, #27
 8004258:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 800425a:	7060      	strb	r0, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 800425c:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 8004260:	4c2a      	ldr	r4, [pc, #168]	; (800430c <main+0x42c>)
 8004262:	9500      	str	r5, [sp, #0]
 8004264:	2302      	movs	r3, #2
 8004266:	4622      	mov	r2, r4
 8004268:	21d0      	movs	r1, #208	; 0xd0
 800426a:	4829      	ldr	r0, [pc, #164]	; (8004310 <main+0x430>)
 800426c:	f7fd ff6a 	bl	8002144 <HAL_I2C_Master_Transmit>
 8004270:	2800      	cmp	r0, #0
 8004272:	d1f5      	bne.n	8004260 <main+0x380>

  i2cTxData[0] = (uint8_t)RA_ACCEL_CONFIG;  // 0x1C ;
 8004274:	231c      	movs	r3, #28
 8004276:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)USER_CTRL;        // 0
 8004278:	7060      	strb	r0, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 800427a:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800427e:	4c23      	ldr	r4, [pc, #140]	; (800430c <main+0x42c>)
 8004280:	9500      	str	r5, [sp, #0]
 8004282:	2302      	movs	r3, #2
 8004284:	4622      	mov	r2, r4
 8004286:	21d0      	movs	r1, #208	; 0xd0
 8004288:	4821      	ldr	r0, [pc, #132]	; (8004310 <main+0x430>)
 800428a:	f7fd ff5b 	bl	8002144 <HAL_I2C_Master_Transmit>
 800428e:	2800      	cmp	r0, #0
 8004290:	d1f5      	bne.n	800427e <main+0x39e>

  i2cTxData[0] = (uint8_t)RA_CONFIG;        // 0x1A ;
 8004292:	231a      	movs	r3, #26
 8004294:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)0;                // 0
 8004296:	7060      	strb	r0, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)i2cTxData,2,1000)!=HAL_OK);
 8004298:	f44f 757a 	mov.w	r5, #1000	; 0x3e8
 800429c:	4c1b      	ldr	r4, [pc, #108]	; (800430c <main+0x42c>)
 800429e:	9500      	str	r5, [sp, #0]
 80042a0:	2302      	movs	r3, #2
 80042a2:	4622      	mov	r2, r4
 80042a4:	21d0      	movs	r1, #208	; 0xd0
 80042a6:	481a      	ldr	r0, [pc, #104]	; (8004310 <main+0x430>)
 80042a8:	f7fd ff4c 	bl	8002144 <HAL_I2C_Master_Transmit>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d1f5      	bne.n	800429c <main+0x3bc>

	// END   MPU6050 --------------------------------------------------------------------

  i2cTxData[0] = (uint8_t)RA_WHO_AM_I;      // 0x75 ; who am i
 80042b0:	2375      	movs	r3, #117	; 0x75
 80042b2:	7023      	strb	r3, [r4, #0]
  i2cTxData[1] = (uint8_t)1;                // 0
 80042b4:	2301      	movs	r3, #1
 80042b6:	7063      	strb	r3, [r4, #1]
  while(HAL_I2C_Master_Transmit(&hi2c1,(uint16_t)MPU6050,(uint8_t *)&i2cTxData[0],1,1000)!=HAL_OK);
 80042b8:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80042bc:	9400      	str	r4, [sp, #0]
 80042be:	2301      	movs	r3, #1
 80042c0:	4a12      	ldr	r2, [pc, #72]	; (800430c <main+0x42c>)
 80042c2:	21d0      	movs	r1, #208	; 0xd0
 80042c4:	4812      	ldr	r0, [pc, #72]	; (8004310 <main+0x430>)
 80042c6:	f7fd ff3d 	bl	8002144 <HAL_I2C_Master_Transmit>
 80042ca:	2800      	cmp	r0, #0
 80042cc:	d1f6      	bne.n	80042bc <main+0x3dc>
  while(HAL_I2C_Master_Receive (&hi2c1,(uint16_t)MPU6050,(uint8_t *)whoAmI,2,1000)!=HAL_OK);
 80042ce:	f44f 747a 	mov.w	r4, #1000	; 0x3e8
 80042d2:	9400      	str	r4, [sp, #0]
 80042d4:	2302      	movs	r3, #2
 80042d6:	4a0f      	ldr	r2, [pc, #60]	; (8004314 <main+0x434>)
 80042d8:	21d0      	movs	r1, #208	; 0xd0
 80042da:	480d      	ldr	r0, [pc, #52]	; (8004310 <main+0x430>)
 80042dc:	f7fd ffce 	bl	800227c <HAL_I2C_Master_Receive>
 80042e0:	2800      	cmp	r0, #0
 80042e2:	d1f6      	bne.n	80042d2 <main+0x3f2>

  while(HAL_TIM_Base_Start_IT(&htim1)!=HAL_OK);
 80042e4:	480c      	ldr	r0, [pc, #48]	; (8004318 <main+0x438>)
 80042e6:	f7fe fd79 	bl	8002ddc <HAL_TIM_Base_Start_IT>
 80042ea:	2800      	cmp	r0, #0
 80042ec:	d1fa      	bne.n	80042e4 <main+0x404>
  while(HAL_TIM_Base_Start_IT(&htim2)!=HAL_OK);
 80042ee:	480b      	ldr	r0, [pc, #44]	; (800431c <main+0x43c>)
 80042f0:	f7fe fd74 	bl	8002ddc <HAL_TIM_Base_Start_IT>
 80042f4:	2800      	cmp	r0, #0
 80042f6:	d1fa      	bne.n	80042ee <main+0x40e>
  while(HAL_TIM_Base_Start_IT(&htim3)!=HAL_OK);
 80042f8:	4809      	ldr	r0, [pc, #36]	; (8004320 <main+0x440>)
 80042fa:	f7fe fd6f 	bl	8002ddc <HAL_TIM_Base_Start_IT>
 80042fe:	2800      	cmp	r0, #0
 8004300:	d1fa      	bne.n	80042f8 <main+0x418>
 8004302:	e7fe      	b.n	8004302 <main+0x422>
 8004304:	20000964 	.word	0x20000964
 8004308:	40004400 	.word	0x40004400
 800430c:	20000748 	.word	0x20000748
 8004310:	200006ec 	.word	0x200006ec
 8004314:	2000074a 	.word	0x2000074a
 8004318:	20000870 	.word	0x20000870
 800431c:	20000928 	.word	0x20000928
 8004320:	2000075c 	.word	0x2000075c

08004324 <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 8004324:	e7fe      	b.n	8004324 <Error_Handler>
	...

08004328 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004328:	4b24      	ldr	r3, [pc, #144]	; (80043bc <HAL_MspInit+0x94>)
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800432a:	b507      	push	{r0, r1, r2, lr}
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800432c:	699a      	ldr	r2, [r3, #24]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800432e:	2003      	movs	r0, #3
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8004330:	f042 0201 	orr.w	r2, r2, #1
 8004334:	619a      	str	r2, [r3, #24]
 8004336:	699b      	ldr	r3, [r3, #24]
 8004338:	f003 0301 	and.w	r3, r3, #1
 800433c:	9301      	str	r3, [sp, #4]
 800433e:	9b01      	ldr	r3, [sp, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004340:	f7fd fa5a 	bl	80017f8 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 8004344:	2200      	movs	r2, #0
 8004346:	4611      	mov	r1, r2
 8004348:	f06f 000b 	mvn.w	r0, #11
 800434c:	f7fd fa66 	bl	800181c <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 8004350:	2200      	movs	r2, #0
 8004352:	4611      	mov	r1, r2
 8004354:	f06f 000a 	mvn.w	r0, #10
 8004358:	f7fd fa60 	bl	800181c <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800435c:	2200      	movs	r2, #0
 800435e:	4611      	mov	r1, r2
 8004360:	f06f 0009 	mvn.w	r0, #9
 8004364:	f7fd fa5a 	bl	800181c <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 8004368:	2200      	movs	r2, #0
 800436a:	4611      	mov	r1, r2
 800436c:	f06f 0004 	mvn.w	r0, #4
 8004370:	f7fd fa54 	bl	800181c <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 8004374:	2200      	movs	r2, #0
 8004376:	4611      	mov	r1, r2
 8004378:	f06f 0003 	mvn.w	r0, #3
 800437c:	f7fd fa4e 	bl	800181c <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 0, 0);
 8004380:	2200      	movs	r2, #0
 8004382:	4611      	mov	r1, r2
 8004384:	f06f 0001 	mvn.w	r0, #1
 8004388:	f7fd fa48 	bl	800181c <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 0, 0);
 800438c:	2200      	movs	r2, #0
 800438e:	4611      	mov	r1, r2
 8004390:	f04f 30ff 	mov.w	r0, #4294967295
 8004394:	f7fd fa42 	bl	800181c <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init*/
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 0, 0);
 8004398:	2200      	movs	r2, #0
 800439a:	4611      	mov	r1, r2
 800439c:	2005      	movs	r0, #5
 800439e:	f7fd fa3d 	bl	800181c <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 80043a2:	2005      	movs	r0, #5
 80043a4:	f7fd fa6e 	bl	8001884 <HAL_NVIC_EnableIRQ>

    /**DISABLE: JTAG-DP Disabled and SW-DP Disabled 
    */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80043a8:	4a05      	ldr	r2, [pc, #20]	; (80043c0 <HAL_MspInit+0x98>)
 80043aa:	6853      	ldr	r3, [r2, #4]
 80043ac:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80043b0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80043b4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80043b6:	b003      	add	sp, #12
 80043b8:	f85d fb04 	ldr.w	pc, [sp], #4
 80043bc:	40021000 	.word	0x40021000
 80043c0:	40010000 	.word	0x40010000

080043c4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043c4:	b530      	push	{r4, r5, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80043c6:	6802      	ldr	r2, [r0, #0]
 80043c8:	4b1c      	ldr	r3, [pc, #112]	; (800443c <HAL_ADC_MspInit+0x78>)

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043ca:	b087      	sub	sp, #28

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80043cc:	429a      	cmp	r2, r3

  /* USER CODE END MspInit 1 */
}

void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80043ce:	4605      	mov	r5, r0

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 80043d0:	d131      	bne.n	8004436 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80043d2:	f503 436c 	add.w	r3, r3, #60416	; 0xec00
 80043d6:	699a      	ldr	r2, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 80043d8:	4c19      	ldr	r4, [pc, #100]	; (8004440 <HAL_ADC_MspInit+0x7c>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80043da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80043de:	619a      	str	r2, [r3, #24]
 80043e0:	699b      	ldr	r3, [r3, #24]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043e2:	4818      	ldr	r0, [pc, #96]	; (8004444 <HAL_ADC_MspInit+0x80>)
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80043e4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80043e8:	9301      	str	r3, [sp, #4]
 80043ea:	9b01      	ldr	r3, [sp, #4]
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043ec:	a902      	add	r1, sp, #8
  
    /**ADC1 GPIO Configuration    
    PA0-WKUP     ------> ADC1_IN0
    PA1     ------> ADC1_IN1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80043ee:	2303      	movs	r3, #3
 80043f0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80043f2:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80043f4:	f7fd fbc8 	bl	8001b88 <HAL_GPIO_Init>

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 80043f8:	4b13      	ldr	r3, [pc, #76]	; (8004448 <HAL_ADC_MspInit+0x84>)
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80043fa:	2280      	movs	r2, #128	; 0x80
 80043fc:	60e2      	str	r2, [r4, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80043fe:	f44f 7280 	mov.w	r2, #256	; 0x100
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
 8004402:	6023      	str	r3, [r4, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8004404:	6122      	str	r2, [r4, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004406:	2300      	movs	r3, #0
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004408:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc1.Init.Mode = DMA_NORMAL;
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800440c:	4620      	mov	r0, r4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    /* Peripheral DMA init*/
  
    hdma_adc1.Instance = DMA1_Channel1;
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800440e:	6063      	str	r3, [r4, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8004410:	60a3      	str	r3, [r4, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8004412:	6162      	str	r2, [r4, #20]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8004414:	61a3      	str	r3, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8004416:	61e3      	str	r3, [r4, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8004418:	f7fd fa67 	bl	80018ea <HAL_DMA_Init>
 800441c:	b108      	cbz	r0, 8004422 <HAL_ADC_MspInit+0x5e>
    {
      Error_Handler();
 800441e:	f7ff ff81 	bl	8004324 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004422:	2200      	movs	r2, #0
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8004424:	622c      	str	r4, [r5, #32]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8004426:	2012      	movs	r0, #18
 8004428:	4611      	mov	r1, r2
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
    {
      Error_Handler();
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800442a:	6265      	str	r5, [r4, #36]	; 0x24

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 800442c:	f7fd f9f6 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8004430:	2012      	movs	r0, #18
 8004432:	f7fd fa27 	bl	8001884 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8004436:	b007      	add	sp, #28
 8004438:	bd30      	pop	{r4, r5, pc}
 800443a:	bf00      	nop
 800443c:	40012400 	.word	0x40012400
 8004440:	20000834 	.word	0x20000834
 8004444:	40010800 	.word	0x40010800
 8004448:	40020008 	.word	0x40020008

0800444c <HAL_I2C_MspInit>:
  /* USER CODE END ADC1_MspDeInit 1 */

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800444c:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C1)
 800444e:	6802      	ldr	r2, [r0, #0]
 8004450:	4b0c      	ldr	r3, [pc, #48]	; (8004484 <HAL_I2C_MspInit+0x38>)
 8004452:	429a      	cmp	r2, r3
 8004454:	d113      	bne.n	800447e <HAL_I2C_MspInit+0x32>
  
    /**I2C1 GPIO Configuration    
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8004456:	23c0      	movs	r3, #192	; 0xc0
 8004458:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800445a:	2312      	movs	r3, #18
 800445c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800445e:	a902      	add	r1, sp, #8
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004460:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004462:	4809      	ldr	r0, [pc, #36]	; (8004488 <HAL_I2C_MspInit+0x3c>)
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004464:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004466:	f7fd fb8f 	bl	8001b88 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800446a:	4b08      	ldr	r3, [pc, #32]	; (800448c <HAL_I2C_MspInit+0x40>)
 800446c:	69da      	ldr	r2, [r3, #28]
 800446e:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 8004472:	61da      	str	r2, [r3, #28]
 8004474:	69db      	ldr	r3, [r3, #28]
 8004476:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800447a:	9301      	str	r3, [sp, #4]
 800447c:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800447e:	b007      	add	sp, #28
 8004480:	f85d fb04 	ldr.w	pc, [sp], #4
 8004484:	40005400 	.word	0x40005400
 8004488:	40010c00 	.word	0x40010c00
 800448c:	40021000 	.word	0x40021000

08004490 <HAL_SPI_MspInit>:
  /* USER CODE END I2C1_MspDeInit 1 */

}

void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8004490:	b57f      	push	{r0, r1, r2, r3, r4, r5, r6, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hspi->Instance==SPI1)
 8004492:	6802      	ldr	r2, [r0, #0]
 8004494:	4b11      	ldr	r3, [pc, #68]	; (80044dc <HAL_SPI_MspInit+0x4c>)
 8004496:	429a      	cmp	r2, r3
 8004498:	d11d      	bne.n	80044d6 <HAL_SPI_MspInit+0x46>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800449a:	f503 4360 	add.w	r3, r3, #57344	; 0xe000
 800449e:	699a      	ldr	r2, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044a0:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80044a2:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80044a6:	619a      	str	r2, [r3, #24]
 80044a8:	699b      	ldr	r3, [r3, #24]
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044aa:	480d      	ldr	r0, [pc, #52]	; (80044e0 <HAL_SPI_MspInit+0x50>)
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80044ac:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80044b0:	9301      	str	r3, [sp, #4]
 80044b2:	9b01      	ldr	r3, [sp, #4]
    /**SPI1 GPIO Configuration    
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80044b4:	23a0      	movs	r3, #160	; 0xa0
 80044b6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80044b8:	2302      	movs	r3, #2
 80044ba:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80044bc:	2303      	movs	r3, #3
 80044be:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044c0:	f7fd fb62 	bl	8001b88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80044c4:	2340      	movs	r3, #64	; 0x40
 80044c6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044c8:	a902      	add	r1, sp, #8
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044ca:	2300      	movs	r3, #0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044cc:	4804      	ldr	r0, [pc, #16]	; (80044e0 <HAL_SPI_MspInit+0x50>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_6;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80044ce:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80044d0:	9304      	str	r3, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80044d2:	f7fd fb59 	bl	8001b88 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80044d6:	b007      	add	sp, #28
 80044d8:	f85d fb04 	ldr.w	pc, [sp], #4
 80044dc:	40013000 	.word	0x40013000
 80044e0:	40010800 	.word	0x40010800

080044e4 <HAL_TIM_Base_MspInit>:
  /* USER CODE END SPI1_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80044e4:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  if(htim_base->Instance==TIM1)
 80044e6:	6803      	ldr	r3, [r0, #0]
 80044e8:	4a1d      	ldr	r2, [pc, #116]	; (8004560 <HAL_TIM_Base_MspInit+0x7c>)
 80044ea:	4293      	cmp	r3, r2
 80044ec:	d10a      	bne.n	8004504 <HAL_TIM_Base_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80044ee:	4b1d      	ldr	r3, [pc, #116]	; (8004564 <HAL_TIM_Base_MspInit+0x80>)
 80044f0:	699a      	ldr	r2, [r3, #24]
 80044f2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80044f6:	619a      	str	r2, [r3, #24]
 80044f8:	699b      	ldr	r3, [r3, #24]
 80044fa:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80044fe:	9301      	str	r3, [sp, #4]
 8004500:	9b01      	ldr	r3, [sp, #4]
 8004502:	e029      	b.n	8004558 <HAL_TIM_Base_MspInit+0x74>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
  else if(htim_base->Instance==TIM2)
 8004504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004508:	d111      	bne.n	800452e <HAL_TIM_Base_MspInit+0x4a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800450a:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 800450e:	69da      	ldr	r2, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004510:	201c      	movs	r0, #28
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004512:	f042 0201 	orr.w	r2, r2, #1
 8004516:	61da      	str	r2, [r3, #28]
 8004518:	69db      	ldr	r3, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800451a:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800451c:	f003 0301 	and.w	r3, r3, #1
 8004520:	9302      	str	r3, [sp, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004522:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004524:	9b02      	ldr	r3, [sp, #8]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8004526:	f7fd f979 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 800452a:	201c      	movs	r0, #28
 800452c:	e012      	b.n	8004554 <HAL_TIM_Base_MspInit+0x70>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
  else if(htim_base->Instance==TIM3)
 800452e:	4a0e      	ldr	r2, [pc, #56]	; (8004568 <HAL_TIM_Base_MspInit+0x84>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d111      	bne.n	8004558 <HAL_TIM_Base_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004534:	4b0b      	ldr	r3, [pc, #44]	; (8004564 <HAL_TIM_Base_MspInit+0x80>)
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004536:	201d      	movs	r0, #29
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004538:	69da      	ldr	r2, [r3, #28]
 800453a:	f042 0202 	orr.w	r2, r2, #2
 800453e:	61da      	str	r2, [r3, #28]
 8004540:	69db      	ldr	r3, [r3, #28]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8004542:	2200      	movs	r2, #0
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004544:	f003 0302 	and.w	r3, r3, #2
 8004548:	9303      	str	r3, [sp, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800454a:	4611      	mov	r1, r2
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800454c:	9b03      	ldr	r3, [sp, #12]
    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800454e:	f7fd f965 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8004552:	201d      	movs	r0, #29
 8004554:	f7fd f996 	bl	8001884 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8004558:	b005      	add	sp, #20
 800455a:	f85d fb04 	ldr.w	pc, [sp], #4
 800455e:	bf00      	nop
 8004560:	40012c00 	.word	0x40012c00
 8004564:	40021000 	.word	0x40021000
 8004568:	40000400 	.word	0x40000400

0800456c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800456c:	b51f      	push	{r0, r1, r2, r3, r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM2)
 800456e:	6803      	ldr	r3, [r0, #0]
 8004570:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004574:	d110      	bne.n	8004598 <HAL_TIM_MspPostInit+0x2c>
  
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8004576:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800457a:	9300      	str	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800457c:	4669      	mov	r1, sp
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800457e:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004580:	4807      	ldr	r0, [pc, #28]	; (80045a0 <HAL_TIM_MspPostInit+0x34>)
    /**TIM2 GPIO Configuration    
    PB10     ------> TIM2_CH3
    PB11     ------> TIM2_CH4 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004582:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004584:	9303      	str	r3, [sp, #12]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004586:	f7fd faff 	bl	8001b88 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_TIM2_PARTIAL_2();
 800458a:	4a06      	ldr	r2, [pc, #24]	; (80045a4 <HAL_TIM_MspPostInit+0x38>)
 800458c:	6853      	ldr	r3, [r2, #4]
 800458e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004592:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004596:	6053      	str	r3, [r2, #4]
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004598:	b005      	add	sp, #20
 800459a:	f85d fb04 	ldr.w	pc, [sp], #4
 800459e:	bf00      	nop
 80045a0:	40010c00 	.word	0x40010c00
 80045a4:	40010000 	.word	0x40010000

080045a8 <HAL_UART_MspInit>:
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045a8:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80045aa:	6803      	ldr	r3, [r0, #0]
 80045ac:	4a2a      	ldr	r2, [pc, #168]	; (8004658 <HAL_UART_MspInit+0xb0>)
  }

}

void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80045ae:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct;
  if(huart->Instance==USART1)
 80045b0:	4293      	cmp	r3, r2
 80045b2:	d125      	bne.n	8004600 <HAL_UART_MspInit+0x58>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045b4:	4b29      	ldr	r3, [pc, #164]	; (800465c <HAL_UART_MspInit+0xb4>)
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045b6:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045b8:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ba:	4829      	ldr	r0, [pc, #164]	; (8004660 <HAL_UART_MspInit+0xb8>)
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045bc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 80045c0:	619a      	str	r2, [r3, #24]
 80045c2:	699b      	ldr	r3, [r3, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045c4:	2400      	movs	r4, #0
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80045c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80045ca:	9300      	str	r3, [sp, #0]
 80045cc:	9b00      	ldr	r3, [sp, #0]
  
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80045ce:	f44f 7300 	mov.w	r3, #512	; 0x200
 80045d2:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80045d4:	2302      	movs	r3, #2
 80045d6:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80045d8:	2303      	movs	r3, #3
 80045da:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045dc:	f7fd fad4 	bl	8001b88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80045e0:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045e4:	a902      	add	r1, sp, #8
 80045e6:	481e      	ldr	r0, [pc, #120]	; (8004660 <HAL_UART_MspInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80045e8:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80045ea:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80045ec:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80045ee:	f7fd facb 	bl	8001b88 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80045f2:	2025      	movs	r0, #37	; 0x25
 80045f4:	4622      	mov	r2, r4
 80045f6:	4621      	mov	r1, r4
 80045f8:	f7fd f910 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80045fc:	2025      	movs	r0, #37	; 0x25
 80045fe:	e026      	b.n	800464e <HAL_UART_MspInit+0xa6>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
  else if(huart->Instance==USART2)
 8004600:	4a18      	ldr	r2, [pc, #96]	; (8004664 <HAL_UART_MspInit+0xbc>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d125      	bne.n	8004652 <HAL_UART_MspInit+0xaa>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004606:	4b15      	ldr	r3, [pc, #84]	; (800465c <HAL_UART_MspInit+0xb4>)
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004608:	a902      	add	r1, sp, #8
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800460a:	69da      	ldr	r2, [r3, #28]
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800460c:	4814      	ldr	r0, [pc, #80]	; (8004660 <HAL_UART_MspInit+0xb8>)
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800460e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8004612:	61da      	str	r2, [r3, #28]
 8004614:	69db      	ldr	r3, [r3, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004616:	2400      	movs	r4, #0
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8004618:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800461c:	9301      	str	r3, [sp, #4]
 800461e:	9b01      	ldr	r3, [sp, #4]
  
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8004620:	2304      	movs	r3, #4
 8004622:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004624:	2302      	movs	r3, #2
 8004626:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8004628:	2303      	movs	r3, #3
 800462a:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800462c:	f7fd faac 	bl	8001b88 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004630:	2308      	movs	r3, #8
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004632:	eb0d 0103 	add.w	r1, sp, r3
 8004636:	480a      	ldr	r0, [pc, #40]	; (8004660 <HAL_UART_MspInit+0xb8>)
    GPIO_InitStruct.Pin = GPIO_PIN_2;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8004638:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800463a:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800463c:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800463e:	f7fd faa3 	bl	8001b88 <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8004642:	2026      	movs	r0, #38	; 0x26
 8004644:	4622      	mov	r2, r4
 8004646:	4621      	mov	r1, r4
 8004648:	f7fd f8e8 	bl	800181c <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800464c:	2026      	movs	r0, #38	; 0x26
 800464e:	f7fd f919 	bl	8001884 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8004652:	b006      	add	sp, #24
 8004654:	bd10      	pop	{r4, pc}
 8004656:	bf00      	nop
 8004658:	40013800 	.word	0x40013800
 800465c:	40021000 	.word	0x40021000
 8004660:	40010800 	.word	0x40010800
 8004664:	40004400 	.word	0x40004400

08004668 <NMI_Handler>:
 8004668:	4770      	bx	lr

0800466a <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800466a:	e7fe      	b.n	800466a <HardFault_Handler>

0800466c <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800466c:	e7fe      	b.n	800466c <MemManage_Handler>

0800466e <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800466e:	e7fe      	b.n	800466e <BusFault_Handler>

08004670 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 8004670:	e7fe      	b.n	8004670 <UsageFault_Handler>

08004672 <SVC_Handler>:
 8004672:	4770      	bx	lr

08004674 <DebugMon_Handler>:
 8004674:	4770      	bx	lr

08004676 <PendSV_Handler>:
 8004676:	4770      	bx	lr

08004678 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 8004678:	b508      	push	{r3, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800467a:	f7fc fe89 	bl	8001390 <HAL_IncTick>
  HAL_SYSTICK_IRQHandler();
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800467e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
  HAL_SYSTICK_IRQHandler();
 8004682:	f7fd b92e 	b.w	80018e2 <HAL_SYSTICK_IRQHandler>

08004686 <RCC_IRQHandler>:

/**
* @brief This function handles RCC global interrupt.
*/
void RCC_IRQHandler(void)
{
 8004686:	4770      	bx	lr

08004688 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004688:	4801      	ldr	r0, [pc, #4]	; (8004690 <DMA1_Channel1_IRQHandler+0x8>)
 800468a:	f7fd b953 	b.w	8001934 <HAL_DMA_IRQHandler>
 800468e:	bf00      	nop
 8004690:	20000834 	.word	0x20000834

08004694 <ADC1_2_IRQHandler>:
void ADC1_2_IRQHandler(void)
{
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8004694:	4801      	ldr	r0, [pc, #4]	; (800469c <ADC1_2_IRQHandler+0x8>)
 8004696:	f7fc be98 	b.w	80013ca <HAL_ADC_IRQHandler>
 800469a:	bf00      	nop
 800469c:	200007b8 	.word	0x200007b8

080046a0 <TIM2_IRQHandler>:
void TIM2_IRQHandler(void)
{
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80046a0:	4801      	ldr	r0, [pc, #4]	; (80046a8 <TIM2_IRQHandler+0x8>)
 80046a2:	f7fe bc65 	b.w	8002f70 <HAL_TIM_IRQHandler>
 80046a6:	bf00      	nop
 80046a8:	20000928 	.word	0x20000928

080046ac <TIM3_IRQHandler>:
void TIM3_IRQHandler(void)
{
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80046ac:	4801      	ldr	r0, [pc, #4]	; (80046b4 <TIM3_IRQHandler+0x8>)
 80046ae:	f7fe bc5f 	b.w	8002f70 <HAL_TIM_IRQHandler>
 80046b2:	bf00      	nop
 80046b4:	2000075c 	.word	0x2000075c

080046b8 <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80046b8:	4801      	ldr	r0, [pc, #4]	; (80046c0 <USART1_IRQHandler+0x8>)
 80046ba:	f7fe bf9d 	b.w	80035f8 <HAL_UART_IRQHandler>
 80046be:	bf00      	nop
 80046c0:	200007f0 	.word	0x200007f0

080046c4 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80046c4:	4801      	ldr	r0, [pc, #4]	; (80046cc <USART2_IRQHandler+0x8>)
 80046c6:	f7fe bf97 	b.w	80035f8 <HAL_UART_IRQHandler>
 80046ca:	bf00      	nop
 80046cc:	20000964 	.word	0x20000964

080046d0 <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80046d0:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <SystemInit+0x40>)
 80046d2:	681a      	ldr	r2, [r3, #0]
 80046d4:	f042 0201 	orr.w	r2, r2, #1
 80046d8:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 80046da:	6859      	ldr	r1, [r3, #4]
 80046dc:	4a0d      	ldr	r2, [pc, #52]	; (8004714 <SystemInit+0x44>)
 80046de:	400a      	ands	r2, r1
 80046e0:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80046e2:	681a      	ldr	r2, [r3, #0]
 80046e4:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80046e8:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80046ec:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80046f4:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 80046f6:	685a      	ldr	r2, [r3, #4]
 80046f8:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80046fc:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 80046fe:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 8004702:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8004704:	4b04      	ldr	r3, [pc, #16]	; (8004718 <SystemInit+0x48>)
 8004706:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800470a:	609a      	str	r2, [r3, #8]
 800470c:	4770      	bx	lr
 800470e:	bf00      	nop
 8004710:	40021000 	.word	0x40021000
 8004714:	f8ff0000 	.word	0xf8ff0000
 8004718:	e000ed00 	.word	0xe000ed00

0800471c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800471c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800471e:	e003      	b.n	8004728 <LoopCopyDataInit>

08004720 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8004720:	4b0b      	ldr	r3, [pc, #44]	; (8004750 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8004722:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8004724:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8004726:	3104      	adds	r1, #4

08004728 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8004728:	480a      	ldr	r0, [pc, #40]	; (8004754 <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 800472a:	4b0b      	ldr	r3, [pc, #44]	; (8004758 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 800472c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800472e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8004730:	d3f6      	bcc.n	8004720 <CopyDataInit>
  ldr r2, =_sbss
 8004732:	4a0a      	ldr	r2, [pc, #40]	; (800475c <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8004734:	e002      	b.n	800473c <LoopFillZerobss>

08004736 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8004736:	2300      	movs	r3, #0
  str r3, [r2], #4
 8004738:	f842 3b04 	str.w	r3, [r2], #4

0800473c <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 800473c:	4b08      	ldr	r3, [pc, #32]	; (8004760 <LoopFillZerobss+0x24>)
  cmp r2, r3
 800473e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8004740:	d3f9      	bcc.n	8004736 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8004742:	f7ff ffc5 	bl	80046d0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004746:	f000 f80f 	bl	8004768 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800474a:	f7ff fbc9 	bl	8003ee0 <main>
  bx lr
 800474e:	4770      	bx	lr
/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
  b LoopCopyDataInit

CopyDataInit:
  ldr r3, =_sidata
 8004750:	08007cd0 	.word	0x08007cd0
  ldr r3, [r3, r1]
  str r3, [r0, r1]
  adds r1, r1, #4

LoopCopyDataInit:
  ldr r0, =_sdata
 8004754:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8004758:	200005a0 	.word	0x200005a0
  adds r2, r0, r1
  cmp r2, r3
  bcc CopyDataInit
  ldr r2, =_sbss
 800475c:	200005a0 	.word	0x200005a0
FillZerobss:
  movs r3, #0
  str r3, [r2], #4

LoopFillZerobss:
  ldr r3, = _ebss
 8004760:	20000a10 	.word	0x20000a10

08004764 <CAN1_RX1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8004764:	e7fe      	b.n	8004764 <CAN1_RX1_IRQHandler>
	...

08004768 <__libc_init_array>:
 8004768:	4b0e      	ldr	r3, [pc, #56]	; (80047a4 <__libc_init_array+0x3c>)
 800476a:	b570      	push	{r4, r5, r6, lr}
 800476c:	461e      	mov	r6, r3
 800476e:	4c0e      	ldr	r4, [pc, #56]	; (80047a8 <__libc_init_array+0x40>)
 8004770:	2500      	movs	r5, #0
 8004772:	1ae4      	subs	r4, r4, r3
 8004774:	10a4      	asrs	r4, r4, #2
 8004776:	42a5      	cmp	r5, r4
 8004778:	d004      	beq.n	8004784 <__libc_init_array+0x1c>
 800477a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800477e:	4798      	blx	r3
 8004780:	3501      	adds	r5, #1
 8004782:	e7f8      	b.n	8004776 <__libc_init_array+0xe>
 8004784:	f003 f97a 	bl	8007a7c <_init>
 8004788:	4b08      	ldr	r3, [pc, #32]	; (80047ac <__libc_init_array+0x44>)
 800478a:	4c09      	ldr	r4, [pc, #36]	; (80047b0 <__libc_init_array+0x48>)
 800478c:	461e      	mov	r6, r3
 800478e:	1ae4      	subs	r4, r4, r3
 8004790:	10a4      	asrs	r4, r4, #2
 8004792:	2500      	movs	r5, #0
 8004794:	42a5      	cmp	r5, r4
 8004796:	d004      	beq.n	80047a2 <__libc_init_array+0x3a>
 8004798:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800479c:	4798      	blx	r3
 800479e:	3501      	adds	r5, #1
 80047a0:	e7f8      	b.n	8004794 <__libc_init_array+0x2c>
 80047a2:	bd70      	pop	{r4, r5, r6, pc}
 80047a4:	08007cc8 	.word	0x08007cc8
 80047a8:	08007cc8 	.word	0x08007cc8
 80047ac:	08007cc8 	.word	0x08007cc8
 80047b0:	08007ccc 	.word	0x08007ccc

080047b4 <memset>:
 80047b4:	4603      	mov	r3, r0
 80047b6:	4402      	add	r2, r0
 80047b8:	4293      	cmp	r3, r2
 80047ba:	d002      	beq.n	80047c2 <memset+0xe>
 80047bc:	f803 1b01 	strb.w	r1, [r3], #1
 80047c0:	e7fa      	b.n	80047b8 <memset+0x4>
 80047c2:	4770      	bx	lr

080047c4 <sprintf>:
 80047c4:	b40e      	push	{r1, r2, r3}
 80047c6:	b500      	push	{lr}
 80047c8:	f44f 7102 	mov.w	r1, #520	; 0x208
 80047cc:	b09c      	sub	sp, #112	; 0x70
 80047ce:	f8ad 1014 	strh.w	r1, [sp, #20]
 80047d2:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80047d6:	9104      	str	r1, [sp, #16]
 80047d8:	9107      	str	r1, [sp, #28]
 80047da:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80047de:	ab1d      	add	r3, sp, #116	; 0x74
 80047e0:	9002      	str	r0, [sp, #8]
 80047e2:	9006      	str	r0, [sp, #24]
 80047e4:	4808      	ldr	r0, [pc, #32]	; (8004808 <sprintf+0x44>)
 80047e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80047ea:	f8ad 1016 	strh.w	r1, [sp, #22]
 80047ee:	6800      	ldr	r0, [r0, #0]
 80047f0:	a902      	add	r1, sp, #8
 80047f2:	9301      	str	r3, [sp, #4]
 80047f4:	f000 f80a 	bl	800480c <_svfprintf_r>
 80047f8:	9b02      	ldr	r3, [sp, #8]
 80047fa:	2200      	movs	r2, #0
 80047fc:	701a      	strb	r2, [r3, #0]
 80047fe:	b01c      	add	sp, #112	; 0x70
 8004800:	f85d eb04 	ldr.w	lr, [sp], #4
 8004804:	b003      	add	sp, #12
 8004806:	4770      	bx	lr
 8004808:	20000150 	.word	0x20000150

0800480c <_svfprintf_r>:
 800480c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004810:	b0bd      	sub	sp, #244	; 0xf4
 8004812:	468b      	mov	fp, r1
 8004814:	9209      	str	r2, [sp, #36]	; 0x24
 8004816:	461f      	mov	r7, r3
 8004818:	4681      	mov	r9, r0
 800481a:	f001 fdd5 	bl	80063c8 <_localeconv_r>
 800481e:	6803      	ldr	r3, [r0, #0]
 8004820:	4618      	mov	r0, r3
 8004822:	9311      	str	r3, [sp, #68]	; 0x44
 8004824:	f7fb fc94 	bl	8000150 <strlen>
 8004828:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 800482c:	900a      	str	r0, [sp, #40]	; 0x28
 800482e:	0619      	lsls	r1, r3, #24
 8004830:	d515      	bpl.n	800485e <_svfprintf_r+0x52>
 8004832:	f8db 3010 	ldr.w	r3, [fp, #16]
 8004836:	b993      	cbnz	r3, 800485e <_svfprintf_r+0x52>
 8004838:	2140      	movs	r1, #64	; 0x40
 800483a:	4648      	mov	r0, r9
 800483c:	f001 fdd0 	bl	80063e0 <_malloc_r>
 8004840:	f8cb 0000 	str.w	r0, [fp]
 8004844:	f8cb 0010 	str.w	r0, [fp, #16]
 8004848:	b930      	cbnz	r0, 8004858 <_svfprintf_r+0x4c>
 800484a:	230c      	movs	r3, #12
 800484c:	f8c9 3000 	str.w	r3, [r9]
 8004850:	f04f 30ff 	mov.w	r0, #4294967295
 8004854:	f000 bf8b 	b.w	800576e <_svfprintf_r+0xf62>
 8004858:	2340      	movs	r3, #64	; 0x40
 800485a:	f8cb 3014 	str.w	r3, [fp, #20]
 800485e:	2300      	movs	r3, #0
 8004860:	ac2c      	add	r4, sp, #176	; 0xb0
 8004862:	941f      	str	r4, [sp, #124]	; 0x7c
 8004864:	9321      	str	r3, [sp, #132]	; 0x84
 8004866:	9320      	str	r3, [sp, #128]	; 0x80
 8004868:	9308      	str	r3, [sp, #32]
 800486a:	930c      	str	r3, [sp, #48]	; 0x30
 800486c:	930d      	str	r3, [sp, #52]	; 0x34
 800486e:	9313      	str	r3, [sp, #76]	; 0x4c
 8004870:	9312      	str	r3, [sp, #72]	; 0x48
 8004872:	930e      	str	r3, [sp, #56]	; 0x38
 8004874:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8004876:	462b      	mov	r3, r5
 8004878:	f813 2b01 	ldrb.w	r2, [r3], #1
 800487c:	b11a      	cbz	r2, 8004886 <_svfprintf_r+0x7a>
 800487e:	2a25      	cmp	r2, #37	; 0x25
 8004880:	d001      	beq.n	8004886 <_svfprintf_r+0x7a>
 8004882:	461d      	mov	r5, r3
 8004884:	e7f7      	b.n	8004876 <_svfprintf_r+0x6a>
 8004886:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004888:	1aee      	subs	r6, r5, r3
 800488a:	d017      	beq.n	80048bc <_svfprintf_r+0xb0>
 800488c:	e884 0048 	stmia.w	r4, {r3, r6}
 8004890:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004892:	4433      	add	r3, r6
 8004894:	9321      	str	r3, [sp, #132]	; 0x84
 8004896:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004898:	3301      	adds	r3, #1
 800489a:	2b07      	cmp	r3, #7
 800489c:	9320      	str	r3, [sp, #128]	; 0x80
 800489e:	dc01      	bgt.n	80048a4 <_svfprintf_r+0x98>
 80048a0:	3408      	adds	r4, #8
 80048a2:	e008      	b.n	80048b6 <_svfprintf_r+0xaa>
 80048a4:	aa1f      	add	r2, sp, #124	; 0x7c
 80048a6:	4659      	mov	r1, fp
 80048a8:	4648      	mov	r0, r9
 80048aa:	f002 fab5 	bl	8006e18 <__ssprint_r>
 80048ae:	2800      	cmp	r0, #0
 80048b0:	f040 8622 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80048b4:	ac2c      	add	r4, sp, #176	; 0xb0
 80048b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80048b8:	4433      	add	r3, r6
 80048ba:	930e      	str	r3, [sp, #56]	; 0x38
 80048bc:	782b      	ldrb	r3, [r5, #0]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	f000 8613 	beq.w	80054ea <_svfprintf_r+0xcde>
 80048c4:	2200      	movs	r2, #0
 80048c6:	1c6b      	adds	r3, r5, #1
 80048c8:	4611      	mov	r1, r2
 80048ca:	4615      	mov	r5, r2
 80048cc:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 80048d0:	f04f 3aff 	mov.w	sl, #4294967295
 80048d4:	920b      	str	r2, [sp, #44]	; 0x2c
 80048d6:	200a      	movs	r0, #10
 80048d8:	1c5e      	adds	r6, r3, #1
 80048da:	781b      	ldrb	r3, [r3, #0]
 80048dc:	9609      	str	r6, [sp, #36]	; 0x24
 80048de:	9306      	str	r3, [sp, #24]
 80048e0:	9b06      	ldr	r3, [sp, #24]
 80048e2:	3b20      	subs	r3, #32
 80048e4:	2b58      	cmp	r3, #88	; 0x58
 80048e6:	f200 8259 	bhi.w	8004d9c <_svfprintf_r+0x590>
 80048ea:	e8df f013 	tbh	[pc, r3, lsl #1]
 80048ee:	005c      	.short	0x005c
 80048f0:	02570257 	.word	0x02570257
 80048f4:	0257006b 	.word	0x0257006b
 80048f8:	02570257 	.word	0x02570257
 80048fc:	02570257 	.word	0x02570257
 8004900:	006e0257 	.word	0x006e0257
 8004904:	02570059 	.word	0x02570059
 8004908:	007b0078 	.word	0x007b0078
 800490c:	009f0257 	.word	0x009f0257
 8004910:	00a200a2 	.word	0x00a200a2
 8004914:	00a200a2 	.word	0x00a200a2
 8004918:	00a200a2 	.word	0x00a200a2
 800491c:	00a200a2 	.word	0x00a200a2
 8004920:	025700a2 	.word	0x025700a2
 8004924:	02570257 	.word	0x02570257
 8004928:	02570257 	.word	0x02570257
 800492c:	02570257 	.word	0x02570257
 8004930:	02570257 	.word	0x02570257
 8004934:	00d20257 	.word	0x00d20257
 8004938:	025700fe 	.word	0x025700fe
 800493c:	025700fe 	.word	0x025700fe
 8004940:	02570257 	.word	0x02570257
 8004944:	00b50257 	.word	0x00b50257
 8004948:	02570257 	.word	0x02570257
 800494c:	02570143 	.word	0x02570143
 8004950:	02570257 	.word	0x02570257
 8004954:	02570257 	.word	0x02570257
 8004958:	0257018a 	.word	0x0257018a
 800495c:	00660257 	.word	0x00660257
 8004960:	02570257 	.word	0x02570257
 8004964:	02570257 	.word	0x02570257
 8004968:	02570257 	.word	0x02570257
 800496c:	02570257 	.word	0x02570257
 8004970:	02570257 	.word	0x02570257
 8004974:	006100c9 	.word	0x006100c9
 8004978:	00fe00fe 	.word	0x00fe00fe
 800497c:	00b800fe 	.word	0x00b800fe
 8004980:	02570061 	.word	0x02570061
 8004984:	00bb0257 	.word	0x00bb0257
 8004988:	01250257 	.word	0x01250257
 800498c:	01600145 	.word	0x01600145
 8004990:	025700c6 	.word	0x025700c6
 8004994:	02570171 	.word	0x02570171
 8004998:	0257018c 	.word	0x0257018c
 800499c:	01a40257 	.word	0x01a40257
 80049a0:	2201      	movs	r2, #1
 80049a2:	212b      	movs	r1, #43	; 0x2b
 80049a4:	e002      	b.n	80049ac <_svfprintf_r+0x1a0>
 80049a6:	b909      	cbnz	r1, 80049ac <_svfprintf_r+0x1a0>
 80049a8:	2201      	movs	r2, #1
 80049aa:	2120      	movs	r1, #32
 80049ac:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049ae:	e793      	b.n	80048d8 <_svfprintf_r+0xcc>
 80049b0:	2a00      	cmp	r2, #0
 80049b2:	d073      	beq.n	8004a9c <_svfprintf_r+0x290>
 80049b4:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80049b8:	e070      	b.n	8004a9c <_svfprintf_r+0x290>
 80049ba:	b10a      	cbz	r2, 80049c0 <_svfprintf_r+0x1b4>
 80049bc:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 80049c0:	4ba9      	ldr	r3, [pc, #676]	; (8004c68 <_svfprintf_r+0x45c>)
 80049c2:	e13c      	b.n	8004c3e <_svfprintf_r+0x432>
 80049c4:	f045 0501 	orr.w	r5, r5, #1
 80049c8:	e7f0      	b.n	80049ac <_svfprintf_r+0x1a0>
 80049ca:	683e      	ldr	r6, [r7, #0]
 80049cc:	1d3b      	adds	r3, r7, #4
 80049ce:	2e00      	cmp	r6, #0
 80049d0:	960b      	str	r6, [sp, #44]	; 0x2c
 80049d2:	db01      	blt.n	80049d8 <_svfprintf_r+0x1cc>
 80049d4:	461f      	mov	r7, r3
 80049d6:	e7e9      	b.n	80049ac <_svfprintf_r+0x1a0>
 80049d8:	461f      	mov	r7, r3
 80049da:	4276      	negs	r6, r6
 80049dc:	960b      	str	r6, [sp, #44]	; 0x2c
 80049de:	f045 0504 	orr.w	r5, r5, #4
 80049e2:	e7e3      	b.n	80049ac <_svfprintf_r+0x1a0>
 80049e4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80049e6:	1c5e      	adds	r6, r3, #1
 80049e8:	781b      	ldrb	r3, [r3, #0]
 80049ea:	2b2a      	cmp	r3, #42	; 0x2a
 80049ec:	9306      	str	r3, [sp, #24]
 80049ee:	d001      	beq.n	80049f4 <_svfprintf_r+0x1e8>
 80049f0:	2300      	movs	r3, #0
 80049f2:	e00a      	b.n	8004a0a <_svfprintf_r+0x1fe>
 80049f4:	f8d7 a000 	ldr.w	sl, [r7]
 80049f8:	1d3b      	adds	r3, r7, #4
 80049fa:	f1ba 0f00 	cmp.w	sl, #0
 80049fe:	461f      	mov	r7, r3
 8004a00:	9609      	str	r6, [sp, #36]	; 0x24
 8004a02:	dad3      	bge.n	80049ac <_svfprintf_r+0x1a0>
 8004a04:	f04f 3aff 	mov.w	sl, #4294967295
 8004a08:	e7d0      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a0a:	9609      	str	r6, [sp, #36]	; 0x24
 8004a0c:	9e06      	ldr	r6, [sp, #24]
 8004a0e:	3e30      	subs	r6, #48	; 0x30
 8004a10:	2e09      	cmp	r6, #9
 8004a12:	d808      	bhi.n	8004a26 <_svfprintf_r+0x21a>
 8004a14:	fb00 6303 	mla	r3, r0, r3, r6
 8004a18:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8004a1a:	46b6      	mov	lr, r6
 8004a1c:	f81e 6b01 	ldrb.w	r6, [lr], #1
 8004a20:	9606      	str	r6, [sp, #24]
 8004a22:	4676      	mov	r6, lr
 8004a24:	e7f1      	b.n	8004a0a <_svfprintf_r+0x1fe>
 8004a26:	ea43 7ae3 	orr.w	sl, r3, r3, asr #31
 8004a2a:	e759      	b.n	80048e0 <_svfprintf_r+0xd4>
 8004a2c:	f045 0580 	orr.w	r5, r5, #128	; 0x80
 8004a30:	e7bc      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a32:	2300      	movs	r3, #0
 8004a34:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a36:	9b06      	ldr	r3, [sp, #24]
 8004a38:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8004a3a:	3b30      	subs	r3, #48	; 0x30
 8004a3c:	fb00 3306 	mla	r3, r0, r6, r3
 8004a40:	930b      	str	r3, [sp, #44]	; 0x2c
 8004a42:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a44:	461e      	mov	r6, r3
 8004a46:	f816 3b01 	ldrb.w	r3, [r6], #1
 8004a4a:	9306      	str	r3, [sp, #24]
 8004a4c:	9b06      	ldr	r3, [sp, #24]
 8004a4e:	9609      	str	r6, [sp, #36]	; 0x24
 8004a50:	3b30      	subs	r3, #48	; 0x30
 8004a52:	2b09      	cmp	r3, #9
 8004a54:	d9ef      	bls.n	8004a36 <_svfprintf_r+0x22a>
 8004a56:	e743      	b.n	80048e0 <_svfprintf_r+0xd4>
 8004a58:	f045 0508 	orr.w	r5, r5, #8
 8004a5c:	e7a6      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a5e:	f045 0540 	orr.w	r5, r5, #64	; 0x40
 8004a62:	e7a3      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a66:	781b      	ldrb	r3, [r3, #0]
 8004a68:	2b6c      	cmp	r3, #108	; 0x6c
 8004a6a:	d103      	bne.n	8004a74 <_svfprintf_r+0x268>
 8004a6c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004a6e:	3301      	adds	r3, #1
 8004a70:	9309      	str	r3, [sp, #36]	; 0x24
 8004a72:	e002      	b.n	8004a7a <_svfprintf_r+0x26e>
 8004a74:	f045 0510 	orr.w	r5, r5, #16
 8004a78:	e798      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a7a:	f045 0520 	orr.w	r5, r5, #32
 8004a7e:	e795      	b.n	80049ac <_svfprintf_r+0x1a0>
 8004a80:	1d3b      	adds	r3, r7, #4
 8004a82:	9307      	str	r3, [sp, #28]
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	2600      	movs	r6, #0
 8004a88:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004a8c:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004a90:	e193      	b.n	8004dba <_svfprintf_r+0x5ae>
 8004a92:	b10a      	cbz	r2, 8004a98 <_svfprintf_r+0x28c>
 8004a94:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004a98:	f045 0510 	orr.w	r5, r5, #16
 8004a9c:	06aa      	lsls	r2, r5, #26
 8004a9e:	d508      	bpl.n	8004ab2 <_svfprintf_r+0x2a6>
 8004aa0:	3707      	adds	r7, #7
 8004aa2:	f027 0707 	bic.w	r7, r7, #7
 8004aa6:	f107 0308 	add.w	r3, r7, #8
 8004aaa:	9307      	str	r3, [sp, #28]
 8004aac:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004ab0:	e00e      	b.n	8004ad0 <_svfprintf_r+0x2c4>
 8004ab2:	f015 0f10 	tst.w	r5, #16
 8004ab6:	f107 0304 	add.w	r3, r7, #4
 8004aba:	d002      	beq.n	8004ac2 <_svfprintf_r+0x2b6>
 8004abc:	9307      	str	r3, [sp, #28]
 8004abe:	683e      	ldr	r6, [r7, #0]
 8004ac0:	e005      	b.n	8004ace <_svfprintf_r+0x2c2>
 8004ac2:	683e      	ldr	r6, [r7, #0]
 8004ac4:	f015 0f40 	tst.w	r5, #64	; 0x40
 8004ac8:	9307      	str	r3, [sp, #28]
 8004aca:	bf18      	it	ne
 8004acc:	b236      	sxthne	r6, r6
 8004ace:	17f7      	asrs	r7, r6, #31
 8004ad0:	2e00      	cmp	r6, #0
 8004ad2:	f177 0300 	sbcs.w	r3, r7, #0
 8004ad6:	f280 80e2 	bge.w	8004c9e <_svfprintf_r+0x492>
 8004ada:	4276      	negs	r6, r6
 8004adc:	f04f 032d 	mov.w	r3, #45	; 0x2d
 8004ae0:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
 8004ae4:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8004ae8:	e0d9      	b.n	8004c9e <_svfprintf_r+0x492>
 8004aea:	b10a      	cbz	r2, 8004af0 <_svfprintf_r+0x2e4>
 8004aec:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004af0:	3707      	adds	r7, #7
 8004af2:	f027 0707 	bic.w	r7, r7, #7
 8004af6:	f107 0308 	add.w	r3, r7, #8
 8004afa:	9307      	str	r3, [sp, #28]
 8004afc:	683b      	ldr	r3, [r7, #0]
 8004afe:	f04f 32ff 	mov.w	r2, #4294967295
 8004b02:	930c      	str	r3, [sp, #48]	; 0x30
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	9f0c      	ldr	r7, [sp, #48]	; 0x30
 8004b08:	930d      	str	r3, [sp, #52]	; 0x34
 8004b0a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004b0c:	4638      	mov	r0, r7
 8004b0e:	f023 4600 	bic.w	r6, r3, #2147483648	; 0x80000000
 8004b12:	4631      	mov	r1, r6
 8004b14:	4b55      	ldr	r3, [pc, #340]	; (8004c6c <_svfprintf_r+0x460>)
 8004b16:	f7fb ff75 	bl	8000a04 <__aeabi_dcmpun>
 8004b1a:	2800      	cmp	r0, #0
 8004b1c:	f040 84f6 	bne.w	800550c <_svfprintf_r+0xd00>
 8004b20:	f04f 32ff 	mov.w	r2, #4294967295
 8004b24:	4b51      	ldr	r3, [pc, #324]	; (8004c6c <_svfprintf_r+0x460>)
 8004b26:	4638      	mov	r0, r7
 8004b28:	4631      	mov	r1, r6
 8004b2a:	f7fb ff4d 	bl	80009c8 <__aeabi_dcmple>
 8004b2e:	2800      	cmp	r0, #0
 8004b30:	f040 84ec 	bne.w	800550c <_svfprintf_r+0xd00>
 8004b34:	f000 be04 	b.w	8005740 <_svfprintf_r+0xf34>
 8004b38:	b10a      	cbz	r2, 8004b3e <_svfprintf_r+0x332>
 8004b3a:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004b3e:	f015 0f20 	tst.w	r5, #32
 8004b42:	f107 0304 	add.w	r3, r7, #4
 8004b46:	d007      	beq.n	8004b58 <_svfprintf_r+0x34c>
 8004b48:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b4a:	683a      	ldr	r2, [r7, #0]
 8004b4c:	17ce      	asrs	r6, r1, #31
 8004b4e:	4608      	mov	r0, r1
 8004b50:	4631      	mov	r1, r6
 8004b52:	e9c2 0100 	strd	r0, r1, [r2]
 8004b56:	e00b      	b.n	8004b70 <_svfprintf_r+0x364>
 8004b58:	06e9      	lsls	r1, r5, #27
 8004b5a:	d406      	bmi.n	8004b6a <_svfprintf_r+0x35e>
 8004b5c:	066a      	lsls	r2, r5, #25
 8004b5e:	d504      	bpl.n	8004b6a <_svfprintf_r+0x35e>
 8004b60:	683a      	ldr	r2, [r7, #0]
 8004b62:	f8bd 1038 	ldrh.w	r1, [sp, #56]	; 0x38
 8004b66:	8011      	strh	r1, [r2, #0]
 8004b68:	e002      	b.n	8004b70 <_svfprintf_r+0x364>
 8004b6a:	683a      	ldr	r2, [r7, #0]
 8004b6c:	990e      	ldr	r1, [sp, #56]	; 0x38
 8004b6e:	6011      	str	r1, [r2, #0]
 8004b70:	461f      	mov	r7, r3
 8004b72:	e67f      	b.n	8004874 <_svfprintf_r+0x68>
 8004b74:	f045 0510 	orr.w	r5, r5, #16
 8004b78:	f015 0320 	ands.w	r3, r5, #32
 8004b7c:	d009      	beq.n	8004b92 <_svfprintf_r+0x386>
 8004b7e:	3707      	adds	r7, #7
 8004b80:	f027 0707 	bic.w	r7, r7, #7
 8004b84:	f107 0308 	add.w	r3, r7, #8
 8004b88:	9307      	str	r3, [sp, #28]
 8004b8a:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004b8e:	2300      	movs	r3, #0
 8004b90:	e081      	b.n	8004c96 <_svfprintf_r+0x48a>
 8004b92:	1d3a      	adds	r2, r7, #4
 8004b94:	f015 0110 	ands.w	r1, r5, #16
 8004b98:	9207      	str	r2, [sp, #28]
 8004b9a:	d105      	bne.n	8004ba8 <_svfprintf_r+0x39c>
 8004b9c:	f015 0340 	ands.w	r3, r5, #64	; 0x40
 8004ba0:	d002      	beq.n	8004ba8 <_svfprintf_r+0x39c>
 8004ba2:	883e      	ldrh	r6, [r7, #0]
 8004ba4:	2700      	movs	r7, #0
 8004ba6:	e7f2      	b.n	8004b8e <_svfprintf_r+0x382>
 8004ba8:	683e      	ldr	r6, [r7, #0]
 8004baa:	2700      	movs	r7, #0
 8004bac:	e073      	b.n	8004c96 <_svfprintf_r+0x48a>
 8004bae:	1d3b      	adds	r3, r7, #4
 8004bb0:	9307      	str	r3, [sp, #28]
 8004bb2:	2330      	movs	r3, #48	; 0x30
 8004bb4:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004bb8:	4b2d      	ldr	r3, [pc, #180]	; (8004c70 <_svfprintf_r+0x464>)
 8004bba:	2278      	movs	r2, #120	; 0x78
 8004bbc:	683e      	ldr	r6, [r7, #0]
 8004bbe:	9313      	str	r3, [sp, #76]	; 0x4c
 8004bc0:	2700      	movs	r7, #0
 8004bc2:	f045 0502 	orr.w	r5, r5, #2
 8004bc6:	f88d 2061 	strb.w	r2, [sp, #97]	; 0x61
 8004bca:	2302      	movs	r3, #2
 8004bcc:	9206      	str	r2, [sp, #24]
 8004bce:	e062      	b.n	8004c96 <_svfprintf_r+0x48a>
 8004bd0:	2600      	movs	r6, #0
 8004bd2:	1d3b      	adds	r3, r7, #4
 8004bd4:	45b2      	cmp	sl, r6
 8004bd6:	9307      	str	r3, [sp, #28]
 8004bd8:	f8d7 8000 	ldr.w	r8, [r7]
 8004bdc:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004be0:	db0a      	blt.n	8004bf8 <_svfprintf_r+0x3ec>
 8004be2:	4652      	mov	r2, sl
 8004be4:	4631      	mov	r1, r6
 8004be6:	4640      	mov	r0, r8
 8004be8:	f001 fe16 	bl	8006818 <memchr>
 8004bec:	2800      	cmp	r0, #0
 8004bee:	f000 80ea 	beq.w	8004dc6 <_svfprintf_r+0x5ba>
 8004bf2:	ebc8 0a00 	rsb	sl, r8, r0
 8004bf6:	e0e7      	b.n	8004dc8 <_svfprintf_r+0x5bc>
 8004bf8:	4640      	mov	r0, r8
 8004bfa:	f7fb faa9 	bl	8000150 <strlen>
 8004bfe:	4682      	mov	sl, r0
 8004c00:	e0e2      	b.n	8004dc8 <_svfprintf_r+0x5bc>
 8004c02:	f045 0510 	orr.w	r5, r5, #16
 8004c06:	06ae      	lsls	r6, r5, #26
 8004c08:	d508      	bpl.n	8004c1c <_svfprintf_r+0x410>
 8004c0a:	3707      	adds	r7, #7
 8004c0c:	f027 0707 	bic.w	r7, r7, #7
 8004c10:	f107 0308 	add.w	r3, r7, #8
 8004c14:	9307      	str	r3, [sp, #28]
 8004c16:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004c1a:	e00a      	b.n	8004c32 <_svfprintf_r+0x426>
 8004c1c:	1d3b      	adds	r3, r7, #4
 8004c1e:	f015 0f10 	tst.w	r5, #16
 8004c22:	9307      	str	r3, [sp, #28]
 8004c24:	d103      	bne.n	8004c2e <_svfprintf_r+0x422>
 8004c26:	0668      	lsls	r0, r5, #25
 8004c28:	d501      	bpl.n	8004c2e <_svfprintf_r+0x422>
 8004c2a:	883e      	ldrh	r6, [r7, #0]
 8004c2c:	e000      	b.n	8004c30 <_svfprintf_r+0x424>
 8004c2e:	683e      	ldr	r6, [r7, #0]
 8004c30:	2700      	movs	r7, #0
 8004c32:	2301      	movs	r3, #1
 8004c34:	e02f      	b.n	8004c96 <_svfprintf_r+0x48a>
 8004c36:	b10a      	cbz	r2, 8004c3c <_svfprintf_r+0x430>
 8004c38:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	; (8004c70 <_svfprintf_r+0x464>)
 8004c3e:	06a9      	lsls	r1, r5, #26
 8004c40:	9313      	str	r3, [sp, #76]	; 0x4c
 8004c42:	d508      	bpl.n	8004c56 <_svfprintf_r+0x44a>
 8004c44:	3707      	adds	r7, #7
 8004c46:	f027 0707 	bic.w	r7, r7, #7
 8004c4a:	f107 0308 	add.w	r3, r7, #8
 8004c4e:	9307      	str	r3, [sp, #28]
 8004c50:	e9d7 6700 	ldrd	r6, r7, [r7]
 8004c54:	e010      	b.n	8004c78 <_svfprintf_r+0x46c>
 8004c56:	1d3b      	adds	r3, r7, #4
 8004c58:	f015 0f10 	tst.w	r5, #16
 8004c5c:	9307      	str	r3, [sp, #28]
 8004c5e:	d109      	bne.n	8004c74 <_svfprintf_r+0x468>
 8004c60:	066a      	lsls	r2, r5, #25
 8004c62:	d507      	bpl.n	8004c74 <_svfprintf_r+0x468>
 8004c64:	883e      	ldrh	r6, [r7, #0]
 8004c66:	e006      	b.n	8004c76 <_svfprintf_r+0x46a>
 8004c68:	08007b26 	.word	0x08007b26
 8004c6c:	7fefffff 	.word	0x7fefffff
 8004c70:	08007b37 	.word	0x08007b37
 8004c74:	683e      	ldr	r6, [r7, #0]
 8004c76:	2700      	movs	r7, #0
 8004c78:	07eb      	lsls	r3, r5, #31
 8004c7a:	d50b      	bpl.n	8004c94 <_svfprintf_r+0x488>
 8004c7c:	ea56 0307 	orrs.w	r3, r6, r7
 8004c80:	d008      	beq.n	8004c94 <_svfprintf_r+0x488>
 8004c82:	2330      	movs	r3, #48	; 0x30
 8004c84:	f88d 3060 	strb.w	r3, [sp, #96]	; 0x60
 8004c88:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004c8c:	f045 0502 	orr.w	r5, r5, #2
 8004c90:	f88d 3061 	strb.w	r3, [sp, #97]	; 0x61
 8004c94:	2302      	movs	r3, #2
 8004c96:	2200      	movs	r2, #0
 8004c98:	f88d 205f 	strb.w	r2, [sp, #95]	; 0x5f
 8004c9c:	e000      	b.n	8004ca0 <_svfprintf_r+0x494>
 8004c9e:	2301      	movs	r3, #1
 8004ca0:	f1ba 0f00 	cmp.w	sl, #0
 8004ca4:	f2c0 855d 	blt.w	8005762 <_svfprintf_r+0xf56>
 8004ca8:	ea56 0207 	orrs.w	r2, r6, r7
 8004cac:	f025 0180 	bic.w	r1, r5, #128	; 0x80
 8004cb0:	d103      	bne.n	8004cba <_svfprintf_r+0x4ae>
 8004cb2:	f1ba 0f00 	cmp.w	sl, #0
 8004cb6:	d05f      	beq.n	8004d78 <_svfprintf_r+0x56c>
 8004cb8:	e006      	b.n	8004cc8 <_svfprintf_r+0x4bc>
 8004cba:	460d      	mov	r5, r1
 8004cbc:	2b01      	cmp	r3, #1
 8004cbe:	d025      	beq.n	8004d0c <_svfprintf_r+0x500>
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d046      	beq.n	8004d52 <_svfprintf_r+0x546>
 8004cc4:	4629      	mov	r1, r5
 8004cc6:	e007      	b.n	8004cd8 <_svfprintf_r+0x4cc>
 8004cc8:	460d      	mov	r5, r1
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d022      	beq.n	8004d14 <_svfprintf_r+0x508>
 8004cce:	2b02      	cmp	r3, #2
 8004cd0:	d03d      	beq.n	8004d4e <_svfprintf_r+0x542>
 8004cd2:	4629      	mov	r1, r5
 8004cd4:	2600      	movs	r6, #0
 8004cd6:	2700      	movs	r7, #0
 8004cd8:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004cdc:	08f2      	lsrs	r2, r6, #3
 8004cde:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
 8004ce2:	08f8      	lsrs	r0, r7, #3
 8004ce4:	f006 0307 	and.w	r3, r6, #7
 8004ce8:	4607      	mov	r7, r0
 8004cea:	4616      	mov	r6, r2
 8004cec:	3330      	adds	r3, #48	; 0x30
 8004cee:	ea56 0207 	orrs.w	r2, r6, r7
 8004cf2:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004cf6:	d1f1      	bne.n	8004cdc <_svfprintf_r+0x4d0>
 8004cf8:	07e8      	lsls	r0, r5, #31
 8004cfa:	d548      	bpl.n	8004d8e <_svfprintf_r+0x582>
 8004cfc:	2b30      	cmp	r3, #48	; 0x30
 8004cfe:	d046      	beq.n	8004d8e <_svfprintf_r+0x582>
 8004d00:	2330      	movs	r3, #48	; 0x30
 8004d02:	f808 3c01 	strb.w	r3, [r8, #-1]
 8004d06:	f108 38ff 	add.w	r8, r8, #4294967295
 8004d0a:	e040      	b.n	8004d8e <_svfprintf_r+0x582>
 8004d0c:	2f00      	cmp	r7, #0
 8004d0e:	bf08      	it	eq
 8004d10:	2e0a      	cmpeq	r6, #10
 8004d12:	d205      	bcs.n	8004d20 <_svfprintf_r+0x514>
 8004d14:	3630      	adds	r6, #48	; 0x30
 8004d16:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004d1a:	f808 6d41 	strb.w	r6, [r8, #-65]!
 8004d1e:	e029      	b.n	8004d74 <_svfprintf_r+0x568>
 8004d20:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004d24:	4630      	mov	r0, r6
 8004d26:	4639      	mov	r1, r7
 8004d28:	220a      	movs	r2, #10
 8004d2a:	2300      	movs	r3, #0
 8004d2c:	f7fc f97c 	bl	8001028 <__aeabi_uldivmod>
 8004d30:	3230      	adds	r2, #48	; 0x30
 8004d32:	f808 2d01 	strb.w	r2, [r8, #-1]!
 8004d36:	2300      	movs	r3, #0
 8004d38:	4630      	mov	r0, r6
 8004d3a:	4639      	mov	r1, r7
 8004d3c:	220a      	movs	r2, #10
 8004d3e:	f7fc f973 	bl	8001028 <__aeabi_uldivmod>
 8004d42:	4606      	mov	r6, r0
 8004d44:	460f      	mov	r7, r1
 8004d46:	ea56 0307 	orrs.w	r3, r6, r7
 8004d4a:	d1eb      	bne.n	8004d24 <_svfprintf_r+0x518>
 8004d4c:	e012      	b.n	8004d74 <_svfprintf_r+0x568>
 8004d4e:	2600      	movs	r6, #0
 8004d50:	2700      	movs	r7, #0
 8004d52:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004d56:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8004d58:	f006 030f 	and.w	r3, r6, #15
 8004d5c:	5cd3      	ldrb	r3, [r2, r3]
 8004d5e:	093a      	lsrs	r2, r7, #4
 8004d60:	f808 3d01 	strb.w	r3, [r8, #-1]!
 8004d64:	0933      	lsrs	r3, r6, #4
 8004d66:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
 8004d6a:	461e      	mov	r6, r3
 8004d6c:	4617      	mov	r7, r2
 8004d6e:	ea56 0307 	orrs.w	r3, r6, r7
 8004d72:	d1f0      	bne.n	8004d56 <_svfprintf_r+0x54a>
 8004d74:	4629      	mov	r1, r5
 8004d76:	e00a      	b.n	8004d8e <_svfprintf_r+0x582>
 8004d78:	b93b      	cbnz	r3, 8004d8a <_svfprintf_r+0x57e>
 8004d7a:	07ea      	lsls	r2, r5, #31
 8004d7c:	d505      	bpl.n	8004d8a <_svfprintf_r+0x57e>
 8004d7e:	f10d 08f0 	add.w	r8, sp, #240	; 0xf0
 8004d82:	2330      	movs	r3, #48	; 0x30
 8004d84:	f808 3d41 	strb.w	r3, [r8, #-65]!
 8004d88:	e001      	b.n	8004d8e <_svfprintf_r+0x582>
 8004d8a:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
 8004d8e:	ab2c      	add	r3, sp, #176	; 0xb0
 8004d90:	4656      	mov	r6, sl
 8004d92:	460d      	mov	r5, r1
 8004d94:	ebc8 0a03 	rsb	sl, r8, r3
 8004d98:	2700      	movs	r7, #0
 8004d9a:	e016      	b.n	8004dca <_svfprintf_r+0x5be>
 8004d9c:	b10a      	cbz	r2, 8004da2 <_svfprintf_r+0x596>
 8004d9e:	f88d 105f 	strb.w	r1, [sp, #95]	; 0x5f
 8004da2:	9b06      	ldr	r3, [sp, #24]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	f000 83a0 	beq.w	80054ea <_svfprintf_r+0xcde>
 8004daa:	f89d 3018 	ldrb.w	r3, [sp, #24]
 8004dae:	2600      	movs	r6, #0
 8004db0:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 8004db4:	f88d 605f 	strb.w	r6, [sp, #95]	; 0x5f
 8004db8:	9707      	str	r7, [sp, #28]
 8004dba:	f04f 0a01 	mov.w	sl, #1
 8004dbe:	4637      	mov	r7, r6
 8004dc0:	f10d 0888 	add.w	r8, sp, #136	; 0x88
 8004dc4:	e001      	b.n	8004dca <_svfprintf_r+0x5be>
 8004dc6:	4606      	mov	r6, r0
 8004dc8:	4637      	mov	r7, r6
 8004dca:	4556      	cmp	r6, sl
 8004dcc:	4633      	mov	r3, r6
 8004dce:	bfb8      	it	lt
 8004dd0:	4653      	movlt	r3, sl
 8004dd2:	930f      	str	r3, [sp, #60]	; 0x3c
 8004dd4:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004dd8:	b113      	cbz	r3, 8004de0 <_svfprintf_r+0x5d4>
 8004dda:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8004ddc:	3301      	adds	r3, #1
 8004dde:	930f      	str	r3, [sp, #60]	; 0x3c
 8004de0:	f015 0302 	ands.w	r3, r5, #2
 8004de4:	9314      	str	r3, [sp, #80]	; 0x50
 8004de6:	bf1e      	ittt	ne
 8004de8:	9b0f      	ldrne	r3, [sp, #60]	; 0x3c
 8004dea:	3302      	addne	r3, #2
 8004dec:	930f      	strne	r3, [sp, #60]	; 0x3c
 8004dee:	f015 0384 	ands.w	r3, r5, #132	; 0x84
 8004df2:	9315      	str	r3, [sp, #84]	; 0x54
 8004df4:	d139      	bne.n	8004e6a <_svfprintf_r+0x65e>
 8004df6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004df8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004dfa:	1a9b      	subs	r3, r3, r2
 8004dfc:	2b00      	cmp	r3, #0
 8004dfe:	9310      	str	r3, [sp, #64]	; 0x40
 8004e00:	dd33      	ble.n	8004e6a <_svfprintf_r+0x65e>
 8004e02:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e04:	2b10      	cmp	r3, #16
 8004e06:	4ba3      	ldr	r3, [pc, #652]	; (8005094 <_svfprintf_r+0x888>)
 8004e08:	6023      	str	r3, [r4, #0]
 8004e0a:	dd18      	ble.n	8004e3e <_svfprintf_r+0x632>
 8004e0c:	2310      	movs	r3, #16
 8004e0e:	6063      	str	r3, [r4, #4]
 8004e10:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e12:	3310      	adds	r3, #16
 8004e14:	9321      	str	r3, [sp, #132]	; 0x84
 8004e16:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e18:	3301      	adds	r3, #1
 8004e1a:	2b07      	cmp	r3, #7
 8004e1c:	9320      	str	r3, [sp, #128]	; 0x80
 8004e1e:	dc01      	bgt.n	8004e24 <_svfprintf_r+0x618>
 8004e20:	3408      	adds	r4, #8
 8004e22:	e008      	b.n	8004e36 <_svfprintf_r+0x62a>
 8004e24:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e26:	4659      	mov	r1, fp
 8004e28:	4648      	mov	r0, r9
 8004e2a:	f001 fff5 	bl	8006e18 <__ssprint_r>
 8004e2e:	2800      	cmp	r0, #0
 8004e30:	f040 8362 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004e34:	ac2c      	add	r4, sp, #176	; 0xb0
 8004e36:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e38:	3b10      	subs	r3, #16
 8004e3a:	9310      	str	r3, [sp, #64]	; 0x40
 8004e3c:	e7e1      	b.n	8004e02 <_svfprintf_r+0x5f6>
 8004e3e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004e40:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004e42:	6063      	str	r3, [r4, #4]
 8004e44:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e46:	4413      	add	r3, r2
 8004e48:	9321      	str	r3, [sp, #132]	; 0x84
 8004e4a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e4c:	3301      	adds	r3, #1
 8004e4e:	2b07      	cmp	r3, #7
 8004e50:	9320      	str	r3, [sp, #128]	; 0x80
 8004e52:	dc01      	bgt.n	8004e58 <_svfprintf_r+0x64c>
 8004e54:	3408      	adds	r4, #8
 8004e56:	e008      	b.n	8004e6a <_svfprintf_r+0x65e>
 8004e58:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e5a:	4659      	mov	r1, fp
 8004e5c:	4648      	mov	r0, r9
 8004e5e:	f001 ffdb 	bl	8006e18 <__ssprint_r>
 8004e62:	2800      	cmp	r0, #0
 8004e64:	f040 8348 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004e68:	ac2c      	add	r4, sp, #176	; 0xb0
 8004e6a:	f89d 305f 	ldrb.w	r3, [sp, #95]	; 0x5f
 8004e6e:	b1bb      	cbz	r3, 8004ea0 <_svfprintf_r+0x694>
 8004e70:	f10d 035f 	add.w	r3, sp, #95	; 0x5f
 8004e74:	6023      	str	r3, [r4, #0]
 8004e76:	2301      	movs	r3, #1
 8004e78:	6063      	str	r3, [r4, #4]
 8004e7a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004e7c:	3301      	adds	r3, #1
 8004e7e:	9321      	str	r3, [sp, #132]	; 0x84
 8004e80:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004e82:	3301      	adds	r3, #1
 8004e84:	2b07      	cmp	r3, #7
 8004e86:	9320      	str	r3, [sp, #128]	; 0x80
 8004e88:	dc01      	bgt.n	8004e8e <_svfprintf_r+0x682>
 8004e8a:	3408      	adds	r4, #8
 8004e8c:	e008      	b.n	8004ea0 <_svfprintf_r+0x694>
 8004e8e:	aa1f      	add	r2, sp, #124	; 0x7c
 8004e90:	4659      	mov	r1, fp
 8004e92:	4648      	mov	r0, r9
 8004e94:	f001 ffc0 	bl	8006e18 <__ssprint_r>
 8004e98:	2800      	cmp	r0, #0
 8004e9a:	f040 832d 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004e9e:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ea0:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8004ea2:	b1b3      	cbz	r3, 8004ed2 <_svfprintf_r+0x6c6>
 8004ea4:	ab18      	add	r3, sp, #96	; 0x60
 8004ea6:	6023      	str	r3, [r4, #0]
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	6063      	str	r3, [r4, #4]
 8004eac:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004eae:	3302      	adds	r3, #2
 8004eb0:	9321      	str	r3, [sp, #132]	; 0x84
 8004eb2:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004eb4:	3301      	adds	r3, #1
 8004eb6:	2b07      	cmp	r3, #7
 8004eb8:	9320      	str	r3, [sp, #128]	; 0x80
 8004eba:	dc01      	bgt.n	8004ec0 <_svfprintf_r+0x6b4>
 8004ebc:	3408      	adds	r4, #8
 8004ebe:	e008      	b.n	8004ed2 <_svfprintf_r+0x6c6>
 8004ec0:	aa1f      	add	r2, sp, #124	; 0x7c
 8004ec2:	4659      	mov	r1, fp
 8004ec4:	4648      	mov	r0, r9
 8004ec6:	f001 ffa7 	bl	8006e18 <__ssprint_r>
 8004eca:	2800      	cmp	r0, #0
 8004ecc:	f040 8314 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004ed0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004ed2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8004ed4:	2b80      	cmp	r3, #128	; 0x80
 8004ed6:	d139      	bne.n	8004f4c <_svfprintf_r+0x740>
 8004ed8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004eda:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8004edc:	1a9b      	subs	r3, r3, r2
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	9310      	str	r3, [sp, #64]	; 0x40
 8004ee2:	dd33      	ble.n	8004f4c <_svfprintf_r+0x740>
 8004ee4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004ee6:	2b10      	cmp	r3, #16
 8004ee8:	4b6b      	ldr	r3, [pc, #428]	; (8005098 <_svfprintf_r+0x88c>)
 8004eea:	6023      	str	r3, [r4, #0]
 8004eec:	dd18      	ble.n	8004f20 <_svfprintf_r+0x714>
 8004eee:	2310      	movs	r3, #16
 8004ef0:	6063      	str	r3, [r4, #4]
 8004ef2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004ef4:	3310      	adds	r3, #16
 8004ef6:	9321      	str	r3, [sp, #132]	; 0x84
 8004ef8:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004efa:	3301      	adds	r3, #1
 8004efc:	2b07      	cmp	r3, #7
 8004efe:	9320      	str	r3, [sp, #128]	; 0x80
 8004f00:	dc01      	bgt.n	8004f06 <_svfprintf_r+0x6fa>
 8004f02:	3408      	adds	r4, #8
 8004f04:	e008      	b.n	8004f18 <_svfprintf_r+0x70c>
 8004f06:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f08:	4659      	mov	r1, fp
 8004f0a:	4648      	mov	r0, r9
 8004f0c:	f001 ff84 	bl	8006e18 <__ssprint_r>
 8004f10:	2800      	cmp	r0, #0
 8004f12:	f040 82f1 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004f16:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f1a:	3b10      	subs	r3, #16
 8004f1c:	9310      	str	r3, [sp, #64]	; 0x40
 8004f1e:	e7e1      	b.n	8004ee4 <_svfprintf_r+0x6d8>
 8004f20:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004f22:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8004f24:	6063      	str	r3, [r4, #4]
 8004f26:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f28:	4413      	add	r3, r2
 8004f2a:	9321      	str	r3, [sp, #132]	; 0x84
 8004f2c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f2e:	3301      	adds	r3, #1
 8004f30:	2b07      	cmp	r3, #7
 8004f32:	9320      	str	r3, [sp, #128]	; 0x80
 8004f34:	dc01      	bgt.n	8004f3a <_svfprintf_r+0x72e>
 8004f36:	3408      	adds	r4, #8
 8004f38:	e008      	b.n	8004f4c <_svfprintf_r+0x740>
 8004f3a:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f3c:	4659      	mov	r1, fp
 8004f3e:	4648      	mov	r0, r9
 8004f40:	f001 ff6a 	bl	8006e18 <__ssprint_r>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	f040 82d7 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004f4a:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f4c:	ebca 0606 	rsb	r6, sl, r6
 8004f50:	2e00      	cmp	r6, #0
 8004f52:	dd2e      	ble.n	8004fb2 <_svfprintf_r+0x7a6>
 8004f54:	4b50      	ldr	r3, [pc, #320]	; (8005098 <_svfprintf_r+0x88c>)
 8004f56:	2e10      	cmp	r6, #16
 8004f58:	6023      	str	r3, [r4, #0]
 8004f5a:	dd16      	ble.n	8004f8a <_svfprintf_r+0x77e>
 8004f5c:	2310      	movs	r3, #16
 8004f5e:	6063      	str	r3, [r4, #4]
 8004f60:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004f62:	3310      	adds	r3, #16
 8004f64:	9321      	str	r3, [sp, #132]	; 0x84
 8004f66:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f68:	3301      	adds	r3, #1
 8004f6a:	2b07      	cmp	r3, #7
 8004f6c:	9320      	str	r3, [sp, #128]	; 0x80
 8004f6e:	dc01      	bgt.n	8004f74 <_svfprintf_r+0x768>
 8004f70:	3408      	adds	r4, #8
 8004f72:	e008      	b.n	8004f86 <_svfprintf_r+0x77a>
 8004f74:	aa1f      	add	r2, sp, #124	; 0x7c
 8004f76:	4659      	mov	r1, fp
 8004f78:	4648      	mov	r0, r9
 8004f7a:	f001 ff4d 	bl	8006e18 <__ssprint_r>
 8004f7e:	2800      	cmp	r0, #0
 8004f80:	f040 82ba 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004f84:	ac2c      	add	r4, sp, #176	; 0xb0
 8004f86:	3e10      	subs	r6, #16
 8004f88:	e7e4      	b.n	8004f54 <_svfprintf_r+0x748>
 8004f8a:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004f8c:	9821      	ldr	r0, [sp, #132]	; 0x84
 8004f8e:	3301      	adds	r3, #1
 8004f90:	6066      	str	r6, [r4, #4]
 8004f92:	2b07      	cmp	r3, #7
 8004f94:	4406      	add	r6, r0
 8004f96:	9621      	str	r6, [sp, #132]	; 0x84
 8004f98:	9320      	str	r3, [sp, #128]	; 0x80
 8004f9a:	dc01      	bgt.n	8004fa0 <_svfprintf_r+0x794>
 8004f9c:	3408      	adds	r4, #8
 8004f9e:	e008      	b.n	8004fb2 <_svfprintf_r+0x7a6>
 8004fa0:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fa2:	4659      	mov	r1, fp
 8004fa4:	4648      	mov	r0, r9
 8004fa6:	f001 ff37 	bl	8006e18 <__ssprint_r>
 8004faa:	2800      	cmp	r0, #0
 8004fac:	f040 82a4 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004fb0:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fb2:	05eb      	lsls	r3, r5, #23
 8004fb4:	d414      	bmi.n	8004fe0 <_svfprintf_r+0x7d4>
 8004fb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004fb8:	e884 0500 	stmia.w	r4, {r8, sl}
 8004fbc:	4453      	add	r3, sl
 8004fbe:	9321      	str	r3, [sp, #132]	; 0x84
 8004fc0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8004fc2:	3301      	adds	r3, #1
 8004fc4:	2b07      	cmp	r3, #7
 8004fc6:	9320      	str	r3, [sp, #128]	; 0x80
 8004fc8:	f340 8245 	ble.w	8005456 <_svfprintf_r+0xc4a>
 8004fcc:	aa1f      	add	r2, sp, #124	; 0x7c
 8004fce:	4659      	mov	r1, fp
 8004fd0:	4648      	mov	r0, r9
 8004fd2:	f001 ff21 	bl	8006e18 <__ssprint_r>
 8004fd6:	2800      	cmp	r0, #0
 8004fd8:	f040 828e 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8004fdc:	ac2c      	add	r4, sp, #176	; 0xb0
 8004fde:	e23b      	b.n	8005458 <_svfprintf_r+0xc4c>
 8004fe0:	9b06      	ldr	r3, [sp, #24]
 8004fe2:	2b65      	cmp	r3, #101	; 0x65
 8004fe4:	f340 81ae 	ble.w	8005344 <_svfprintf_r+0xb38>
 8004fe8:	2200      	movs	r2, #0
 8004fea:	2300      	movs	r3, #0
 8004fec:	980c      	ldr	r0, [sp, #48]	; 0x30
 8004fee:	990d      	ldr	r1, [sp, #52]	; 0x34
 8004ff0:	f7fb fcd6 	bl	80009a0 <__aeabi_dcmpeq>
 8004ff4:	2800      	cmp	r0, #0
 8004ff6:	d05e      	beq.n	80050b6 <_svfprintf_r+0x8aa>
 8004ff8:	4b28      	ldr	r3, [pc, #160]	; (800509c <_svfprintf_r+0x890>)
 8004ffa:	6023      	str	r3, [r4, #0]
 8004ffc:	2301      	movs	r3, #1
 8004ffe:	6063      	str	r3, [r4, #4]
 8005000:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005002:	3301      	adds	r3, #1
 8005004:	9321      	str	r3, [sp, #132]	; 0x84
 8005006:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005008:	3301      	adds	r3, #1
 800500a:	2b07      	cmp	r3, #7
 800500c:	9320      	str	r3, [sp, #128]	; 0x80
 800500e:	dc01      	bgt.n	8005014 <_svfprintf_r+0x808>
 8005010:	3408      	adds	r4, #8
 8005012:	e008      	b.n	8005026 <_svfprintf_r+0x81a>
 8005014:	aa1f      	add	r2, sp, #124	; 0x7c
 8005016:	4659      	mov	r1, fp
 8005018:	4648      	mov	r0, r9
 800501a:	f001 fefd 	bl	8006e18 <__ssprint_r>
 800501e:	2800      	cmp	r0, #0
 8005020:	f040 826a 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005024:	ac2c      	add	r4, sp, #176	; 0xb0
 8005026:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005028:	9a08      	ldr	r2, [sp, #32]
 800502a:	4293      	cmp	r3, r2
 800502c:	db02      	blt.n	8005034 <_svfprintf_r+0x828>
 800502e:	07ee      	lsls	r6, r5, #31
 8005030:	f140 8212 	bpl.w	8005458 <_svfprintf_r+0xc4c>
 8005034:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8005036:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005038:	6023      	str	r3, [r4, #0]
 800503a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800503c:	6063      	str	r3, [r4, #4]
 800503e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005040:	4413      	add	r3, r2
 8005042:	9321      	str	r3, [sp, #132]	; 0x84
 8005044:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005046:	3301      	adds	r3, #1
 8005048:	2b07      	cmp	r3, #7
 800504a:	9320      	str	r3, [sp, #128]	; 0x80
 800504c:	dc01      	bgt.n	8005052 <_svfprintf_r+0x846>
 800504e:	3408      	adds	r4, #8
 8005050:	e008      	b.n	8005064 <_svfprintf_r+0x858>
 8005052:	aa1f      	add	r2, sp, #124	; 0x7c
 8005054:	4659      	mov	r1, fp
 8005056:	4648      	mov	r0, r9
 8005058:	f001 fede 	bl	8006e18 <__ssprint_r>
 800505c:	2800      	cmp	r0, #0
 800505e:	f040 824b 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005062:	ac2c      	add	r4, sp, #176	; 0xb0
 8005064:	9b08      	ldr	r3, [sp, #32]
 8005066:	1e5e      	subs	r6, r3, #1
 8005068:	2e00      	cmp	r6, #0
 800506a:	f340 81f5 	ble.w	8005458 <_svfprintf_r+0xc4c>
 800506e:	4f0a      	ldr	r7, [pc, #40]	; (8005098 <_svfprintf_r+0x88c>)
 8005070:	f04f 0810 	mov.w	r8, #16
 8005074:	2e10      	cmp	r6, #16
 8005076:	f340 8159 	ble.w	800532c <_svfprintf_r+0xb20>
 800507a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800507c:	e884 0180 	stmia.w	r4, {r7, r8}
 8005080:	3310      	adds	r3, #16
 8005082:	9321      	str	r3, [sp, #132]	; 0x84
 8005084:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005086:	3301      	adds	r3, #1
 8005088:	2b07      	cmp	r3, #7
 800508a:	9320      	str	r3, [sp, #128]	; 0x80
 800508c:	dc08      	bgt.n	80050a0 <_svfprintf_r+0x894>
 800508e:	3408      	adds	r4, #8
 8005090:	e00f      	b.n	80050b2 <_svfprintf_r+0x8a6>
 8005092:	bf00      	nop
 8005094:	08007b4a 	.word	0x08007b4a
 8005098:	08007b06 	.word	0x08007b06
 800509c:	08007b48 	.word	0x08007b48
 80050a0:	aa1f      	add	r2, sp, #124	; 0x7c
 80050a2:	4659      	mov	r1, fp
 80050a4:	4648      	mov	r0, r9
 80050a6:	f001 feb7 	bl	8006e18 <__ssprint_r>
 80050aa:	2800      	cmp	r0, #0
 80050ac:	f040 8224 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80050b0:	ac2c      	add	r4, sp, #176	; 0xb0
 80050b2:	3e10      	subs	r6, #16
 80050b4:	e7de      	b.n	8005074 <_svfprintf_r+0x868>
 80050b6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80050b8:	2b00      	cmp	r3, #0
 80050ba:	dc7c      	bgt.n	80051b6 <_svfprintf_r+0x9aa>
 80050bc:	4b9f      	ldr	r3, [pc, #636]	; (800533c <_svfprintf_r+0xb30>)
 80050be:	6023      	str	r3, [r4, #0]
 80050c0:	2301      	movs	r3, #1
 80050c2:	6063      	str	r3, [r4, #4]
 80050c4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80050c6:	3301      	adds	r3, #1
 80050c8:	9321      	str	r3, [sp, #132]	; 0x84
 80050ca:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80050cc:	3301      	adds	r3, #1
 80050ce:	2b07      	cmp	r3, #7
 80050d0:	9320      	str	r3, [sp, #128]	; 0x80
 80050d2:	dc01      	bgt.n	80050d8 <_svfprintf_r+0x8cc>
 80050d4:	3408      	adds	r4, #8
 80050d6:	e008      	b.n	80050ea <_svfprintf_r+0x8de>
 80050d8:	aa1f      	add	r2, sp, #124	; 0x7c
 80050da:	4659      	mov	r1, fp
 80050dc:	4648      	mov	r0, r9
 80050de:	f001 fe9b 	bl	8006e18 <__ssprint_r>
 80050e2:	2800      	cmp	r0, #0
 80050e4:	f040 8208 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80050e8:	ac2c      	add	r4, sp, #176	; 0xb0
 80050ea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80050ec:	b923      	cbnz	r3, 80050f8 <_svfprintf_r+0x8ec>
 80050ee:	9b08      	ldr	r3, [sp, #32]
 80050f0:	b913      	cbnz	r3, 80050f8 <_svfprintf_r+0x8ec>
 80050f2:	07e8      	lsls	r0, r5, #31
 80050f4:	f140 81b0 	bpl.w	8005458 <_svfprintf_r+0xc4c>
 80050f8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80050fa:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005100:	6063      	str	r3, [r4, #4]
 8005102:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005104:	4413      	add	r3, r2
 8005106:	9321      	str	r3, [sp, #132]	; 0x84
 8005108:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800510a:	3301      	adds	r3, #1
 800510c:	2b07      	cmp	r3, #7
 800510e:	9320      	str	r3, [sp, #128]	; 0x80
 8005110:	dc02      	bgt.n	8005118 <_svfprintf_r+0x90c>
 8005112:	f104 0308 	add.w	r3, r4, #8
 8005116:	e008      	b.n	800512a <_svfprintf_r+0x91e>
 8005118:	aa1f      	add	r2, sp, #124	; 0x7c
 800511a:	4659      	mov	r1, fp
 800511c:	4648      	mov	r0, r9
 800511e:	f001 fe7b 	bl	8006e18 <__ssprint_r>
 8005122:	2800      	cmp	r0, #0
 8005124:	f040 81e8 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005128:	ab2c      	add	r3, sp, #176	; 0xb0
 800512a:	9e19      	ldr	r6, [sp, #100]	; 0x64
 800512c:	4276      	negs	r6, r6
 800512e:	2e00      	cmp	r6, #0
 8005130:	dd30      	ble.n	8005194 <_svfprintf_r+0x988>
 8005132:	4f83      	ldr	r7, [pc, #524]	; (8005340 <_svfprintf_r+0xb34>)
 8005134:	2410      	movs	r4, #16
 8005136:	2e10      	cmp	r6, #16
 8005138:	dd16      	ble.n	8005168 <_svfprintf_r+0x95c>
 800513a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800513c:	601f      	str	r7, [r3, #0]
 800513e:	3210      	adds	r2, #16
 8005140:	9221      	str	r2, [sp, #132]	; 0x84
 8005142:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005144:	605c      	str	r4, [r3, #4]
 8005146:	3201      	adds	r2, #1
 8005148:	2a07      	cmp	r2, #7
 800514a:	9220      	str	r2, [sp, #128]	; 0x80
 800514c:	dc01      	bgt.n	8005152 <_svfprintf_r+0x946>
 800514e:	3308      	adds	r3, #8
 8005150:	e008      	b.n	8005164 <_svfprintf_r+0x958>
 8005152:	aa1f      	add	r2, sp, #124	; 0x7c
 8005154:	4659      	mov	r1, fp
 8005156:	4648      	mov	r0, r9
 8005158:	f001 fe5e 	bl	8006e18 <__ssprint_r>
 800515c:	2800      	cmp	r0, #0
 800515e:	f040 81cb 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005162:	ab2c      	add	r3, sp, #176	; 0xb0
 8005164:	3e10      	subs	r6, #16
 8005166:	e7e6      	b.n	8005136 <_svfprintf_r+0x92a>
 8005168:	4a75      	ldr	r2, [pc, #468]	; (8005340 <_svfprintf_r+0xb34>)
 800516a:	e883 0044 	stmia.w	r3, {r2, r6}
 800516e:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005170:	4416      	add	r6, r2
 8005172:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8005174:	9621      	str	r6, [sp, #132]	; 0x84
 8005176:	3201      	adds	r2, #1
 8005178:	2a07      	cmp	r2, #7
 800517a:	9220      	str	r2, [sp, #128]	; 0x80
 800517c:	dc01      	bgt.n	8005182 <_svfprintf_r+0x976>
 800517e:	3308      	adds	r3, #8
 8005180:	e008      	b.n	8005194 <_svfprintf_r+0x988>
 8005182:	aa1f      	add	r2, sp, #124	; 0x7c
 8005184:	4659      	mov	r1, fp
 8005186:	4648      	mov	r0, r9
 8005188:	f001 fe46 	bl	8006e18 <__ssprint_r>
 800518c:	2800      	cmp	r0, #0
 800518e:	f040 81b3 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005192:	ab2c      	add	r3, sp, #176	; 0xb0
 8005194:	9a08      	ldr	r2, [sp, #32]
 8005196:	9908      	ldr	r1, [sp, #32]
 8005198:	605a      	str	r2, [r3, #4]
 800519a:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800519c:	f8c3 8000 	str.w	r8, [r3]
 80051a0:	440a      	add	r2, r1
 80051a2:	9221      	str	r2, [sp, #132]	; 0x84
 80051a4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80051a6:	3201      	adds	r2, #1
 80051a8:	2a07      	cmp	r2, #7
 80051aa:	9220      	str	r2, [sp, #128]	; 0x80
 80051ac:	f73f af0e 	bgt.w	8004fcc <_svfprintf_r+0x7c0>
 80051b0:	f103 0408 	add.w	r4, r3, #8
 80051b4:	e150      	b.n	8005458 <_svfprintf_r+0xc4c>
 80051b6:	9b08      	ldr	r3, [sp, #32]
 80051b8:	42bb      	cmp	r3, r7
 80051ba:	bfa8      	it	ge
 80051bc:	463b      	movge	r3, r7
 80051be:	2b00      	cmp	r3, #0
 80051c0:	461e      	mov	r6, r3
 80051c2:	dd15      	ble.n	80051f0 <_svfprintf_r+0x9e4>
 80051c4:	6063      	str	r3, [r4, #4]
 80051c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80051c8:	f8c4 8000 	str.w	r8, [r4]
 80051cc:	4433      	add	r3, r6
 80051ce:	9321      	str	r3, [sp, #132]	; 0x84
 80051d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80051d2:	3301      	adds	r3, #1
 80051d4:	2b07      	cmp	r3, #7
 80051d6:	9320      	str	r3, [sp, #128]	; 0x80
 80051d8:	dc01      	bgt.n	80051de <_svfprintf_r+0x9d2>
 80051da:	3408      	adds	r4, #8
 80051dc:	e008      	b.n	80051f0 <_svfprintf_r+0x9e4>
 80051de:	aa1f      	add	r2, sp, #124	; 0x7c
 80051e0:	4659      	mov	r1, fp
 80051e2:	4648      	mov	r0, r9
 80051e4:	f001 fe18 	bl	8006e18 <__ssprint_r>
 80051e8:	2800      	cmp	r0, #0
 80051ea:	f040 8185 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80051ee:	ac2c      	add	r4, sp, #176	; 0xb0
 80051f0:	2e00      	cmp	r6, #0
 80051f2:	bfb4      	ite	lt
 80051f4:	463e      	movlt	r6, r7
 80051f6:	1bbe      	subge	r6, r7, r6
 80051f8:	2e00      	cmp	r6, #0
 80051fa:	dd30      	ble.n	800525e <_svfprintf_r+0xa52>
 80051fc:	f04f 0a10 	mov.w	sl, #16
 8005200:	4b4f      	ldr	r3, [pc, #316]	; (8005340 <_svfprintf_r+0xb34>)
 8005202:	2e10      	cmp	r6, #16
 8005204:	6023      	str	r3, [r4, #0]
 8005206:	dd16      	ble.n	8005236 <_svfprintf_r+0xa2a>
 8005208:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800520a:	f8c4 a004 	str.w	sl, [r4, #4]
 800520e:	3310      	adds	r3, #16
 8005210:	9321      	str	r3, [sp, #132]	; 0x84
 8005212:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005214:	3301      	adds	r3, #1
 8005216:	2b07      	cmp	r3, #7
 8005218:	9320      	str	r3, [sp, #128]	; 0x80
 800521a:	dc01      	bgt.n	8005220 <_svfprintf_r+0xa14>
 800521c:	3408      	adds	r4, #8
 800521e:	e008      	b.n	8005232 <_svfprintf_r+0xa26>
 8005220:	aa1f      	add	r2, sp, #124	; 0x7c
 8005222:	4659      	mov	r1, fp
 8005224:	4648      	mov	r0, r9
 8005226:	f001 fdf7 	bl	8006e18 <__ssprint_r>
 800522a:	2800      	cmp	r0, #0
 800522c:	f040 8164 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005230:	ac2c      	add	r4, sp, #176	; 0xb0
 8005232:	3e10      	subs	r6, #16
 8005234:	e7e4      	b.n	8005200 <_svfprintf_r+0x9f4>
 8005236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005238:	6066      	str	r6, [r4, #4]
 800523a:	441e      	add	r6, r3
 800523c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800523e:	9621      	str	r6, [sp, #132]	; 0x84
 8005240:	3301      	adds	r3, #1
 8005242:	2b07      	cmp	r3, #7
 8005244:	9320      	str	r3, [sp, #128]	; 0x80
 8005246:	dc01      	bgt.n	800524c <_svfprintf_r+0xa40>
 8005248:	3408      	adds	r4, #8
 800524a:	e008      	b.n	800525e <_svfprintf_r+0xa52>
 800524c:	aa1f      	add	r2, sp, #124	; 0x7c
 800524e:	4659      	mov	r1, fp
 8005250:	4648      	mov	r0, r9
 8005252:	f001 fde1 	bl	8006e18 <__ssprint_r>
 8005256:	2800      	cmp	r0, #0
 8005258:	f040 814e 	bne.w	80054f8 <_svfprintf_r+0xcec>
 800525c:	ac2c      	add	r4, sp, #176	; 0xb0
 800525e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005260:	9a08      	ldr	r2, [sp, #32]
 8005262:	4447      	add	r7, r8
 8005264:	4293      	cmp	r3, r2
 8005266:	db01      	blt.n	800526c <_svfprintf_r+0xa60>
 8005268:	07e9      	lsls	r1, r5, #31
 800526a:	d517      	bpl.n	800529c <_svfprintf_r+0xa90>
 800526c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800526e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005270:	6023      	str	r3, [r4, #0]
 8005272:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005274:	6063      	str	r3, [r4, #4]
 8005276:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005278:	4413      	add	r3, r2
 800527a:	9321      	str	r3, [sp, #132]	; 0x84
 800527c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800527e:	3301      	adds	r3, #1
 8005280:	2b07      	cmp	r3, #7
 8005282:	9320      	str	r3, [sp, #128]	; 0x80
 8005284:	dc01      	bgt.n	800528a <_svfprintf_r+0xa7e>
 8005286:	3408      	adds	r4, #8
 8005288:	e008      	b.n	800529c <_svfprintf_r+0xa90>
 800528a:	aa1f      	add	r2, sp, #124	; 0x7c
 800528c:	4659      	mov	r1, fp
 800528e:	4648      	mov	r0, r9
 8005290:	f001 fdc2 	bl	8006e18 <__ssprint_r>
 8005294:	2800      	cmp	r0, #0
 8005296:	f040 812f 	bne.w	80054f8 <_svfprintf_r+0xcec>
 800529a:	ac2c      	add	r4, sp, #176	; 0xb0
 800529c:	9b08      	ldr	r3, [sp, #32]
 800529e:	9a08      	ldr	r2, [sp, #32]
 80052a0:	eb08 0603 	add.w	r6, r8, r3
 80052a4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052a6:	1bf6      	subs	r6, r6, r7
 80052a8:	1ad3      	subs	r3, r2, r3
 80052aa:	429e      	cmp	r6, r3
 80052ac:	bfa8      	it	ge
 80052ae:	461e      	movge	r6, r3
 80052b0:	2e00      	cmp	r6, #0
 80052b2:	dd14      	ble.n	80052de <_svfprintf_r+0xad2>
 80052b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80052b6:	6027      	str	r7, [r4, #0]
 80052b8:	4433      	add	r3, r6
 80052ba:	9321      	str	r3, [sp, #132]	; 0x84
 80052bc:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80052be:	6066      	str	r6, [r4, #4]
 80052c0:	3301      	adds	r3, #1
 80052c2:	2b07      	cmp	r3, #7
 80052c4:	9320      	str	r3, [sp, #128]	; 0x80
 80052c6:	dc01      	bgt.n	80052cc <_svfprintf_r+0xac0>
 80052c8:	3408      	adds	r4, #8
 80052ca:	e008      	b.n	80052de <_svfprintf_r+0xad2>
 80052cc:	aa1f      	add	r2, sp, #124	; 0x7c
 80052ce:	4659      	mov	r1, fp
 80052d0:	4648      	mov	r0, r9
 80052d2:	f001 fda1 	bl	8006e18 <__ssprint_r>
 80052d6:	2800      	cmp	r0, #0
 80052d8:	f040 810e 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80052dc:	ac2c      	add	r4, sp, #176	; 0xb0
 80052de:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80052e0:	9a08      	ldr	r2, [sp, #32]
 80052e2:	2e00      	cmp	r6, #0
 80052e4:	eba2 0303 	sub.w	r3, r2, r3
 80052e8:	bfb4      	ite	lt
 80052ea:	461e      	movlt	r6, r3
 80052ec:	1b9e      	subge	r6, r3, r6
 80052ee:	2e00      	cmp	r6, #0
 80052f0:	f340 80b2 	ble.w	8005458 <_svfprintf_r+0xc4c>
 80052f4:	4f12      	ldr	r7, [pc, #72]	; (8005340 <_svfprintf_r+0xb34>)
 80052f6:	f04f 0810 	mov.w	r8, #16
 80052fa:	2e10      	cmp	r6, #16
 80052fc:	dd16      	ble.n	800532c <_svfprintf_r+0xb20>
 80052fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005300:	e884 0180 	stmia.w	r4, {r7, r8}
 8005304:	3310      	adds	r3, #16
 8005306:	9321      	str	r3, [sp, #132]	; 0x84
 8005308:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800530a:	3301      	adds	r3, #1
 800530c:	2b07      	cmp	r3, #7
 800530e:	9320      	str	r3, [sp, #128]	; 0x80
 8005310:	dc01      	bgt.n	8005316 <_svfprintf_r+0xb0a>
 8005312:	3408      	adds	r4, #8
 8005314:	e008      	b.n	8005328 <_svfprintf_r+0xb1c>
 8005316:	aa1f      	add	r2, sp, #124	; 0x7c
 8005318:	4659      	mov	r1, fp
 800531a:	4648      	mov	r0, r9
 800531c:	f001 fd7c 	bl	8006e18 <__ssprint_r>
 8005320:	2800      	cmp	r0, #0
 8005322:	f040 80e9 	bne.w	80054f8 <_svfprintf_r+0xcec>
 8005326:	ac2c      	add	r4, sp, #176	; 0xb0
 8005328:	3e10      	subs	r6, #16
 800532a:	e7e6      	b.n	80052fa <_svfprintf_r+0xaee>
 800532c:	4b04      	ldr	r3, [pc, #16]	; (8005340 <_svfprintf_r+0xb34>)
 800532e:	e884 0048 	stmia.w	r4, {r3, r6}
 8005332:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005334:	441e      	add	r6, r3
 8005336:	9621      	str	r6, [sp, #132]	; 0x84
 8005338:	e642      	b.n	8004fc0 <_svfprintf_r+0x7b4>
 800533a:	bf00      	nop
 800533c:	08007b48 	.word	0x08007b48
 8005340:	08007b06 	.word	0x08007b06
 8005344:	9b08      	ldr	r3, [sp, #32]
 8005346:	2b01      	cmp	r3, #1
 8005348:	dc01      	bgt.n	800534e <_svfprintf_r+0xb42>
 800534a:	07ea      	lsls	r2, r5, #31
 800534c:	d573      	bpl.n	8005436 <_svfprintf_r+0xc2a>
 800534e:	2301      	movs	r3, #1
 8005350:	6063      	str	r3, [r4, #4]
 8005352:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005354:	f8c4 8000 	str.w	r8, [r4]
 8005358:	3301      	adds	r3, #1
 800535a:	9321      	str	r3, [sp, #132]	; 0x84
 800535c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800535e:	3301      	adds	r3, #1
 8005360:	2b07      	cmp	r3, #7
 8005362:	9320      	str	r3, [sp, #128]	; 0x80
 8005364:	dc01      	bgt.n	800536a <_svfprintf_r+0xb5e>
 8005366:	3408      	adds	r4, #8
 8005368:	e008      	b.n	800537c <_svfprintf_r+0xb70>
 800536a:	aa1f      	add	r2, sp, #124	; 0x7c
 800536c:	4659      	mov	r1, fp
 800536e:	4648      	mov	r0, r9
 8005370:	f001 fd52 	bl	8006e18 <__ssprint_r>
 8005374:	2800      	cmp	r0, #0
 8005376:	f040 80bf 	bne.w	80054f8 <_svfprintf_r+0xcec>
 800537a:	ac2c      	add	r4, sp, #176	; 0xb0
 800537c:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800537e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005380:	6023      	str	r3, [r4, #0]
 8005382:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005384:	6063      	str	r3, [r4, #4]
 8005386:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005388:	4413      	add	r3, r2
 800538a:	9321      	str	r3, [sp, #132]	; 0x84
 800538c:	9b20      	ldr	r3, [sp, #128]	; 0x80
 800538e:	3301      	adds	r3, #1
 8005390:	2b07      	cmp	r3, #7
 8005392:	9320      	str	r3, [sp, #128]	; 0x80
 8005394:	dc01      	bgt.n	800539a <_svfprintf_r+0xb8e>
 8005396:	3408      	adds	r4, #8
 8005398:	e008      	b.n	80053ac <_svfprintf_r+0xba0>
 800539a:	aa1f      	add	r2, sp, #124	; 0x7c
 800539c:	4659      	mov	r1, fp
 800539e:	4648      	mov	r0, r9
 80053a0:	f001 fd3a 	bl	8006e18 <__ssprint_r>
 80053a4:	2800      	cmp	r0, #0
 80053a6:	f040 80a7 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80053aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80053ac:	2300      	movs	r3, #0
 80053ae:	2200      	movs	r2, #0
 80053b0:	980c      	ldr	r0, [sp, #48]	; 0x30
 80053b2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80053b4:	f7fb faf4 	bl	80009a0 <__aeabi_dcmpeq>
 80053b8:	9b08      	ldr	r3, [sp, #32]
 80053ba:	1e5e      	subs	r6, r3, #1
 80053bc:	b9b8      	cbnz	r0, 80053ee <_svfprintf_r+0xbe2>
 80053be:	f108 0301 	add.w	r3, r8, #1
 80053c2:	e884 0048 	stmia.w	r4, {r3, r6}
 80053c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053c8:	9a08      	ldr	r2, [sp, #32]
 80053ca:	3b01      	subs	r3, #1
 80053cc:	4413      	add	r3, r2
 80053ce:	9321      	str	r3, [sp, #132]	; 0x84
 80053d0:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80053d2:	3301      	adds	r3, #1
 80053d4:	2b07      	cmp	r3, #7
 80053d6:	9320      	str	r3, [sp, #128]	; 0x80
 80053d8:	dd34      	ble.n	8005444 <_svfprintf_r+0xc38>
 80053da:	aa1f      	add	r2, sp, #124	; 0x7c
 80053dc:	4659      	mov	r1, fp
 80053de:	4648      	mov	r0, r9
 80053e0:	f001 fd1a 	bl	8006e18 <__ssprint_r>
 80053e4:	2800      	cmp	r0, #0
 80053e6:	f040 8087 	bne.w	80054f8 <_svfprintf_r+0xcec>
 80053ea:	ac2c      	add	r4, sp, #176	; 0xb0
 80053ec:	e02b      	b.n	8005446 <_svfprintf_r+0xc3a>
 80053ee:	2e00      	cmp	r6, #0
 80053f0:	dd29      	ble.n	8005446 <_svfprintf_r+0xc3a>
 80053f2:	4f8f      	ldr	r7, [pc, #572]	; (8005630 <_svfprintf_r+0xe24>)
 80053f4:	f04f 0810 	mov.w	r8, #16
 80053f8:	2e10      	cmp	r6, #16
 80053fa:	dd15      	ble.n	8005428 <_svfprintf_r+0xc1c>
 80053fc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80053fe:	e884 0180 	stmia.w	r4, {r7, r8}
 8005402:	3310      	adds	r3, #16
 8005404:	9321      	str	r3, [sp, #132]	; 0x84
 8005406:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005408:	3301      	adds	r3, #1
 800540a:	2b07      	cmp	r3, #7
 800540c:	9320      	str	r3, [sp, #128]	; 0x80
 800540e:	dc01      	bgt.n	8005414 <_svfprintf_r+0xc08>
 8005410:	3408      	adds	r4, #8
 8005412:	e007      	b.n	8005424 <_svfprintf_r+0xc18>
 8005414:	aa1f      	add	r2, sp, #124	; 0x7c
 8005416:	4659      	mov	r1, fp
 8005418:	4648      	mov	r0, r9
 800541a:	f001 fcfd 	bl	8006e18 <__ssprint_r>
 800541e:	2800      	cmp	r0, #0
 8005420:	d16a      	bne.n	80054f8 <_svfprintf_r+0xcec>
 8005422:	ac2c      	add	r4, sp, #176	; 0xb0
 8005424:	3e10      	subs	r6, #16
 8005426:	e7e7      	b.n	80053f8 <_svfprintf_r+0xbec>
 8005428:	4b81      	ldr	r3, [pc, #516]	; (8005630 <_svfprintf_r+0xe24>)
 800542a:	e884 0048 	stmia.w	r4, {r3, r6}
 800542e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005430:	441e      	add	r6, r3
 8005432:	9621      	str	r6, [sp, #132]	; 0x84
 8005434:	e7cc      	b.n	80053d0 <_svfprintf_r+0xbc4>
 8005436:	2301      	movs	r3, #1
 8005438:	6063      	str	r3, [r4, #4]
 800543a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800543c:	f8c4 8000 	str.w	r8, [r4]
 8005440:	3301      	adds	r3, #1
 8005442:	e7c4      	b.n	80053ce <_svfprintf_r+0xbc2>
 8005444:	3408      	adds	r4, #8
 8005446:	ab1b      	add	r3, sp, #108	; 0x6c
 8005448:	6023      	str	r3, [r4, #0]
 800544a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800544c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800544e:	6063      	str	r3, [r4, #4]
 8005450:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005452:	4413      	add	r3, r2
 8005454:	e5b3      	b.n	8004fbe <_svfprintf_r+0x7b2>
 8005456:	3408      	adds	r4, #8
 8005458:	076b      	lsls	r3, r5, #29
 800545a:	d40b      	bmi.n	8005474 <_svfprintf_r+0xc68>
 800545c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800545e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005460:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8005462:	428a      	cmp	r2, r1
 8005464:	bfac      	ite	ge
 8005466:	189b      	addge	r3, r3, r2
 8005468:	185b      	addlt	r3, r3, r1
 800546a:	930e      	str	r3, [sp, #56]	; 0x38
 800546c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800546e:	2b00      	cmp	r3, #0
 8005470:	d035      	beq.n	80054de <_svfprintf_r+0xcd2>
 8005472:	e02e      	b.n	80054d2 <_svfprintf_r+0xcc6>
 8005474:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005476:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8005478:	1a9d      	subs	r5, r3, r2
 800547a:	2d00      	cmp	r5, #0
 800547c:	ddee      	ble.n	800545c <_svfprintf_r+0xc50>
 800547e:	2610      	movs	r6, #16
 8005480:	4b6c      	ldr	r3, [pc, #432]	; (8005634 <_svfprintf_r+0xe28>)
 8005482:	2d10      	cmp	r5, #16
 8005484:	6023      	str	r3, [r4, #0]
 8005486:	dd13      	ble.n	80054b0 <_svfprintf_r+0xca4>
 8005488:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800548a:	6066      	str	r6, [r4, #4]
 800548c:	3310      	adds	r3, #16
 800548e:	9321      	str	r3, [sp, #132]	; 0x84
 8005490:	9b20      	ldr	r3, [sp, #128]	; 0x80
 8005492:	3301      	adds	r3, #1
 8005494:	2b07      	cmp	r3, #7
 8005496:	9320      	str	r3, [sp, #128]	; 0x80
 8005498:	dc01      	bgt.n	800549e <_svfprintf_r+0xc92>
 800549a:	3408      	adds	r4, #8
 800549c:	e006      	b.n	80054ac <_svfprintf_r+0xca0>
 800549e:	aa1f      	add	r2, sp, #124	; 0x7c
 80054a0:	4659      	mov	r1, fp
 80054a2:	4648      	mov	r0, r9
 80054a4:	f001 fcb8 	bl	8006e18 <__ssprint_r>
 80054a8:	bb30      	cbnz	r0, 80054f8 <_svfprintf_r+0xcec>
 80054aa:	ac2c      	add	r4, sp, #176	; 0xb0
 80054ac:	3d10      	subs	r5, #16
 80054ae:	e7e7      	b.n	8005480 <_svfprintf_r+0xc74>
 80054b0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054b2:	6065      	str	r5, [r4, #4]
 80054b4:	441d      	add	r5, r3
 80054b6:	9b20      	ldr	r3, [sp, #128]	; 0x80
 80054b8:	9521      	str	r5, [sp, #132]	; 0x84
 80054ba:	3301      	adds	r3, #1
 80054bc:	2b07      	cmp	r3, #7
 80054be:	9320      	str	r3, [sp, #128]	; 0x80
 80054c0:	ddcc      	ble.n	800545c <_svfprintf_r+0xc50>
 80054c2:	aa1f      	add	r2, sp, #124	; 0x7c
 80054c4:	4659      	mov	r1, fp
 80054c6:	4648      	mov	r0, r9
 80054c8:	f001 fca6 	bl	8006e18 <__ssprint_r>
 80054cc:	2800      	cmp	r0, #0
 80054ce:	d0c5      	beq.n	800545c <_svfprintf_r+0xc50>
 80054d0:	e012      	b.n	80054f8 <_svfprintf_r+0xcec>
 80054d2:	aa1f      	add	r2, sp, #124	; 0x7c
 80054d4:	4659      	mov	r1, fp
 80054d6:	4648      	mov	r0, r9
 80054d8:	f001 fc9e 	bl	8006e18 <__ssprint_r>
 80054dc:	b960      	cbnz	r0, 80054f8 <_svfprintf_r+0xcec>
 80054de:	2300      	movs	r3, #0
 80054e0:	9320      	str	r3, [sp, #128]	; 0x80
 80054e2:	9f07      	ldr	r7, [sp, #28]
 80054e4:	ac2c      	add	r4, sp, #176	; 0xb0
 80054e6:	f7ff b9c5 	b.w	8004874 <_svfprintf_r+0x68>
 80054ea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80054ec:	b123      	cbz	r3, 80054f8 <_svfprintf_r+0xcec>
 80054ee:	aa1f      	add	r2, sp, #124	; 0x7c
 80054f0:	4659      	mov	r1, fp
 80054f2:	4648      	mov	r0, r9
 80054f4:	f001 fc90 	bl	8006e18 <__ssprint_r>
 80054f8:	f8bb 300c 	ldrh.w	r3, [fp, #12]
 80054fc:	f013 0f40 	tst.w	r3, #64	; 0x40
 8005500:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8005502:	bf18      	it	ne
 8005504:	f04f 33ff 	movne.w	r3, #4294967295
 8005508:	4618      	mov	r0, r3
 800550a:	e130      	b.n	800576e <_svfprintf_r+0xf62>
 800550c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800550e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005510:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005512:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005514:	f7fb fa76 	bl	8000a04 <__aeabi_dcmpun>
 8005518:	b160      	cbz	r0, 8005534 <_svfprintf_r+0xd28>
 800551a:	4b47      	ldr	r3, [pc, #284]	; (8005638 <_svfprintf_r+0xe2c>)
 800551c:	4a47      	ldr	r2, [pc, #284]	; (800563c <_svfprintf_r+0xe30>)
 800551e:	9906      	ldr	r1, [sp, #24]
 8005520:	f025 0580 	bic.w	r5, r5, #128	; 0x80
 8005524:	2947      	cmp	r1, #71	; 0x47
 8005526:	bfcc      	ite	gt
 8005528:	4690      	movgt	r8, r2
 800552a:	4698      	movle	r8, r3
 800552c:	f04f 0a03 	mov.w	sl, #3
 8005530:	2600      	movs	r6, #0
 8005532:	e449      	b.n	8004dc8 <_svfprintf_r+0x5bc>
 8005534:	f1ba 3fff 	cmp.w	sl, #4294967295
 8005538:	d00a      	beq.n	8005550 <_svfprintf_r+0xd44>
 800553a:	9b06      	ldr	r3, [sp, #24]
 800553c:	f023 0320 	bic.w	r3, r3, #32
 8005540:	2b47      	cmp	r3, #71	; 0x47
 8005542:	d107      	bne.n	8005554 <_svfprintf_r+0xd48>
 8005544:	f1ba 0f00 	cmp.w	sl, #0
 8005548:	bf08      	it	eq
 800554a:	f04f 0a01 	moveq.w	sl, #1
 800554e:	e001      	b.n	8005554 <_svfprintf_r+0xd48>
 8005550:	f04f 0a06 	mov.w	sl, #6
 8005554:	f445 7380 	orr.w	r3, r5, #256	; 0x100
 8005558:	9315      	str	r3, [sp, #84]	; 0x54
 800555a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800555c:	1e1f      	subs	r7, r3, #0
 800555e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005560:	bfa8      	it	ge
 8005562:	9710      	strge	r7, [sp, #64]	; 0x40
 8005564:	930f      	str	r3, [sp, #60]	; 0x3c
 8005566:	bfbd      	ittte	lt
 8005568:	463b      	movlt	r3, r7
 800556a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800556e:	9310      	strlt	r3, [sp, #64]	; 0x40
 8005570:	2300      	movge	r3, #0
 8005572:	bfb8      	it	lt
 8005574:	232d      	movlt	r3, #45	; 0x2d
 8005576:	9314      	str	r3, [sp, #80]	; 0x50
 8005578:	9b06      	ldr	r3, [sp, #24]
 800557a:	f023 0720 	bic.w	r7, r3, #32
 800557e:	2f46      	cmp	r7, #70	; 0x46
 8005580:	d004      	beq.n	800558c <_svfprintf_r+0xd80>
 8005582:	2f45      	cmp	r7, #69	; 0x45
 8005584:	d105      	bne.n	8005592 <_svfprintf_r+0xd86>
 8005586:	f10a 0601 	add.w	r6, sl, #1
 800558a:	e003      	b.n	8005594 <_svfprintf_r+0xd88>
 800558c:	4656      	mov	r6, sl
 800558e:	2303      	movs	r3, #3
 8005590:	e001      	b.n	8005596 <_svfprintf_r+0xd8a>
 8005592:	4656      	mov	r6, sl
 8005594:	2302      	movs	r3, #2
 8005596:	aa1d      	add	r2, sp, #116	; 0x74
 8005598:	9204      	str	r2, [sp, #16]
 800559a:	aa1a      	add	r2, sp, #104	; 0x68
 800559c:	9203      	str	r2, [sp, #12]
 800559e:	aa19      	add	r2, sp, #100	; 0x64
 80055a0:	9202      	str	r2, [sp, #8]
 80055a2:	e88d 0048 	stmia.w	sp, {r3, r6}
 80055a6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80055a8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80055aa:	4648      	mov	r0, r9
 80055ac:	f000 f974 	bl	8005898 <_dtoa_r>
 80055b0:	2f47      	cmp	r7, #71	; 0x47
 80055b2:	4680      	mov	r8, r0
 80055b4:	d102      	bne.n	80055bc <_svfprintf_r+0xdb0>
 80055b6:	07eb      	lsls	r3, r5, #31
 80055b8:	f140 80cf 	bpl.w	800575a <_svfprintf_r+0xf4e>
 80055bc:	eb08 0306 	add.w	r3, r8, r6
 80055c0:	2f46      	cmp	r7, #70	; 0x46
 80055c2:	9308      	str	r3, [sp, #32]
 80055c4:	d111      	bne.n	80055ea <_svfprintf_r+0xdde>
 80055c6:	f898 3000 	ldrb.w	r3, [r8]
 80055ca:	2b30      	cmp	r3, #48	; 0x30
 80055cc:	d109      	bne.n	80055e2 <_svfprintf_r+0xdd6>
 80055ce:	2200      	movs	r2, #0
 80055d0:	2300      	movs	r3, #0
 80055d2:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80055d4:	9910      	ldr	r1, [sp, #64]	; 0x40
 80055d6:	f7fb f9e3 	bl	80009a0 <__aeabi_dcmpeq>
 80055da:	b910      	cbnz	r0, 80055e2 <_svfprintf_r+0xdd6>
 80055dc:	f1c6 0601 	rsb	r6, r6, #1
 80055e0:	9619      	str	r6, [sp, #100]	; 0x64
 80055e2:	9a08      	ldr	r2, [sp, #32]
 80055e4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80055e6:	441a      	add	r2, r3
 80055e8:	9208      	str	r2, [sp, #32]
 80055ea:	2200      	movs	r2, #0
 80055ec:	2300      	movs	r3, #0
 80055ee:	980f      	ldr	r0, [sp, #60]	; 0x3c
 80055f0:	9910      	ldr	r1, [sp, #64]	; 0x40
 80055f2:	f7fb f9d5 	bl	80009a0 <__aeabi_dcmpeq>
 80055f6:	b908      	cbnz	r0, 80055fc <_svfprintf_r+0xdf0>
 80055f8:	2230      	movs	r2, #48	; 0x30
 80055fa:	e002      	b.n	8005602 <_svfprintf_r+0xdf6>
 80055fc:	9b08      	ldr	r3, [sp, #32]
 80055fe:	931d      	str	r3, [sp, #116]	; 0x74
 8005600:	e007      	b.n	8005612 <_svfprintf_r+0xe06>
 8005602:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005604:	9908      	ldr	r1, [sp, #32]
 8005606:	4299      	cmp	r1, r3
 8005608:	d903      	bls.n	8005612 <_svfprintf_r+0xe06>
 800560a:	1c59      	adds	r1, r3, #1
 800560c:	911d      	str	r1, [sp, #116]	; 0x74
 800560e:	701a      	strb	r2, [r3, #0]
 8005610:	e7f7      	b.n	8005602 <_svfprintf_r+0xdf6>
 8005612:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8005614:	2f47      	cmp	r7, #71	; 0x47
 8005616:	ebc8 0303 	rsb	r3, r8, r3
 800561a:	9308      	str	r3, [sp, #32]
 800561c:	d110      	bne.n	8005640 <_svfprintf_r+0xe34>
 800561e:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005620:	1cdf      	adds	r7, r3, #3
 8005622:	db01      	blt.n	8005628 <_svfprintf_r+0xe1c>
 8005624:	459a      	cmp	sl, r3
 8005626:	da6a      	bge.n	80056fe <_svfprintf_r+0xef2>
 8005628:	9b06      	ldr	r3, [sp, #24]
 800562a:	3b02      	subs	r3, #2
 800562c:	9306      	str	r3, [sp, #24]
 800562e:	e00a      	b.n	8005646 <_svfprintf_r+0xe3a>
 8005630:	08007b06 	.word	0x08007b06
 8005634:	08007b4a 	.word	0x08007b4a
 8005638:	08007b1e 	.word	0x08007b1e
 800563c:	08007b22 	.word	0x08007b22
 8005640:	9b06      	ldr	r3, [sp, #24]
 8005642:	2b65      	cmp	r3, #101	; 0x65
 8005644:	dc44      	bgt.n	80056d0 <_svfprintf_r+0xec4>
 8005646:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005648:	f89d 2018 	ldrb.w	r2, [sp, #24]
 800564c:	3b01      	subs	r3, #1
 800564e:	2b00      	cmp	r3, #0
 8005650:	9319      	str	r3, [sp, #100]	; 0x64
 8005652:	bfb8      	it	lt
 8005654:	425b      	neglt	r3, r3
 8005656:	f88d 206c 	strb.w	r2, [sp, #108]	; 0x6c
 800565a:	bfb4      	ite	lt
 800565c:	222d      	movlt	r2, #45	; 0x2d
 800565e:	222b      	movge	r2, #43	; 0x2b
 8005660:	2b09      	cmp	r3, #9
 8005662:	f88d 206d 	strb.w	r2, [sp, #109]	; 0x6d
 8005666:	dd1d      	ble.n	80056a4 <_svfprintf_r+0xe98>
 8005668:	f10d 027b 	add.w	r2, sp, #123	; 0x7b
 800566c:	200a      	movs	r0, #10
 800566e:	fb93 f1f0 	sdiv	r1, r3, r0
 8005672:	fb00 3311 	mls	r3, r0, r1, r3
 8005676:	2909      	cmp	r1, #9
 8005678:	f103 0330 	add.w	r3, r3, #48	; 0x30
 800567c:	f802 3d01 	strb.w	r3, [r2, #-1]!
 8005680:	460b      	mov	r3, r1
 8005682:	dcf4      	bgt.n	800566e <_svfprintf_r+0xe62>
 8005684:	3330      	adds	r3, #48	; 0x30
 8005686:	f802 3c01 	strb.w	r3, [r2, #-1]
 800568a:	1e51      	subs	r1, r2, #1
 800568c:	f10d 036e 	add.w	r3, sp, #110	; 0x6e
 8005690:	f10d 007b 	add.w	r0, sp, #123	; 0x7b
 8005694:	4281      	cmp	r1, r0
 8005696:	461a      	mov	r2, r3
 8005698:	d20b      	bcs.n	80056b2 <_svfprintf_r+0xea6>
 800569a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800569e:	f803 2b01 	strb.w	r2, [r3], #1
 80056a2:	e7f7      	b.n	8005694 <_svfprintf_r+0xe88>
 80056a4:	2230      	movs	r2, #48	; 0x30
 80056a6:	4413      	add	r3, r2
 80056a8:	f88d 206e 	strb.w	r2, [sp, #110]	; 0x6e
 80056ac:	f88d 306f 	strb.w	r3, [sp, #111]	; 0x6f
 80056b0:	aa1c      	add	r2, sp, #112	; 0x70
 80056b2:	ab1b      	add	r3, sp, #108	; 0x6c
 80056b4:	1ad3      	subs	r3, r2, r3
 80056b6:	9a08      	ldr	r2, [sp, #32]
 80056b8:	9312      	str	r3, [sp, #72]	; 0x48
 80056ba:	2a01      	cmp	r2, #1
 80056bc:	eb03 0a02 	add.w	sl, r3, r2
 80056c0:	dc02      	bgt.n	80056c8 <_svfprintf_r+0xebc>
 80056c2:	f015 0701 	ands.w	r7, r5, #1
 80056c6:	d032      	beq.n	800572e <_svfprintf_r+0xf22>
 80056c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056ca:	2700      	movs	r7, #0
 80056cc:	449a      	add	sl, r3
 80056ce:	e02e      	b.n	800572e <_svfprintf_r+0xf22>
 80056d0:	9b06      	ldr	r3, [sp, #24]
 80056d2:	2b66      	cmp	r3, #102	; 0x66
 80056d4:	d113      	bne.n	80056fe <_svfprintf_r+0xef2>
 80056d6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80056d8:	2b00      	cmp	r3, #0
 80056da:	dd07      	ble.n	80056ec <_svfprintf_r+0xee0>
 80056dc:	f1ba 0f00 	cmp.w	sl, #0
 80056e0:	d101      	bne.n	80056e6 <_svfprintf_r+0xeda>
 80056e2:	07ee      	lsls	r6, r5, #31
 80056e4:	d521      	bpl.n	800572a <_svfprintf_r+0xf1e>
 80056e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056e8:	4413      	add	r3, r2
 80056ea:	e006      	b.n	80056fa <_svfprintf_r+0xeee>
 80056ec:	f1ba 0f00 	cmp.w	sl, #0
 80056f0:	d101      	bne.n	80056f6 <_svfprintf_r+0xeea>
 80056f2:	07ed      	lsls	r5, r5, #31
 80056f4:	d514      	bpl.n	8005720 <_svfprintf_r+0xf14>
 80056f6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80056f8:	3301      	adds	r3, #1
 80056fa:	4453      	add	r3, sl
 80056fc:	e015      	b.n	800572a <_svfprintf_r+0xf1e>
 80056fe:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005700:	9a08      	ldr	r2, [sp, #32]
 8005702:	4293      	cmp	r3, r2
 8005704:	db03      	blt.n	800570e <_svfprintf_r+0xf02>
 8005706:	07e8      	lsls	r0, r5, #31
 8005708:	d50d      	bpl.n	8005726 <_svfprintf_r+0xf1a>
 800570a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800570c:	e006      	b.n	800571c <_svfprintf_r+0xf10>
 800570e:	9a08      	ldr	r2, [sp, #32]
 8005710:	990a      	ldr	r1, [sp, #40]	; 0x28
 8005712:	2b00      	cmp	r3, #0
 8005714:	440a      	add	r2, r1
 8005716:	dc05      	bgt.n	8005724 <_svfprintf_r+0xf18>
 8005718:	f1c3 0301 	rsb	r3, r3, #1
 800571c:	4413      	add	r3, r2
 800571e:	e002      	b.n	8005726 <_svfprintf_r+0xf1a>
 8005720:	2301      	movs	r3, #1
 8005722:	e002      	b.n	800572a <_svfprintf_r+0xf1e>
 8005724:	4613      	mov	r3, r2
 8005726:	2267      	movs	r2, #103	; 0x67
 8005728:	9206      	str	r2, [sp, #24]
 800572a:	469a      	mov	sl, r3
 800572c:	9f19      	ldr	r7, [sp, #100]	; 0x64
 800572e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8005730:	b113      	cbz	r3, 8005738 <_svfprintf_r+0xf2c>
 8005732:	232d      	movs	r3, #45	; 0x2d
 8005734:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005738:	9d15      	ldr	r5, [sp, #84]	; 0x54
 800573a:	2600      	movs	r6, #0
 800573c:	f7ff bb45 	b.w	8004dca <_svfprintf_r+0x5be>
 8005740:	2200      	movs	r2, #0
 8005742:	2300      	movs	r3, #0
 8005744:	980c      	ldr	r0, [sp, #48]	; 0x30
 8005746:	990d      	ldr	r1, [sp, #52]	; 0x34
 8005748:	f7fb f934 	bl	80009b4 <__aeabi_dcmplt>
 800574c:	b110      	cbz	r0, 8005754 <_svfprintf_r+0xf48>
 800574e:	232d      	movs	r3, #45	; 0x2d
 8005750:	f88d 305f 	strb.w	r3, [sp, #95]	; 0x5f
 8005754:	4b07      	ldr	r3, [pc, #28]	; (8005774 <_svfprintf_r+0xf68>)
 8005756:	4a08      	ldr	r2, [pc, #32]	; (8005778 <_svfprintf_r+0xf6c>)
 8005758:	e6e1      	b.n	800551e <_svfprintf_r+0xd12>
 800575a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800575c:	1a1b      	subs	r3, r3, r0
 800575e:	9308      	str	r3, [sp, #32]
 8005760:	e75d      	b.n	800561e <_svfprintf_r+0xe12>
 8005762:	ea56 0207 	orrs.w	r2, r6, r7
 8005766:	f47f aaa9 	bne.w	8004cbc <_svfprintf_r+0x4b0>
 800576a:	f7ff baae 	b.w	8004cca <_svfprintf_r+0x4be>
 800576e:	b03d      	add	sp, #244	; 0xf4
 8005770:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005774:	08007b16 	.word	0x08007b16
 8005778:	08007b1a 	.word	0x08007b1a

0800577c <quorem>:
 800577c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005780:	6903      	ldr	r3, [r0, #16]
 8005782:	690c      	ldr	r4, [r1, #16]
 8005784:	4680      	mov	r8, r0
 8005786:	429c      	cmp	r4, r3
 8005788:	dc7f      	bgt.n	800588a <quorem+0x10e>
 800578a:	3c01      	subs	r4, #1
 800578c:	f101 0714 	add.w	r7, r1, #20
 8005790:	ea4f 0e84 	mov.w	lr, r4, lsl #2
 8005794:	f100 0614 	add.w	r6, r0, #20
 8005798:	eb06 030e 	add.w	r3, r6, lr
 800579c:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 80057a0:	9301      	str	r3, [sp, #4]
 80057a2:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
 80057a6:	3501      	adds	r5, #1
 80057a8:	fbb3 f5f5 	udiv	r5, r3, r5
 80057ac:	eb07 090e 	add.w	r9, r7, lr
 80057b0:	b3c5      	cbz	r5, 8005824 <quorem+0xa8>
 80057b2:	f04f 0a00 	mov.w	sl, #0
 80057b6:	4638      	mov	r0, r7
 80057b8:	46b4      	mov	ip, r6
 80057ba:	46d3      	mov	fp, sl
 80057bc:	f850 3b04 	ldr.w	r3, [r0], #4
 80057c0:	b29a      	uxth	r2, r3
 80057c2:	fb05 a202 	mla	r2, r5, r2, sl
 80057c6:	0c1b      	lsrs	r3, r3, #16
 80057c8:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80057cc:	fb05 a303 	mla	r3, r5, r3, sl
 80057d0:	b292      	uxth	r2, r2
 80057d2:	ebc2 0b0b 	rsb	fp, r2, fp
 80057d6:	f8bc 2000 	ldrh.w	r2, [ip]
 80057da:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80057de:	445a      	add	r2, fp
 80057e0:	fa1f fb83 	uxth.w	fp, r3
 80057e4:	f8dc 3000 	ldr.w	r3, [ip]
 80057e8:	4581      	cmp	r9, r0
 80057ea:	ebcb 4313 	rsb	r3, fp, r3, lsr #16
 80057ee:	eb03 4322 	add.w	r3, r3, r2, asr #16
 80057f2:	b292      	uxth	r2, r2
 80057f4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80057f8:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80057fc:	f84c 2b04 	str.w	r2, [ip], #4
 8005800:	d2dc      	bcs.n	80057bc <quorem+0x40>
 8005802:	f856 300e 	ldr.w	r3, [r6, lr]
 8005806:	b96b      	cbnz	r3, 8005824 <quorem+0xa8>
 8005808:	9b01      	ldr	r3, [sp, #4]
 800580a:	3b04      	subs	r3, #4
 800580c:	429e      	cmp	r6, r3
 800580e:	461a      	mov	r2, r3
 8005810:	d302      	bcc.n	8005818 <quorem+0x9c>
 8005812:	f8c8 4010 	str.w	r4, [r8, #16]
 8005816:	e005      	b.n	8005824 <quorem+0xa8>
 8005818:	6812      	ldr	r2, [r2, #0]
 800581a:	3b04      	subs	r3, #4
 800581c:	2a00      	cmp	r2, #0
 800581e:	d1f8      	bne.n	8005812 <quorem+0x96>
 8005820:	3c01      	subs	r4, #1
 8005822:	e7f3      	b.n	800580c <quorem+0x90>
 8005824:	4640      	mov	r0, r8
 8005826:	f001 fa1e 	bl	8006c66 <__mcmp>
 800582a:	2800      	cmp	r0, #0
 800582c:	db2b      	blt.n	8005886 <quorem+0x10a>
 800582e:	4630      	mov	r0, r6
 8005830:	3501      	adds	r5, #1
 8005832:	f04f 0e00 	mov.w	lr, #0
 8005836:	f857 2b04 	ldr.w	r2, [r7], #4
 800583a:	6803      	ldr	r3, [r0, #0]
 800583c:	b291      	uxth	r1, r2
 800583e:	ebc1 0e0e 	rsb	lr, r1, lr
 8005842:	0c12      	lsrs	r2, r2, #16
 8005844:	b299      	uxth	r1, r3
 8005846:	4471      	add	r1, lr
 8005848:	ebc2 4313 	rsb	r3, r2, r3, lsr #16
 800584c:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8005850:	b289      	uxth	r1, r1
 8005852:	ea4f 4e23 	mov.w	lr, r3, asr #16
 8005856:	45b9      	cmp	r9, r7
 8005858:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800585c:	f840 3b04 	str.w	r3, [r0], #4
 8005860:	d2e9      	bcs.n	8005836 <quorem+0xba>
 8005862:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8005866:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800586a:	b962      	cbnz	r2, 8005886 <quorem+0x10a>
 800586c:	3b04      	subs	r3, #4
 800586e:	429e      	cmp	r6, r3
 8005870:	461a      	mov	r2, r3
 8005872:	d302      	bcc.n	800587a <quorem+0xfe>
 8005874:	f8c8 4010 	str.w	r4, [r8, #16]
 8005878:	e005      	b.n	8005886 <quorem+0x10a>
 800587a:	6812      	ldr	r2, [r2, #0]
 800587c:	3b04      	subs	r3, #4
 800587e:	2a00      	cmp	r2, #0
 8005880:	d1f8      	bne.n	8005874 <quorem+0xf8>
 8005882:	3c01      	subs	r4, #1
 8005884:	e7f3      	b.n	800586e <quorem+0xf2>
 8005886:	4628      	mov	r0, r5
 8005888:	e000      	b.n	800588c <quorem+0x110>
 800588a:	2000      	movs	r0, #0
 800588c:	b003      	add	sp, #12
 800588e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005892:	0000      	movs	r0, r0
 8005894:	0000      	movs	r0, r0
	...

08005898 <_dtoa_r>:
 8005898:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800589c:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800589e:	b095      	sub	sp, #84	; 0x54
 80058a0:	4682      	mov	sl, r0
 80058a2:	9c21      	ldr	r4, [sp, #132]	; 0x84
 80058a4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80058a8:	b945      	cbnz	r5, 80058bc <_dtoa_r+0x24>
 80058aa:	2010      	movs	r0, #16
 80058ac:	f000 fd90 	bl	80063d0 <malloc>
 80058b0:	f8ca 0024 	str.w	r0, [sl, #36]	; 0x24
 80058b4:	6045      	str	r5, [r0, #4]
 80058b6:	6085      	str	r5, [r0, #8]
 80058b8:	6005      	str	r5, [r0, #0]
 80058ba:	60c5      	str	r5, [r0, #12]
 80058bc:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80058c0:	6819      	ldr	r1, [r3, #0]
 80058c2:	b159      	cbz	r1, 80058dc <_dtoa_r+0x44>
 80058c4:	685a      	ldr	r2, [r3, #4]
 80058c6:	2301      	movs	r3, #1
 80058c8:	4093      	lsls	r3, r2
 80058ca:	604a      	str	r2, [r1, #4]
 80058cc:	608b      	str	r3, [r1, #8]
 80058ce:	4650      	mov	r0, sl
 80058d0:	f000 fff2 	bl	80068b8 <_Bfree>
 80058d4:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 80058d8:	2200      	movs	r2, #0
 80058da:	601a      	str	r2, [r3, #0]
 80058dc:	9b03      	ldr	r3, [sp, #12]
 80058de:	4aa0      	ldr	r2, [pc, #640]	; (8005b60 <_dtoa_r+0x2c8>)
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	bfbd      	ittte	lt
 80058e4:	2301      	movlt	r3, #1
 80058e6:	6023      	strlt	r3, [r4, #0]
 80058e8:	9b03      	ldrlt	r3, [sp, #12]
 80058ea:	2300      	movge	r3, #0
 80058ec:	bfbc      	itt	lt
 80058ee:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 80058f2:	9303      	strlt	r3, [sp, #12]
 80058f4:	f8dd 800c 	ldr.w	r8, [sp, #12]
 80058f8:	bfa8      	it	ge
 80058fa:	6023      	strge	r3, [r4, #0]
 80058fc:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8005900:	0d1b      	lsrs	r3, r3, #20
 8005902:	051b      	lsls	r3, r3, #20
 8005904:	4293      	cmp	r3, r2
 8005906:	d11d      	bne.n	8005944 <_dtoa_r+0xac>
 8005908:	f242 730f 	movw	r3, #9999	; 0x270f
 800590c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800590e:	6013      	str	r3, [r2, #0]
 8005910:	9b02      	ldr	r3, [sp, #8]
 8005912:	b943      	cbnz	r3, 8005926 <_dtoa_r+0x8e>
 8005914:	4a93      	ldr	r2, [pc, #588]	; (8005b64 <_dtoa_r+0x2cc>)
 8005916:	4b94      	ldr	r3, [pc, #592]	; (8005b68 <_dtoa_r+0x2d0>)
 8005918:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800591c:	2800      	cmp	r0, #0
 800591e:	bf14      	ite	ne
 8005920:	4618      	movne	r0, r3
 8005922:	4610      	moveq	r0, r2
 8005924:	e000      	b.n	8005928 <_dtoa_r+0x90>
 8005926:	4890      	ldr	r0, [pc, #576]	; (8005b68 <_dtoa_r+0x2d0>)
 8005928:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800592a:	2b00      	cmp	r3, #0
 800592c:	f000 8546 	beq.w	80063bc <_dtoa_r+0xb24>
 8005930:	78c3      	ldrb	r3, [r0, #3]
 8005932:	b113      	cbz	r3, 800593a <_dtoa_r+0xa2>
 8005934:	f100 0308 	add.w	r3, r0, #8
 8005938:	e000      	b.n	800593c <_dtoa_r+0xa4>
 800593a:	1cc3      	adds	r3, r0, #3
 800593c:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800593e:	6013      	str	r3, [r2, #0]
 8005940:	f000 bd3c 	b.w	80063bc <_dtoa_r+0xb24>
 8005944:	e9dd 4502 	ldrd	r4, r5, [sp, #8]
 8005948:	2200      	movs	r2, #0
 800594a:	2300      	movs	r3, #0
 800594c:	4620      	mov	r0, r4
 800594e:	4629      	mov	r1, r5
 8005950:	f7fb f826 	bl	80009a0 <__aeabi_dcmpeq>
 8005954:	4607      	mov	r7, r0
 8005956:	b158      	cbz	r0, 8005970 <_dtoa_r+0xd8>
 8005958:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800595a:	2301      	movs	r3, #1
 800595c:	6013      	str	r3, [r2, #0]
 800595e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8005960:	2b00      	cmp	r3, #0
 8005962:	f000 851e 	beq.w	80063a2 <_dtoa_r+0xb0a>
 8005966:	4881      	ldr	r0, [pc, #516]	; (8005b6c <_dtoa_r+0x2d4>)
 8005968:	6018      	str	r0, [r3, #0]
 800596a:	3801      	subs	r0, #1
 800596c:	f000 bd26 	b.w	80063bc <_dtoa_r+0xb24>
 8005970:	ab12      	add	r3, sp, #72	; 0x48
 8005972:	9301      	str	r3, [sp, #4]
 8005974:	ab13      	add	r3, sp, #76	; 0x4c
 8005976:	9300      	str	r3, [sp, #0]
 8005978:	4622      	mov	r2, r4
 800597a:	462b      	mov	r3, r5
 800597c:	4650      	mov	r0, sl
 800597e:	f001 f9ed 	bl	8006d5c <__d2b>
 8005982:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005986:	9004      	str	r0, [sp, #16]
 8005988:	b156      	cbz	r6, 80059a0 <_dtoa_r+0x108>
 800598a:	f3c5 0313 	ubfx	r3, r5, #0, #20
 800598e:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 8005992:	4620      	mov	r0, r4
 8005994:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 8005998:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800599c:	9711      	str	r7, [sp, #68]	; 0x44
 800599e:	e01d      	b.n	80059dc <_dtoa_r+0x144>
 80059a0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80059a2:	9e12      	ldr	r6, [sp, #72]	; 0x48
 80059a4:	441e      	add	r6, r3
 80059a6:	f206 4332 	addw	r3, r6, #1074	; 0x432
 80059aa:	2b20      	cmp	r3, #32
 80059ac:	dd0a      	ble.n	80059c4 <_dtoa_r+0x12c>
 80059ae:	9a02      	ldr	r2, [sp, #8]
 80059b0:	f206 4012 	addw	r0, r6, #1042	; 0x412
 80059b4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 80059b8:	fa22 f000 	lsr.w	r0, r2, r0
 80059bc:	fa08 f303 	lsl.w	r3, r8, r3
 80059c0:	4318      	orrs	r0, r3
 80059c2:	e004      	b.n	80059ce <_dtoa_r+0x136>
 80059c4:	f1c3 0020 	rsb	r0, r3, #32
 80059c8:	9b02      	ldr	r3, [sp, #8]
 80059ca:	fa03 f000 	lsl.w	r0, r3, r0
 80059ce:	f7fa fd09 	bl	80003e4 <__aeabi_ui2d>
 80059d2:	2301      	movs	r3, #1
 80059d4:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 80059d8:	3e01      	subs	r6, #1
 80059da:	9311      	str	r3, [sp, #68]	; 0x44
 80059dc:	2200      	movs	r2, #0
 80059de:	4b64      	ldr	r3, [pc, #400]	; (8005b70 <_dtoa_r+0x2d8>)
 80059e0:	f7fa fbc2 	bl	8000168 <__aeabi_dsub>
 80059e4:	a358      	add	r3, pc, #352	; (adr r3, 8005b48 <_dtoa_r+0x2b0>)
 80059e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059ea:	f7fa fd71 	bl	80004d0 <__aeabi_dmul>
 80059ee:	a358      	add	r3, pc, #352	; (adr r3, 8005b50 <_dtoa_r+0x2b8>)
 80059f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80059f4:	f7fa fbba 	bl	800016c <__adddf3>
 80059f8:	4604      	mov	r4, r0
 80059fa:	4630      	mov	r0, r6
 80059fc:	460d      	mov	r5, r1
 80059fe:	f7fa fd01 	bl	8000404 <__aeabi_i2d>
 8005a02:	a355      	add	r3, pc, #340	; (adr r3, 8005b58 <_dtoa_r+0x2c0>)
 8005a04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a08:	f7fa fd62 	bl	80004d0 <__aeabi_dmul>
 8005a0c:	4602      	mov	r2, r0
 8005a0e:	460b      	mov	r3, r1
 8005a10:	4620      	mov	r0, r4
 8005a12:	4629      	mov	r1, r5
 8005a14:	f7fa fbaa 	bl	800016c <__adddf3>
 8005a18:	4604      	mov	r4, r0
 8005a1a:	460d      	mov	r5, r1
 8005a1c:	f7fb f808 	bl	8000a30 <__aeabi_d2iz>
 8005a20:	2200      	movs	r2, #0
 8005a22:	4683      	mov	fp, r0
 8005a24:	2300      	movs	r3, #0
 8005a26:	4620      	mov	r0, r4
 8005a28:	4629      	mov	r1, r5
 8005a2a:	f7fa ffc3 	bl	80009b4 <__aeabi_dcmplt>
 8005a2e:	b158      	cbz	r0, 8005a48 <_dtoa_r+0x1b0>
 8005a30:	4658      	mov	r0, fp
 8005a32:	f7fa fce7 	bl	8000404 <__aeabi_i2d>
 8005a36:	4602      	mov	r2, r0
 8005a38:	460b      	mov	r3, r1
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	4629      	mov	r1, r5
 8005a3e:	f7fa ffaf 	bl	80009a0 <__aeabi_dcmpeq>
 8005a42:	b908      	cbnz	r0, 8005a48 <_dtoa_r+0x1b0>
 8005a44:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a48:	f1bb 0f16 	cmp.w	fp, #22
 8005a4c:	d80d      	bhi.n	8005a6a <_dtoa_r+0x1d2>
 8005a4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005a52:	4948      	ldr	r1, [pc, #288]	; (8005b74 <_dtoa_r+0x2dc>)
 8005a54:	eb01 01cb 	add.w	r1, r1, fp, lsl #3
 8005a58:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005a5c:	f7fa ffc8 	bl	80009f0 <__aeabi_dcmpgt>
 8005a60:	b130      	cbz	r0, 8005a70 <_dtoa_r+0x1d8>
 8005a62:	f10b 3bff 	add.w	fp, fp, #4294967295
 8005a66:	2300      	movs	r3, #0
 8005a68:	e000      	b.n	8005a6c <_dtoa_r+0x1d4>
 8005a6a:	2301      	movs	r3, #1
 8005a6c:	9310      	str	r3, [sp, #64]	; 0x40
 8005a6e:	e000      	b.n	8005a72 <_dtoa_r+0x1da>
 8005a70:	9010      	str	r0, [sp, #64]	; 0x40
 8005a72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005a74:	1b9e      	subs	r6, r3, r6
 8005a76:	1e73      	subs	r3, r6, #1
 8005a78:	9307      	str	r3, [sp, #28]
 8005a7a:	bf43      	ittte	mi
 8005a7c:	f1c3 0800 	rsbmi	r8, r3, #0
 8005a80:	2300      	movmi	r3, #0
 8005a82:	9307      	strmi	r3, [sp, #28]
 8005a84:	f04f 0800 	movpl.w	r8, #0
 8005a88:	f1bb 0f00 	cmp.w	fp, #0
 8005a8c:	db06      	blt.n	8005a9c <_dtoa_r+0x204>
 8005a8e:	9b07      	ldr	r3, [sp, #28]
 8005a90:	f8cd b02c 	str.w	fp, [sp, #44]	; 0x2c
 8005a94:	445b      	add	r3, fp
 8005a96:	9307      	str	r3, [sp, #28]
 8005a98:	2700      	movs	r7, #0
 8005a9a:	e005      	b.n	8005aa8 <_dtoa_r+0x210>
 8005a9c:	2300      	movs	r3, #0
 8005a9e:	ebcb 0808 	rsb	r8, fp, r8
 8005aa2:	f1cb 0700 	rsb	r7, fp, #0
 8005aa6:	930b      	str	r3, [sp, #44]	; 0x2c
 8005aa8:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005aaa:	2b09      	cmp	r3, #9
 8005aac:	d828      	bhi.n	8005b00 <_dtoa_r+0x268>
 8005aae:	2b05      	cmp	r3, #5
 8005ab0:	bfc4      	itt	gt
 8005ab2:	3b04      	subgt	r3, #4
 8005ab4:	931e      	strgt	r3, [sp, #120]	; 0x78
 8005ab6:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8005ab8:	bfc8      	it	gt
 8005aba:	2500      	movgt	r5, #0
 8005abc:	f1a3 0302 	sub.w	r3, r3, #2
 8005ac0:	bfd8      	it	le
 8005ac2:	2501      	movle	r5, #1
 8005ac4:	2b03      	cmp	r3, #3
 8005ac6:	d820      	bhi.n	8005b0a <_dtoa_r+0x272>
 8005ac8:	e8df f003 	tbb	[pc, r3]
 8005acc:	04020e06 	.word	0x04020e06
 8005ad0:	2301      	movs	r3, #1
 8005ad2:	e002      	b.n	8005ada <_dtoa_r+0x242>
 8005ad4:	2301      	movs	r3, #1
 8005ad6:	e008      	b.n	8005aea <_dtoa_r+0x252>
 8005ad8:	2300      	movs	r3, #0
 8005ada:	930a      	str	r3, [sp, #40]	; 0x28
 8005adc:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005ade:	2b00      	cmp	r3, #0
 8005ae0:	dd1d      	ble.n	8005b1e <_dtoa_r+0x286>
 8005ae2:	4699      	mov	r9, r3
 8005ae4:	9305      	str	r3, [sp, #20]
 8005ae6:	e021      	b.n	8005b2c <_dtoa_r+0x294>
 8005ae8:	2300      	movs	r3, #0
 8005aea:	930a      	str	r3, [sp, #40]	; 0x28
 8005aec:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005aee:	eb0b 0903 	add.w	r9, fp, r3
 8005af2:	f109 0301 	add.w	r3, r9, #1
 8005af6:	2b01      	cmp	r3, #1
 8005af8:	9305      	str	r3, [sp, #20]
 8005afa:	bfb8      	it	lt
 8005afc:	2301      	movlt	r3, #1
 8005afe:	e015      	b.n	8005b2c <_dtoa_r+0x294>
 8005b00:	2501      	movs	r5, #1
 8005b02:	2300      	movs	r3, #0
 8005b04:	931e      	str	r3, [sp, #120]	; 0x78
 8005b06:	950a      	str	r5, [sp, #40]	; 0x28
 8005b08:	e001      	b.n	8005b0e <_dtoa_r+0x276>
 8005b0a:	2301      	movs	r3, #1
 8005b0c:	930a      	str	r3, [sp, #40]	; 0x28
 8005b0e:	f04f 39ff 	mov.w	r9, #4294967295
 8005b12:	2200      	movs	r2, #0
 8005b14:	f8cd 9014 	str.w	r9, [sp, #20]
 8005b18:	2312      	movs	r3, #18
 8005b1a:	921f      	str	r2, [sp, #124]	; 0x7c
 8005b1c:	e006      	b.n	8005b2c <_dtoa_r+0x294>
 8005b1e:	f04f 0901 	mov.w	r9, #1
 8005b22:	464b      	mov	r3, r9
 8005b24:	f8cd 9014 	str.w	r9, [sp, #20]
 8005b28:	f8cd 907c 	str.w	r9, [sp, #124]	; 0x7c
 8005b2c:	f8da 4024 	ldr.w	r4, [sl, #36]	; 0x24
 8005b30:	2200      	movs	r2, #0
 8005b32:	6062      	str	r2, [r4, #4]
 8005b34:	2104      	movs	r1, #4
 8005b36:	f101 0214 	add.w	r2, r1, #20
 8005b3a:	429a      	cmp	r2, r3
 8005b3c:	d81c      	bhi.n	8005b78 <_dtoa_r+0x2e0>
 8005b3e:	6862      	ldr	r2, [r4, #4]
 8005b40:	0049      	lsls	r1, r1, #1
 8005b42:	3201      	adds	r2, #1
 8005b44:	6062      	str	r2, [r4, #4]
 8005b46:	e7f6      	b.n	8005b36 <_dtoa_r+0x29e>
 8005b48:	636f4361 	.word	0x636f4361
 8005b4c:	3fd287a7 	.word	0x3fd287a7
 8005b50:	8b60c8b3 	.word	0x8b60c8b3
 8005b54:	3fc68a28 	.word	0x3fc68a28
 8005b58:	509f79fb 	.word	0x509f79fb
 8005b5c:	3fd34413 	.word	0x3fd34413
 8005b60:	7ff00000 	.word	0x7ff00000
 8005b64:	08007b5a 	.word	0x08007b5a
 8005b68:	08007b63 	.word	0x08007b63
 8005b6c:	08007b49 	.word	0x08007b49
 8005b70:	3ff80000 	.word	0x3ff80000
 8005b74:	08007b78 	.word	0x08007b78
 8005b78:	6861      	ldr	r1, [r4, #4]
 8005b7a:	4650      	mov	r0, sl
 8005b7c:	f000 fe67 	bl	800684e <_Balloc>
 8005b80:	f8da 3024 	ldr.w	r3, [sl, #36]	; 0x24
 8005b84:	6020      	str	r0, [r4, #0]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	9306      	str	r3, [sp, #24]
 8005b8a:	9b05      	ldr	r3, [sp, #20]
 8005b8c:	2b0e      	cmp	r3, #14
 8005b8e:	f200 815b 	bhi.w	8005e48 <_dtoa_r+0x5b0>
 8005b92:	2d00      	cmp	r5, #0
 8005b94:	f000 8158 	beq.w	8005e48 <_dtoa_r+0x5b0>
 8005b98:	e9dd 3402 	ldrd	r3, r4, [sp, #8]
 8005b9c:	f1bb 0f00 	cmp.w	fp, #0
 8005ba0:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
 8005ba4:	dd30      	ble.n	8005c08 <_dtoa_r+0x370>
 8005ba6:	4a9f      	ldr	r2, [pc, #636]	; (8005e24 <_dtoa_r+0x58c>)
 8005ba8:	f00b 030f 	and.w	r3, fp, #15
 8005bac:	ea4f 152b 	mov.w	r5, fp, asr #4
 8005bb0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005bb4:	06e8      	lsls	r0, r5, #27
 8005bb6:	cb18      	ldmia	r3, {r3, r4}
 8005bb8:	e9cd 3408 	strd	r3, r4, [sp, #32]
 8005bbc:	d50c      	bpl.n	8005bd8 <_dtoa_r+0x340>
 8005bbe:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005bc2:	4b99      	ldr	r3, [pc, #612]	; (8005e28 <_dtoa_r+0x590>)
 8005bc4:	f005 050f 	and.w	r5, r5, #15
 8005bc8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005bcc:	f7fa fdaa 	bl	8000724 <__aeabi_ddiv>
 8005bd0:	2403      	movs	r4, #3
 8005bd2:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005bd6:	e000      	b.n	8005bda <_dtoa_r+0x342>
 8005bd8:	2402      	movs	r4, #2
 8005bda:	4e93      	ldr	r6, [pc, #588]	; (8005e28 <_dtoa_r+0x590>)
 8005bdc:	b16d      	cbz	r5, 8005bfa <_dtoa_r+0x362>
 8005bde:	07e9      	lsls	r1, r5, #31
 8005be0:	d508      	bpl.n	8005bf4 <_dtoa_r+0x35c>
 8005be2:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8005be6:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005bea:	f7fa fc71 	bl	80004d0 <__aeabi_dmul>
 8005bee:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005bf2:	3401      	adds	r4, #1
 8005bf4:	106d      	asrs	r5, r5, #1
 8005bf6:	3608      	adds	r6, #8
 8005bf8:	e7f0      	b.n	8005bdc <_dtoa_r+0x344>
 8005bfa:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005bfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005c02:	f7fa fd8f 	bl	8000724 <__aeabi_ddiv>
 8005c06:	e020      	b.n	8005c4a <_dtoa_r+0x3b2>
 8005c08:	f1cb 0500 	rsb	r5, fp, #0
 8005c0c:	b305      	cbz	r5, 8005c50 <_dtoa_r+0x3b8>
 8005c0e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	; 0x38
 8005c12:	4b84      	ldr	r3, [pc, #528]	; (8005e24 <_dtoa_r+0x58c>)
 8005c14:	f005 020f 	and.w	r2, r5, #15
 8005c18:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c20:	f7fa fc56 	bl	80004d0 <__aeabi_dmul>
 8005c24:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c28:	4e7f      	ldr	r6, [pc, #508]	; (8005e28 <_dtoa_r+0x590>)
 8005c2a:	112d      	asrs	r5, r5, #4
 8005c2c:	2300      	movs	r3, #0
 8005c2e:	2402      	movs	r4, #2
 8005c30:	b155      	cbz	r5, 8005c48 <_dtoa_r+0x3b0>
 8005c32:	07ea      	lsls	r2, r5, #31
 8005c34:	d505      	bpl.n	8005c42 <_dtoa_r+0x3aa>
 8005c36:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005c3a:	f7fa fc49 	bl	80004d0 <__aeabi_dmul>
 8005c3e:	3401      	adds	r4, #1
 8005c40:	2301      	movs	r3, #1
 8005c42:	106d      	asrs	r5, r5, #1
 8005c44:	3608      	adds	r6, #8
 8005c46:	e7f3      	b.n	8005c30 <_dtoa_r+0x398>
 8005c48:	b11b      	cbz	r3, 8005c52 <_dtoa_r+0x3ba>
 8005c4a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c4e:	e000      	b.n	8005c52 <_dtoa_r+0x3ba>
 8005c50:	2402      	movs	r4, #2
 8005c52:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005c54:	b1e3      	cbz	r3, 8005c90 <_dtoa_r+0x3f8>
 8005c56:	e9dd 5602 	ldrd	r5, r6, [sp, #8]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	4b73      	ldr	r3, [pc, #460]	; (8005e2c <_dtoa_r+0x594>)
 8005c5e:	4628      	mov	r0, r5
 8005c60:	4631      	mov	r1, r6
 8005c62:	f7fa fea7 	bl	80009b4 <__aeabi_dcmplt>
 8005c66:	b198      	cbz	r0, 8005c90 <_dtoa_r+0x3f8>
 8005c68:	9b05      	ldr	r3, [sp, #20]
 8005c6a:	b18b      	cbz	r3, 8005c90 <_dtoa_r+0x3f8>
 8005c6c:	f1b9 0f00 	cmp.w	r9, #0
 8005c70:	f340 80e6 	ble.w	8005e40 <_dtoa_r+0x5a8>
 8005c74:	f10b 33ff 	add.w	r3, fp, #4294967295
 8005c78:	9308      	str	r3, [sp, #32]
 8005c7a:	4631      	mov	r1, r6
 8005c7c:	2200      	movs	r2, #0
 8005c7e:	4b6c      	ldr	r3, [pc, #432]	; (8005e30 <_dtoa_r+0x598>)
 8005c80:	4628      	mov	r0, r5
 8005c82:	f7fa fc25 	bl	80004d0 <__aeabi_dmul>
 8005c86:	3401      	adds	r4, #1
 8005c88:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005c8c:	464e      	mov	r6, r9
 8005c8e:	e002      	b.n	8005c96 <_dtoa_r+0x3fe>
 8005c90:	9e05      	ldr	r6, [sp, #20]
 8005c92:	f8cd b020 	str.w	fp, [sp, #32]
 8005c96:	4620      	mov	r0, r4
 8005c98:	f7fa fbb4 	bl	8000404 <__aeabi_i2d>
 8005c9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005ca0:	f7fa fc16 	bl	80004d0 <__aeabi_dmul>
 8005ca4:	4b63      	ldr	r3, [pc, #396]	; (8005e34 <_dtoa_r+0x59c>)
 8005ca6:	2200      	movs	r2, #0
 8005ca8:	f7fa fa60 	bl	800016c <__adddf3>
 8005cac:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 8005cb0:	4604      	mov	r4, r0
 8005cb2:	930c      	str	r3, [sp, #48]	; 0x30
 8005cb4:	461d      	mov	r5, r3
 8005cb6:	b9d6      	cbnz	r6, 8005cee <_dtoa_r+0x456>
 8005cb8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	4b5e      	ldr	r3, [pc, #376]	; (8005e38 <_dtoa_r+0x5a0>)
 8005cc0:	f7fa fa52 	bl	8000168 <__aeabi_dsub>
 8005cc4:	4622      	mov	r2, r4
 8005cc6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005cc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005ccc:	f7fa fe90 	bl	80009f0 <__aeabi_dcmpgt>
 8005cd0:	2800      	cmp	r0, #0
 8005cd2:	f040 823f 	bne.w	8006154 <_dtoa_r+0x8bc>
 8005cd6:	990c      	ldr	r1, [sp, #48]	; 0x30
 8005cd8:	4622      	mov	r2, r4
 8005cda:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005cde:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005ce2:	f7fa fe67 	bl	80009b4 <__aeabi_dcmplt>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	f040 822b 	bne.w	8006142 <_dtoa_r+0x8aa>
 8005cec:	e0a8      	b.n	8005e40 <_dtoa_r+0x5a8>
 8005cee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005cf0:	4b4c      	ldr	r3, [pc, #304]	; (8005e24 <_dtoa_r+0x58c>)
 8005cf2:	1e71      	subs	r1, r6, #1
 8005cf4:	2a00      	cmp	r2, #0
 8005cf6:	d049      	beq.n	8005d8c <_dtoa_r+0x4f4>
 8005cf8:	eb03 03c1 	add.w	r3, r3, r1, lsl #3
 8005cfc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d00:	2000      	movs	r0, #0
 8005d02:	494e      	ldr	r1, [pc, #312]	; (8005e3c <_dtoa_r+0x5a4>)
 8005d04:	f7fa fd0e 	bl	8000724 <__aeabi_ddiv>
 8005d08:	4622      	mov	r2, r4
 8005d0a:	462b      	mov	r3, r5
 8005d0c:	f7fa fa2c 	bl	8000168 <__aeabi_dsub>
 8005d10:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d14:	9c06      	ldr	r4, [sp, #24]
 8005d16:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d1a:	f7fa fe89 	bl	8000a30 <__aeabi_d2iz>
 8005d1e:	4605      	mov	r5, r0
 8005d20:	f7fa fb70 	bl	8000404 <__aeabi_i2d>
 8005d24:	4602      	mov	r2, r0
 8005d26:	460b      	mov	r3, r1
 8005d28:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d2c:	f7fa fa1c 	bl	8000168 <__aeabi_dsub>
 8005d30:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d34:	3530      	adds	r5, #48	; 0x30
 8005d36:	f804 5b01 	strb.w	r5, [r4], #1
 8005d3a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d3e:	f7fa fe39 	bl	80009b4 <__aeabi_dcmplt>
 8005d42:	2800      	cmp	r0, #0
 8005d44:	f040 831d 	bne.w	8006382 <_dtoa_r+0xaea>
 8005d48:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005d4c:	2000      	movs	r0, #0
 8005d4e:	4937      	ldr	r1, [pc, #220]	; (8005e2c <_dtoa_r+0x594>)
 8005d50:	f7fa fa0a 	bl	8000168 <__aeabi_dsub>
 8005d54:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005d58:	f7fa fe2c 	bl	80009b4 <__aeabi_dcmplt>
 8005d5c:	2800      	cmp	r0, #0
 8005d5e:	f040 80d1 	bne.w	8005f04 <_dtoa_r+0x66c>
 8005d62:	9b06      	ldr	r3, [sp, #24]
 8005d64:	1ae3      	subs	r3, r4, r3
 8005d66:	42b3      	cmp	r3, r6
 8005d68:	da6a      	bge.n	8005e40 <_dtoa_r+0x5a8>
 8005d6a:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005d6e:	2200      	movs	r2, #0
 8005d70:	4b2f      	ldr	r3, [pc, #188]	; (8005e30 <_dtoa_r+0x598>)
 8005d72:	f7fa fbad 	bl	80004d0 <__aeabi_dmul>
 8005d76:	2200      	movs	r2, #0
 8005d78:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005d7c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005d80:	4b2b      	ldr	r3, [pc, #172]	; (8005e30 <_dtoa_r+0x598>)
 8005d82:	f7fa fba5 	bl	80004d0 <__aeabi_dmul>
 8005d86:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d8a:	e7c4      	b.n	8005d16 <_dtoa_r+0x47e>
 8005d8c:	eb03 01c1 	add.w	r1, r3, r1, lsl #3
 8005d90:	4622      	mov	r2, r4
 8005d92:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005d96:	462b      	mov	r3, r5
 8005d98:	f7fa fb9a 	bl	80004d0 <__aeabi_dmul>
 8005d9c:	9b06      	ldr	r3, [sp, #24]
 8005d9e:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8005da2:	461d      	mov	r5, r3
 8005da4:	199c      	adds	r4, r3, r6
 8005da6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005daa:	f7fa fe41 	bl	8000a30 <__aeabi_d2iz>
 8005dae:	4606      	mov	r6, r0
 8005db0:	f7fa fb28 	bl	8000404 <__aeabi_i2d>
 8005db4:	4602      	mov	r2, r0
 8005db6:	460b      	mov	r3, r1
 8005db8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005dbc:	f7fa f9d4 	bl	8000168 <__aeabi_dsub>
 8005dc0:	3630      	adds	r6, #48	; 0x30
 8005dc2:	f805 6b01 	strb.w	r6, [r5], #1
 8005dc6:	42ac      	cmp	r4, r5
 8005dc8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005dcc:	f04f 0200 	mov.w	r2, #0
 8005dd0:	d122      	bne.n	8005e18 <_dtoa_r+0x580>
 8005dd2:	4b1a      	ldr	r3, [pc, #104]	; (8005e3c <_dtoa_r+0x5a4>)
 8005dd4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8005dd8:	f7fa f9c8 	bl	800016c <__adddf3>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	460b      	mov	r3, r1
 8005de0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005de4:	f7fa fe04 	bl	80009f0 <__aeabi_dcmpgt>
 8005de8:	2800      	cmp	r0, #0
 8005dea:	f040 808b 	bne.w	8005f04 <_dtoa_r+0x66c>
 8005dee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8005df2:	2000      	movs	r0, #0
 8005df4:	4911      	ldr	r1, [pc, #68]	; (8005e3c <_dtoa_r+0x5a4>)
 8005df6:	f7fa f9b7 	bl	8000168 <__aeabi_dsub>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e02:	f7fa fdd7 	bl	80009b4 <__aeabi_dcmplt>
 8005e06:	b1d8      	cbz	r0, 8005e40 <_dtoa_r+0x5a8>
 8005e08:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8005e0c:	1e62      	subs	r2, r4, #1
 8005e0e:	2b30      	cmp	r3, #48	; 0x30
 8005e10:	f040 82b7 	bne.w	8006382 <_dtoa_r+0xaea>
 8005e14:	4614      	mov	r4, r2
 8005e16:	e7f7      	b.n	8005e08 <_dtoa_r+0x570>
 8005e18:	4b05      	ldr	r3, [pc, #20]	; (8005e30 <_dtoa_r+0x598>)
 8005e1a:	f7fa fb59 	bl	80004d0 <__aeabi_dmul>
 8005e1e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e22:	e7c0      	b.n	8005da6 <_dtoa_r+0x50e>
 8005e24:	08007b78 	.word	0x08007b78
 8005e28:	08007c40 	.word	0x08007c40
 8005e2c:	3ff00000 	.word	0x3ff00000
 8005e30:	40240000 	.word	0x40240000
 8005e34:	401c0000 	.word	0x401c0000
 8005e38:	40140000 	.word	0x40140000
 8005e3c:	3fe00000 	.word	0x3fe00000
 8005e40:	e9dd 340e 	ldrd	r3, r4, [sp, #56]	; 0x38
 8005e44:	e9cd 3402 	strd	r3, r4, [sp, #8]
 8005e48:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	db7c      	blt.n	8005f48 <_dtoa_r+0x6b0>
 8005e4e:	f1bb 0f0e 	cmp.w	fp, #14
 8005e52:	dc79      	bgt.n	8005f48 <_dtoa_r+0x6b0>
 8005e54:	4bab      	ldr	r3, [pc, #684]	; (8006104 <_dtoa_r+0x86c>)
 8005e56:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8005e5a:	e9d3 6700 	ldrd	r6, r7, [r3]
 8005e5e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	da14      	bge.n	8005e8e <_dtoa_r+0x5f6>
 8005e64:	9b05      	ldr	r3, [sp, #20]
 8005e66:	2b00      	cmp	r3, #0
 8005e68:	dc11      	bgt.n	8005e8e <_dtoa_r+0x5f6>
 8005e6a:	f040 816c 	bne.w	8006146 <_dtoa_r+0x8ae>
 8005e6e:	2200      	movs	r2, #0
 8005e70:	4ba5      	ldr	r3, [pc, #660]	; (8006108 <_dtoa_r+0x870>)
 8005e72:	4630      	mov	r0, r6
 8005e74:	4639      	mov	r1, r7
 8005e76:	f7fa fb2b 	bl	80004d0 <__aeabi_dmul>
 8005e7a:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8005e7e:	f7fa fdad 	bl	80009dc <__aeabi_dcmpge>
 8005e82:	9d05      	ldr	r5, [sp, #20]
 8005e84:	462e      	mov	r6, r5
 8005e86:	2800      	cmp	r0, #0
 8005e88:	f040 815f 	bne.w	800614a <_dtoa_r+0x8b2>
 8005e8c:	e165      	b.n	800615a <_dtoa_r+0x8c2>
 8005e8e:	9c06      	ldr	r4, [sp, #24]
 8005e90:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8005e94:	4632      	mov	r2, r6
 8005e96:	463b      	mov	r3, r7
 8005e98:	4640      	mov	r0, r8
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	f7fa fc42 	bl	8000724 <__aeabi_ddiv>
 8005ea0:	f7fa fdc6 	bl	8000a30 <__aeabi_d2iz>
 8005ea4:	4605      	mov	r5, r0
 8005ea6:	f7fa faad 	bl	8000404 <__aeabi_i2d>
 8005eaa:	4632      	mov	r2, r6
 8005eac:	463b      	mov	r3, r7
 8005eae:	f7fa fb0f 	bl	80004d0 <__aeabi_dmul>
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4602      	mov	r2, r0
 8005eb6:	4649      	mov	r1, r9
 8005eb8:	4640      	mov	r0, r8
 8005eba:	f7fa f955 	bl	8000168 <__aeabi_dsub>
 8005ebe:	f105 0e30 	add.w	lr, r5, #48	; 0x30
 8005ec2:	9b06      	ldr	r3, [sp, #24]
 8005ec4:	f804 eb01 	strb.w	lr, [r4], #1
 8005ec8:	ebc3 0e04 	rsb	lr, r3, r4
 8005ecc:	9b05      	ldr	r3, [sp, #20]
 8005ece:	4573      	cmp	r3, lr
 8005ed0:	d12d      	bne.n	8005f2e <_dtoa_r+0x696>
 8005ed2:	4602      	mov	r2, r0
 8005ed4:	460b      	mov	r3, r1
 8005ed6:	f7fa f949 	bl	800016c <__adddf3>
 8005eda:	4680      	mov	r8, r0
 8005edc:	4689      	mov	r9, r1
 8005ede:	4602      	mov	r2, r0
 8005ee0:	460b      	mov	r3, r1
 8005ee2:	4630      	mov	r0, r6
 8005ee4:	4639      	mov	r1, r7
 8005ee6:	f7fa fd65 	bl	80009b4 <__aeabi_dcmplt>
 8005eea:	b978      	cbnz	r0, 8005f0c <_dtoa_r+0x674>
 8005eec:	4642      	mov	r2, r8
 8005eee:	464b      	mov	r3, r9
 8005ef0:	4630      	mov	r0, r6
 8005ef2:	4639      	mov	r1, r7
 8005ef4:	f7fa fd54 	bl	80009a0 <__aeabi_dcmpeq>
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	f000 8244 	beq.w	8006386 <_dtoa_r+0xaee>
 8005efe:	07eb      	lsls	r3, r5, #31
 8005f00:	d404      	bmi.n	8005f0c <_dtoa_r+0x674>
 8005f02:	e240      	b.n	8006386 <_dtoa_r+0xaee>
 8005f04:	f8dd b020 	ldr.w	fp, [sp, #32]
 8005f08:	e000      	b.n	8005f0c <_dtoa_r+0x674>
 8005f0a:	461c      	mov	r4, r3
 8005f0c:	f814 2c01 	ldrb.w	r2, [r4, #-1]
 8005f10:	1e63      	subs	r3, r4, #1
 8005f12:	2a39      	cmp	r2, #57	; 0x39
 8005f14:	d107      	bne.n	8005f26 <_dtoa_r+0x68e>
 8005f16:	9a06      	ldr	r2, [sp, #24]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d1f6      	bne.n	8005f0a <_dtoa_r+0x672>
 8005f1c:	9906      	ldr	r1, [sp, #24]
 8005f1e:	2230      	movs	r2, #48	; 0x30
 8005f20:	f10b 0b01 	add.w	fp, fp, #1
 8005f24:	700a      	strb	r2, [r1, #0]
 8005f26:	781a      	ldrb	r2, [r3, #0]
 8005f28:	3201      	adds	r2, #1
 8005f2a:	701a      	strb	r2, [r3, #0]
 8005f2c:	e22b      	b.n	8006386 <_dtoa_r+0xaee>
 8005f2e:	2200      	movs	r2, #0
 8005f30:	4b76      	ldr	r3, [pc, #472]	; (800610c <_dtoa_r+0x874>)
 8005f32:	f7fa facd 	bl	80004d0 <__aeabi_dmul>
 8005f36:	2200      	movs	r2, #0
 8005f38:	2300      	movs	r3, #0
 8005f3a:	4680      	mov	r8, r0
 8005f3c:	4689      	mov	r9, r1
 8005f3e:	f7fa fd2f 	bl	80009a0 <__aeabi_dcmpeq>
 8005f42:	2800      	cmp	r0, #0
 8005f44:	d0a6      	beq.n	8005e94 <_dtoa_r+0x5fc>
 8005f46:	e21e      	b.n	8006386 <_dtoa_r+0xaee>
 8005f48:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005f4a:	2a00      	cmp	r2, #0
 8005f4c:	d02b      	beq.n	8005fa6 <_dtoa_r+0x70e>
 8005f4e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8005f50:	2a01      	cmp	r2, #1
 8005f52:	dc0a      	bgt.n	8005f6a <_dtoa_r+0x6d2>
 8005f54:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8005f56:	b112      	cbz	r2, 8005f5e <_dtoa_r+0x6c6>
 8005f58:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8005f5c:	e002      	b.n	8005f64 <_dtoa_r+0x6cc>
 8005f5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8005f60:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005f64:	463d      	mov	r5, r7
 8005f66:	4644      	mov	r4, r8
 8005f68:	e013      	b.n	8005f92 <_dtoa_r+0x6fa>
 8005f6a:	9b05      	ldr	r3, [sp, #20]
 8005f6c:	1e5d      	subs	r5, r3, #1
 8005f6e:	42af      	cmp	r7, r5
 8005f70:	bfbf      	itttt	lt
 8005f72:	9b0b      	ldrlt	r3, [sp, #44]	; 0x2c
 8005f74:	1bea      	sublt	r2, r5, r7
 8005f76:	189b      	addlt	r3, r3, r2
 8005f78:	930b      	strlt	r3, [sp, #44]	; 0x2c
 8005f7a:	9b05      	ldr	r3, [sp, #20]
 8005f7c:	bfb6      	itet	lt
 8005f7e:	462f      	movlt	r7, r5
 8005f80:	1b7d      	subge	r5, r7, r5
 8005f82:	2500      	movlt	r5, #0
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	bfa7      	ittee	ge
 8005f88:	4644      	movge	r4, r8
 8005f8a:	9b05      	ldrge	r3, [sp, #20]
 8005f8c:	ebc3 0408 	rsblt	r4, r3, r8
 8005f90:	2300      	movlt	r3, #0
 8005f92:	9a07      	ldr	r2, [sp, #28]
 8005f94:	2101      	movs	r1, #1
 8005f96:	441a      	add	r2, r3
 8005f98:	4650      	mov	r0, sl
 8005f9a:	4498      	add	r8, r3
 8005f9c:	9207      	str	r2, [sp, #28]
 8005f9e:	f000 fd2a 	bl	80069f6 <__i2b>
 8005fa2:	4606      	mov	r6, r0
 8005fa4:	e002      	b.n	8005fac <_dtoa_r+0x714>
 8005fa6:	463d      	mov	r5, r7
 8005fa8:	4644      	mov	r4, r8
 8005faa:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 8005fac:	b15c      	cbz	r4, 8005fc6 <_dtoa_r+0x72e>
 8005fae:	9b07      	ldr	r3, [sp, #28]
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	dd08      	ble.n	8005fc6 <_dtoa_r+0x72e>
 8005fb4:	42a3      	cmp	r3, r4
 8005fb6:	bfa8      	it	ge
 8005fb8:	4623      	movge	r3, r4
 8005fba:	9a07      	ldr	r2, [sp, #28]
 8005fbc:	ebc3 0808 	rsb	r8, r3, r8
 8005fc0:	1ae4      	subs	r4, r4, r3
 8005fc2:	1ad3      	subs	r3, r2, r3
 8005fc4:	9307      	str	r3, [sp, #28]
 8005fc6:	2f00      	cmp	r7, #0
 8005fc8:	dd1d      	ble.n	8006006 <_dtoa_r+0x76e>
 8005fca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005fcc:	b1ab      	cbz	r3, 8005ffa <_dtoa_r+0x762>
 8005fce:	b18d      	cbz	r5, 8005ff4 <_dtoa_r+0x75c>
 8005fd0:	4631      	mov	r1, r6
 8005fd2:	462a      	mov	r2, r5
 8005fd4:	4650      	mov	r0, sl
 8005fd6:	f000 fda7 	bl	8006b28 <__pow5mult>
 8005fda:	9a04      	ldr	r2, [sp, #16]
 8005fdc:	4601      	mov	r1, r0
 8005fde:	4606      	mov	r6, r0
 8005fe0:	4650      	mov	r0, sl
 8005fe2:	f000 fd11 	bl	8006a08 <__multiply>
 8005fe6:	9904      	ldr	r1, [sp, #16]
 8005fe8:	9008      	str	r0, [sp, #32]
 8005fea:	4650      	mov	r0, sl
 8005fec:	f000 fc64 	bl	80068b8 <_Bfree>
 8005ff0:	9b08      	ldr	r3, [sp, #32]
 8005ff2:	9304      	str	r3, [sp, #16]
 8005ff4:	1b7a      	subs	r2, r7, r5
 8005ff6:	d006      	beq.n	8006006 <_dtoa_r+0x76e>
 8005ff8:	e000      	b.n	8005ffc <_dtoa_r+0x764>
 8005ffa:	463a      	mov	r2, r7
 8005ffc:	9904      	ldr	r1, [sp, #16]
 8005ffe:	4650      	mov	r0, sl
 8006000:	f000 fd92 	bl	8006b28 <__pow5mult>
 8006004:	9004      	str	r0, [sp, #16]
 8006006:	2101      	movs	r1, #1
 8006008:	4650      	mov	r0, sl
 800600a:	f000 fcf4 	bl	80069f6 <__i2b>
 800600e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006010:	4605      	mov	r5, r0
 8006012:	b35b      	cbz	r3, 800606c <_dtoa_r+0x7d4>
 8006014:	461a      	mov	r2, r3
 8006016:	4601      	mov	r1, r0
 8006018:	4650      	mov	r0, sl
 800601a:	f000 fd85 	bl	8006b28 <__pow5mult>
 800601e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006020:	4605      	mov	r5, r0
 8006022:	2b01      	cmp	r3, #1
 8006024:	dc18      	bgt.n	8006058 <_dtoa_r+0x7c0>
 8006026:	9b02      	ldr	r3, [sp, #8]
 8006028:	b983      	cbnz	r3, 800604c <_dtoa_r+0x7b4>
 800602a:	9b03      	ldr	r3, [sp, #12]
 800602c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006030:	b973      	cbnz	r3, 8006050 <_dtoa_r+0x7b8>
 8006032:	9b03      	ldr	r3, [sp, #12]
 8006034:	f023 4700 	bic.w	r7, r3, #2147483648	; 0x80000000
 8006038:	0d3f      	lsrs	r7, r7, #20
 800603a:	053f      	lsls	r7, r7, #20
 800603c:	b14f      	cbz	r7, 8006052 <_dtoa_r+0x7ba>
 800603e:	9b07      	ldr	r3, [sp, #28]
 8006040:	f108 0801 	add.w	r8, r8, #1
 8006044:	3301      	adds	r3, #1
 8006046:	9307      	str	r3, [sp, #28]
 8006048:	2701      	movs	r7, #1
 800604a:	e002      	b.n	8006052 <_dtoa_r+0x7ba>
 800604c:	2700      	movs	r7, #0
 800604e:	e000      	b.n	8006052 <_dtoa_r+0x7ba>
 8006050:	9f02      	ldr	r7, [sp, #8]
 8006052:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006054:	b173      	cbz	r3, 8006074 <_dtoa_r+0x7dc>
 8006056:	e000      	b.n	800605a <_dtoa_r+0x7c2>
 8006058:	2700      	movs	r7, #0
 800605a:	692b      	ldr	r3, [r5, #16]
 800605c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 8006060:	6918      	ldr	r0, [r3, #16]
 8006062:	f000 fc7b 	bl	800695c <__hi0bits>
 8006066:	f1c0 0020 	rsb	r0, r0, #32
 800606a:	e004      	b.n	8006076 <_dtoa_r+0x7de>
 800606c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800606e:	2b01      	cmp	r3, #1
 8006070:	ddd9      	ble.n	8006026 <_dtoa_r+0x78e>
 8006072:	9f0b      	ldr	r7, [sp, #44]	; 0x2c
 8006074:	2001      	movs	r0, #1
 8006076:	9b07      	ldr	r3, [sp, #28]
 8006078:	4418      	add	r0, r3
 800607a:	f010 001f 	ands.w	r0, r0, #31
 800607e:	d008      	beq.n	8006092 <_dtoa_r+0x7fa>
 8006080:	f1c0 0320 	rsb	r3, r0, #32
 8006084:	2b04      	cmp	r3, #4
 8006086:	dd02      	ble.n	800608e <_dtoa_r+0x7f6>
 8006088:	f1c0 001c 	rsb	r0, r0, #28
 800608c:	e002      	b.n	8006094 <_dtoa_r+0x7fc>
 800608e:	d006      	beq.n	800609e <_dtoa_r+0x806>
 8006090:	4618      	mov	r0, r3
 8006092:	301c      	adds	r0, #28
 8006094:	9b07      	ldr	r3, [sp, #28]
 8006096:	4480      	add	r8, r0
 8006098:	4403      	add	r3, r0
 800609a:	4404      	add	r4, r0
 800609c:	9307      	str	r3, [sp, #28]
 800609e:	f1b8 0f00 	cmp.w	r8, #0
 80060a2:	dd05      	ble.n	80060b0 <_dtoa_r+0x818>
 80060a4:	4642      	mov	r2, r8
 80060a6:	9904      	ldr	r1, [sp, #16]
 80060a8:	4650      	mov	r0, sl
 80060aa:	f000 fd8b 	bl	8006bc4 <__lshift>
 80060ae:	9004      	str	r0, [sp, #16]
 80060b0:	9b07      	ldr	r3, [sp, #28]
 80060b2:	2b00      	cmp	r3, #0
 80060b4:	dd05      	ble.n	80060c2 <_dtoa_r+0x82a>
 80060b6:	4629      	mov	r1, r5
 80060b8:	461a      	mov	r2, r3
 80060ba:	4650      	mov	r0, sl
 80060bc:	f000 fd82 	bl	8006bc4 <__lshift>
 80060c0:	4605      	mov	r5, r0
 80060c2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80060c4:	b323      	cbz	r3, 8006110 <_dtoa_r+0x878>
 80060c6:	4629      	mov	r1, r5
 80060c8:	9804      	ldr	r0, [sp, #16]
 80060ca:	f000 fdcc 	bl	8006c66 <__mcmp>
 80060ce:	2800      	cmp	r0, #0
 80060d0:	da1e      	bge.n	8006110 <_dtoa_r+0x878>
 80060d2:	2300      	movs	r3, #0
 80060d4:	220a      	movs	r2, #10
 80060d6:	9904      	ldr	r1, [sp, #16]
 80060d8:	4650      	mov	r0, sl
 80060da:	f000 fc04 	bl	80068e6 <__multadd>
 80060de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80060e0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80060e4:	9004      	str	r0, [sp, #16]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	f000 815f 	beq.w	80063aa <_dtoa_r+0xb12>
 80060ec:	4631      	mov	r1, r6
 80060ee:	2300      	movs	r3, #0
 80060f0:	220a      	movs	r2, #10
 80060f2:	4650      	mov	r0, sl
 80060f4:	f000 fbf7 	bl	80068e6 <__multadd>
 80060f8:	f1b9 0f00 	cmp.w	r9, #0
 80060fc:	4606      	mov	r6, r0
 80060fe:	dc3f      	bgt.n	8006180 <_dtoa_r+0x8e8>
 8006100:	e03b      	b.n	800617a <_dtoa_r+0x8e2>
 8006102:	bf00      	nop
 8006104:	08007b78 	.word	0x08007b78
 8006108:	40140000 	.word	0x40140000
 800610c:	40240000 	.word	0x40240000
 8006110:	9b05      	ldr	r3, [sp, #20]
 8006112:	2b00      	cmp	r3, #0
 8006114:	dc2b      	bgt.n	800616e <_dtoa_r+0x8d6>
 8006116:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8006118:	2b02      	cmp	r3, #2
 800611a:	dd28      	ble.n	800616e <_dtoa_r+0x8d6>
 800611c:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006120:	f1b9 0f00 	cmp.w	r9, #0
 8006124:	d111      	bne.n	800614a <_dtoa_r+0x8b2>
 8006126:	4629      	mov	r1, r5
 8006128:	464b      	mov	r3, r9
 800612a:	2205      	movs	r2, #5
 800612c:	4650      	mov	r0, sl
 800612e:	f000 fbda 	bl	80068e6 <__multadd>
 8006132:	4601      	mov	r1, r0
 8006134:	4605      	mov	r5, r0
 8006136:	9804      	ldr	r0, [sp, #16]
 8006138:	f000 fd95 	bl	8006c66 <__mcmp>
 800613c:	2800      	cmp	r0, #0
 800613e:	dc0c      	bgt.n	800615a <_dtoa_r+0x8c2>
 8006140:	e003      	b.n	800614a <_dtoa_r+0x8b2>
 8006142:	4635      	mov	r5, r6
 8006144:	e000      	b.n	8006148 <_dtoa_r+0x8b0>
 8006146:	2500      	movs	r5, #0
 8006148:	462e      	mov	r6, r5
 800614a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800614c:	9c06      	ldr	r4, [sp, #24]
 800614e:	ea6f 0b03 	mvn.w	fp, r3
 8006152:	e009      	b.n	8006168 <_dtoa_r+0x8d0>
 8006154:	4635      	mov	r5, r6
 8006156:	f8dd b020 	ldr.w	fp, [sp, #32]
 800615a:	9b06      	ldr	r3, [sp, #24]
 800615c:	9a06      	ldr	r2, [sp, #24]
 800615e:	1c5c      	adds	r4, r3, #1
 8006160:	2331      	movs	r3, #49	; 0x31
 8006162:	7013      	strb	r3, [r2, #0]
 8006164:	f10b 0b01 	add.w	fp, fp, #1
 8006168:	9605      	str	r6, [sp, #20]
 800616a:	2600      	movs	r6, #0
 800616c:	e0f7      	b.n	800635e <_dtoa_r+0xac6>
 800616e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006170:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8006174:	b923      	cbnz	r3, 8006180 <_dtoa_r+0x8e8>
 8006176:	9c06      	ldr	r4, [sp, #24]
 8006178:	e0b2      	b.n	80062e0 <_dtoa_r+0xa48>
 800617a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800617c:	2b02      	cmp	r3, #2
 800617e:	dccf      	bgt.n	8006120 <_dtoa_r+0x888>
 8006180:	2c00      	cmp	r4, #0
 8006182:	dd05      	ble.n	8006190 <_dtoa_r+0x8f8>
 8006184:	4631      	mov	r1, r6
 8006186:	4622      	mov	r2, r4
 8006188:	4650      	mov	r0, sl
 800618a:	f000 fd1b 	bl	8006bc4 <__lshift>
 800618e:	4606      	mov	r6, r0
 8006190:	b19f      	cbz	r7, 80061ba <_dtoa_r+0x922>
 8006192:	6871      	ldr	r1, [r6, #4]
 8006194:	4650      	mov	r0, sl
 8006196:	f000 fb5a 	bl	800684e <_Balloc>
 800619a:	4604      	mov	r4, r0
 800619c:	6932      	ldr	r2, [r6, #16]
 800619e:	f106 010c 	add.w	r1, r6, #12
 80061a2:	3202      	adds	r2, #2
 80061a4:	0092      	lsls	r2, r2, #2
 80061a6:	300c      	adds	r0, #12
 80061a8:	f000 fb44 	bl	8006834 <memcpy>
 80061ac:	2201      	movs	r2, #1
 80061ae:	4621      	mov	r1, r4
 80061b0:	4650      	mov	r0, sl
 80061b2:	f000 fd07 	bl	8006bc4 <__lshift>
 80061b6:	9005      	str	r0, [sp, #20]
 80061b8:	e000      	b.n	80061bc <_dtoa_r+0x924>
 80061ba:	9605      	str	r6, [sp, #20]
 80061bc:	9b02      	ldr	r3, [sp, #8]
 80061be:	9f06      	ldr	r7, [sp, #24]
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	9307      	str	r3, [sp, #28]
 80061c6:	4629      	mov	r1, r5
 80061c8:	9804      	ldr	r0, [sp, #16]
 80061ca:	f7ff fad7 	bl	800577c <quorem>
 80061ce:	4631      	mov	r1, r6
 80061d0:	4604      	mov	r4, r0
 80061d2:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80061d6:	9804      	ldr	r0, [sp, #16]
 80061d8:	f000 fd45 	bl	8006c66 <__mcmp>
 80061dc:	9a05      	ldr	r2, [sp, #20]
 80061de:	9002      	str	r0, [sp, #8]
 80061e0:	4629      	mov	r1, r5
 80061e2:	4650      	mov	r0, sl
 80061e4:	f000 fd5b 	bl	8006c9e <__mdiff>
 80061e8:	68c3      	ldr	r3, [r0, #12]
 80061ea:	4602      	mov	r2, r0
 80061ec:	b93b      	cbnz	r3, 80061fe <_dtoa_r+0x966>
 80061ee:	4601      	mov	r1, r0
 80061f0:	900a      	str	r0, [sp, #40]	; 0x28
 80061f2:	9804      	ldr	r0, [sp, #16]
 80061f4:	f000 fd37 	bl	8006c66 <__mcmp>
 80061f8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80061fa:	4603      	mov	r3, r0
 80061fc:	e000      	b.n	8006200 <_dtoa_r+0x968>
 80061fe:	2301      	movs	r3, #1
 8006200:	4611      	mov	r1, r2
 8006202:	4650      	mov	r0, sl
 8006204:	930a      	str	r3, [sp, #40]	; 0x28
 8006206:	f000 fb57 	bl	80068b8 <_Bfree>
 800620a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800620c:	b953      	cbnz	r3, 8006224 <_dtoa_r+0x98c>
 800620e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8006210:	b942      	cbnz	r2, 8006224 <_dtoa_r+0x98c>
 8006212:	9a07      	ldr	r2, [sp, #28]
 8006214:	b932      	cbnz	r2, 8006224 <_dtoa_r+0x98c>
 8006216:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800621a:	d02a      	beq.n	8006272 <_dtoa_r+0x9da>
 800621c:	9b02      	ldr	r3, [sp, #8]
 800621e:	2b00      	cmp	r3, #0
 8006220:	dc1c      	bgt.n	800625c <_dtoa_r+0x9c4>
 8006222:	e01d      	b.n	8006260 <_dtoa_r+0x9c8>
 8006224:	9a02      	ldr	r2, [sp, #8]
 8006226:	2a00      	cmp	r2, #0
 8006228:	db04      	blt.n	8006234 <_dtoa_r+0x99c>
 800622a:	d11b      	bne.n	8006264 <_dtoa_r+0x9cc>
 800622c:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800622e:	b9ca      	cbnz	r2, 8006264 <_dtoa_r+0x9cc>
 8006230:	9a07      	ldr	r2, [sp, #28]
 8006232:	b9ba      	cbnz	r2, 8006264 <_dtoa_r+0x9cc>
 8006234:	2b00      	cmp	r3, #0
 8006236:	dd13      	ble.n	8006260 <_dtoa_r+0x9c8>
 8006238:	2201      	movs	r2, #1
 800623a:	9904      	ldr	r1, [sp, #16]
 800623c:	4650      	mov	r0, sl
 800623e:	f000 fcc1 	bl	8006bc4 <__lshift>
 8006242:	4629      	mov	r1, r5
 8006244:	9004      	str	r0, [sp, #16]
 8006246:	f000 fd0e 	bl	8006c66 <__mcmp>
 800624a:	2800      	cmp	r0, #0
 800624c:	dc03      	bgt.n	8006256 <_dtoa_r+0x9be>
 800624e:	d107      	bne.n	8006260 <_dtoa_r+0x9c8>
 8006250:	f018 0f01 	tst.w	r8, #1
 8006254:	d004      	beq.n	8006260 <_dtoa_r+0x9c8>
 8006256:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800625a:	d00a      	beq.n	8006272 <_dtoa_r+0x9da>
 800625c:	f104 0831 	add.w	r8, r4, #49	; 0x31
 8006260:	1c7c      	adds	r4, r7, #1
 8006262:	e00c      	b.n	800627e <_dtoa_r+0x9e6>
 8006264:	2b00      	cmp	r3, #0
 8006266:	f107 0401 	add.w	r4, r7, #1
 800626a:	dd0b      	ble.n	8006284 <_dtoa_r+0x9ec>
 800626c:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 8006270:	d103      	bne.n	800627a <_dtoa_r+0x9e2>
 8006272:	2339      	movs	r3, #57	; 0x39
 8006274:	703b      	strb	r3, [r7, #0]
 8006276:	3701      	adds	r7, #1
 8006278:	e056      	b.n	8006328 <_dtoa_r+0xa90>
 800627a:	f108 0801 	add.w	r8, r8, #1
 800627e:	f887 8000 	strb.w	r8, [r7]
 8006282:	e06c      	b.n	800635e <_dtoa_r+0xac6>
 8006284:	9b06      	ldr	r3, [sp, #24]
 8006286:	4627      	mov	r7, r4
 8006288:	1ae3      	subs	r3, r4, r3
 800628a:	454b      	cmp	r3, r9
 800628c:	f804 8c01 	strb.w	r8, [r4, #-1]
 8006290:	d03b      	beq.n	800630a <_dtoa_r+0xa72>
 8006292:	2300      	movs	r3, #0
 8006294:	220a      	movs	r2, #10
 8006296:	9904      	ldr	r1, [sp, #16]
 8006298:	4650      	mov	r0, sl
 800629a:	f000 fb24 	bl	80068e6 <__multadd>
 800629e:	9b05      	ldr	r3, [sp, #20]
 80062a0:	9004      	str	r0, [sp, #16]
 80062a2:	429e      	cmp	r6, r3
 80062a4:	f04f 020a 	mov.w	r2, #10
 80062a8:	f04f 0300 	mov.w	r3, #0
 80062ac:	4631      	mov	r1, r6
 80062ae:	4650      	mov	r0, sl
 80062b0:	d104      	bne.n	80062bc <_dtoa_r+0xa24>
 80062b2:	f000 fb18 	bl	80068e6 <__multadd>
 80062b6:	4606      	mov	r6, r0
 80062b8:	9005      	str	r0, [sp, #20]
 80062ba:	e784      	b.n	80061c6 <_dtoa_r+0x92e>
 80062bc:	f000 fb13 	bl	80068e6 <__multadd>
 80062c0:	2300      	movs	r3, #0
 80062c2:	4606      	mov	r6, r0
 80062c4:	220a      	movs	r2, #10
 80062c6:	9905      	ldr	r1, [sp, #20]
 80062c8:	4650      	mov	r0, sl
 80062ca:	f000 fb0c 	bl	80068e6 <__multadd>
 80062ce:	9005      	str	r0, [sp, #20]
 80062d0:	e779      	b.n	80061c6 <_dtoa_r+0x92e>
 80062d2:	2300      	movs	r3, #0
 80062d4:	220a      	movs	r2, #10
 80062d6:	9904      	ldr	r1, [sp, #16]
 80062d8:	4650      	mov	r0, sl
 80062da:	f000 fb04 	bl	80068e6 <__multadd>
 80062de:	9004      	str	r0, [sp, #16]
 80062e0:	4629      	mov	r1, r5
 80062e2:	9804      	ldr	r0, [sp, #16]
 80062e4:	f7ff fa4a 	bl	800577c <quorem>
 80062e8:	9b06      	ldr	r3, [sp, #24]
 80062ea:	f100 0830 	add.w	r8, r0, #48	; 0x30
 80062ee:	f804 8b01 	strb.w	r8, [r4], #1
 80062f2:	1ae3      	subs	r3, r4, r3
 80062f4:	454b      	cmp	r3, r9
 80062f6:	dbec      	blt.n	80062d2 <_dtoa_r+0xa3a>
 80062f8:	9b06      	ldr	r3, [sp, #24]
 80062fa:	9605      	str	r6, [sp, #20]
 80062fc:	f1b9 0f01 	cmp.w	r9, #1
 8006300:	bfac      	ite	ge
 8006302:	444b      	addge	r3, r9
 8006304:	3301      	addlt	r3, #1
 8006306:	461f      	mov	r7, r3
 8006308:	2600      	movs	r6, #0
 800630a:	2201      	movs	r2, #1
 800630c:	9904      	ldr	r1, [sp, #16]
 800630e:	4650      	mov	r0, sl
 8006310:	f000 fc58 	bl	8006bc4 <__lshift>
 8006314:	4629      	mov	r1, r5
 8006316:	9004      	str	r0, [sp, #16]
 8006318:	f000 fca5 	bl	8006c66 <__mcmp>
 800631c:	2800      	cmp	r0, #0
 800631e:	dc03      	bgt.n	8006328 <_dtoa_r+0xa90>
 8006320:	d115      	bne.n	800634e <_dtoa_r+0xab6>
 8006322:	f018 0f01 	tst.w	r8, #1
 8006326:	d012      	beq.n	800634e <_dtoa_r+0xab6>
 8006328:	463c      	mov	r4, r7
 800632a:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 800632e:	1e62      	subs	r2, r4, #1
 8006330:	2b39      	cmp	r3, #57	; 0x39
 8006332:	d109      	bne.n	8006348 <_dtoa_r+0xab0>
 8006334:	9b06      	ldr	r3, [sp, #24]
 8006336:	4293      	cmp	r3, r2
 8006338:	d104      	bne.n	8006344 <_dtoa_r+0xaac>
 800633a:	f10b 0b01 	add.w	fp, fp, #1
 800633e:	2331      	movs	r3, #49	; 0x31
 8006340:	9a06      	ldr	r2, [sp, #24]
 8006342:	e002      	b.n	800634a <_dtoa_r+0xab2>
 8006344:	4614      	mov	r4, r2
 8006346:	e7f0      	b.n	800632a <_dtoa_r+0xa92>
 8006348:	3301      	adds	r3, #1
 800634a:	7013      	strb	r3, [r2, #0]
 800634c:	e007      	b.n	800635e <_dtoa_r+0xac6>
 800634e:	463c      	mov	r4, r7
 8006350:	f814 3c01 	ldrb.w	r3, [r4, #-1]
 8006354:	1e62      	subs	r2, r4, #1
 8006356:	2b30      	cmp	r3, #48	; 0x30
 8006358:	d101      	bne.n	800635e <_dtoa_r+0xac6>
 800635a:	4614      	mov	r4, r2
 800635c:	e7f8      	b.n	8006350 <_dtoa_r+0xab8>
 800635e:	4629      	mov	r1, r5
 8006360:	4650      	mov	r0, sl
 8006362:	f000 faa9 	bl	80068b8 <_Bfree>
 8006366:	9b05      	ldr	r3, [sp, #20]
 8006368:	b16b      	cbz	r3, 8006386 <_dtoa_r+0xaee>
 800636a:	b12e      	cbz	r6, 8006378 <_dtoa_r+0xae0>
 800636c:	429e      	cmp	r6, r3
 800636e:	d003      	beq.n	8006378 <_dtoa_r+0xae0>
 8006370:	4631      	mov	r1, r6
 8006372:	4650      	mov	r0, sl
 8006374:	f000 faa0 	bl	80068b8 <_Bfree>
 8006378:	9905      	ldr	r1, [sp, #20]
 800637a:	4650      	mov	r0, sl
 800637c:	f000 fa9c 	bl	80068b8 <_Bfree>
 8006380:	e001      	b.n	8006386 <_dtoa_r+0xaee>
 8006382:	f8dd b020 	ldr.w	fp, [sp, #32]
 8006386:	9904      	ldr	r1, [sp, #16]
 8006388:	4650      	mov	r0, sl
 800638a:	f000 fa95 	bl	80068b8 <_Bfree>
 800638e:	2300      	movs	r3, #0
 8006390:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006392:	7023      	strb	r3, [r4, #0]
 8006394:	f10b 0301 	add.w	r3, fp, #1
 8006398:	6013      	str	r3, [r2, #0]
 800639a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800639c:	b11b      	cbz	r3, 80063a6 <_dtoa_r+0xb0e>
 800639e:	601c      	str	r4, [r3, #0]
 80063a0:	e001      	b.n	80063a6 <_dtoa_r+0xb0e>
 80063a2:	4808      	ldr	r0, [pc, #32]	; (80063c4 <_dtoa_r+0xb2c>)
 80063a4:	e00a      	b.n	80063bc <_dtoa_r+0xb24>
 80063a6:	9806      	ldr	r0, [sp, #24]
 80063a8:	e008      	b.n	80063bc <_dtoa_r+0xb24>
 80063aa:	f1b9 0f00 	cmp.w	r9, #0
 80063ae:	f73f aee2 	bgt.w	8006176 <_dtoa_r+0x8de>
 80063b2:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 80063b4:	2b02      	cmp	r3, #2
 80063b6:	f77f aede 	ble.w	8006176 <_dtoa_r+0x8de>
 80063ba:	e6b1      	b.n	8006120 <_dtoa_r+0x888>
 80063bc:	b015      	add	sp, #84	; 0x54
 80063be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80063c2:	bf00      	nop
 80063c4:	08007b48 	.word	0x08007b48

080063c8 <_localeconv_r>:
 80063c8:	4800      	ldr	r0, [pc, #0]	; (80063cc <_localeconv_r+0x4>)
 80063ca:	4770      	bx	lr
 80063cc:	20000154 	.word	0x20000154

080063d0 <malloc>:
 80063d0:	4b02      	ldr	r3, [pc, #8]	; (80063dc <malloc+0xc>)
 80063d2:	4601      	mov	r1, r0
 80063d4:	6818      	ldr	r0, [r3, #0]
 80063d6:	f000 b803 	b.w	80063e0 <_malloc_r>
 80063da:	bf00      	nop
 80063dc:	20000150 	.word	0x20000150

080063e0 <_malloc_r>:
 80063e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80063e4:	f101 040b 	add.w	r4, r1, #11
 80063e8:	2c16      	cmp	r4, #22
 80063ea:	b085      	sub	sp, #20
 80063ec:	4681      	mov	r9, r0
 80063ee:	d903      	bls.n	80063f8 <_malloc_r+0x18>
 80063f0:	f034 0407 	bics.w	r4, r4, #7
 80063f4:	d501      	bpl.n	80063fa <_malloc_r+0x1a>
 80063f6:	e002      	b.n	80063fe <_malloc_r+0x1e>
 80063f8:	2410      	movs	r4, #16
 80063fa:	428c      	cmp	r4, r1
 80063fc:	d203      	bcs.n	8006406 <_malloc_r+0x26>
 80063fe:	230c      	movs	r3, #12
 8006400:	f8c9 3000 	str.w	r3, [r9]
 8006404:	e1e7      	b.n	80067d6 <_malloc_r+0x3f6>
 8006406:	4648      	mov	r0, r9
 8006408:	f000 fa1f 	bl	800684a <__malloc_lock>
 800640c:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
 8006410:	4d9d      	ldr	r5, [pc, #628]	; (8006688 <_malloc_r+0x2a8>)
 8006412:	d217      	bcs.n	8006444 <_malloc_r+0x64>
 8006414:	f104 0208 	add.w	r2, r4, #8
 8006418:	442a      	add	r2, r5
 800641a:	6856      	ldr	r6, [r2, #4]
 800641c:	f1a2 0108 	sub.w	r1, r2, #8
 8006420:	428e      	cmp	r6, r1
 8006422:	ea4f 03d4 	mov.w	r3, r4, lsr #3
 8006426:	d102      	bne.n	800642e <_malloc_r+0x4e>
 8006428:	68d6      	ldr	r6, [r2, #12]
 800642a:	42b2      	cmp	r2, r6
 800642c:	d008      	beq.n	8006440 <_malloc_r+0x60>
 800642e:	6873      	ldr	r3, [r6, #4]
 8006430:	68f2      	ldr	r2, [r6, #12]
 8006432:	68b1      	ldr	r1, [r6, #8]
 8006434:	f023 0303 	bic.w	r3, r3, #3
 8006438:	60ca      	str	r2, [r1, #12]
 800643a:	4433      	add	r3, r6
 800643c:	6091      	str	r1, [r2, #8]
 800643e:	e02f      	b.n	80064a0 <_malloc_r+0xc0>
 8006440:	3302      	adds	r3, #2
 8006442:	e03d      	b.n	80064c0 <_malloc_r+0xe0>
 8006444:	0a63      	lsrs	r3, r4, #9
 8006446:	d01a      	beq.n	800647e <_malloc_r+0x9e>
 8006448:	2b04      	cmp	r3, #4
 800644a:	d802      	bhi.n	8006452 <_malloc_r+0x72>
 800644c:	09a3      	lsrs	r3, r4, #6
 800644e:	3338      	adds	r3, #56	; 0x38
 8006450:	e018      	b.n	8006484 <_malloc_r+0xa4>
 8006452:	2b14      	cmp	r3, #20
 8006454:	d801      	bhi.n	800645a <_malloc_r+0x7a>
 8006456:	335b      	adds	r3, #91	; 0x5b
 8006458:	e014      	b.n	8006484 <_malloc_r+0xa4>
 800645a:	2b54      	cmp	r3, #84	; 0x54
 800645c:	d802      	bhi.n	8006464 <_malloc_r+0x84>
 800645e:	0b23      	lsrs	r3, r4, #12
 8006460:	336e      	adds	r3, #110	; 0x6e
 8006462:	e00f      	b.n	8006484 <_malloc_r+0xa4>
 8006464:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 8006468:	d802      	bhi.n	8006470 <_malloc_r+0x90>
 800646a:	0be3      	lsrs	r3, r4, #15
 800646c:	3377      	adds	r3, #119	; 0x77
 800646e:	e009      	b.n	8006484 <_malloc_r+0xa4>
 8006470:	f240 5254 	movw	r2, #1364	; 0x554
 8006474:	4293      	cmp	r3, r2
 8006476:	d804      	bhi.n	8006482 <_malloc_r+0xa2>
 8006478:	0ca3      	lsrs	r3, r4, #18
 800647a:	337c      	adds	r3, #124	; 0x7c
 800647c:	e002      	b.n	8006484 <_malloc_r+0xa4>
 800647e:	233f      	movs	r3, #63	; 0x3f
 8006480:	e000      	b.n	8006484 <_malloc_r+0xa4>
 8006482:	237e      	movs	r3, #126	; 0x7e
 8006484:	1c5a      	adds	r2, r3, #1
 8006486:	eb05 02c2 	add.w	r2, r5, r2, lsl #3
 800648a:	f1a2 0008 	sub.w	r0, r2, #8
 800648e:	6856      	ldr	r6, [r2, #4]
 8006490:	e00c      	b.n	80064ac <_malloc_r+0xcc>
 8006492:	2900      	cmp	r1, #0
 8006494:	68f1      	ldr	r1, [r6, #12]
 8006496:	db08      	blt.n	80064aa <_malloc_r+0xca>
 8006498:	68b3      	ldr	r3, [r6, #8]
 800649a:	60d9      	str	r1, [r3, #12]
 800649c:	608b      	str	r3, [r1, #8]
 800649e:	18b3      	adds	r3, r6, r2
 80064a0:	685a      	ldr	r2, [r3, #4]
 80064a2:	f042 0201 	orr.w	r2, r2, #1
 80064a6:	605a      	str	r2, [r3, #4]
 80064a8:	e1a0      	b.n	80067ec <_malloc_r+0x40c>
 80064aa:	460e      	mov	r6, r1
 80064ac:	4286      	cmp	r6, r0
 80064ae:	d006      	beq.n	80064be <_malloc_r+0xde>
 80064b0:	6872      	ldr	r2, [r6, #4]
 80064b2:	f022 0203 	bic.w	r2, r2, #3
 80064b6:	1b11      	subs	r1, r2, r4
 80064b8:	290f      	cmp	r1, #15
 80064ba:	ddea      	ble.n	8006492 <_malloc_r+0xb2>
 80064bc:	3b01      	subs	r3, #1
 80064be:	3301      	adds	r3, #1
 80064c0:	4a71      	ldr	r2, [pc, #452]	; (8006688 <_malloc_r+0x2a8>)
 80064c2:	692e      	ldr	r6, [r5, #16]
 80064c4:	f102 0708 	add.w	r7, r2, #8
 80064c8:	42be      	cmp	r6, r7
 80064ca:	4639      	mov	r1, r7
 80064cc:	d079      	beq.n	80065c2 <_malloc_r+0x1e2>
 80064ce:	6870      	ldr	r0, [r6, #4]
 80064d0:	f020 0003 	bic.w	r0, r0, #3
 80064d4:	ebc4 0e00 	rsb	lr, r4, r0
 80064d8:	f1be 0f0f 	cmp.w	lr, #15
 80064dc:	dd0d      	ble.n	80064fa <_malloc_r+0x11a>
 80064de:	1933      	adds	r3, r6, r4
 80064e0:	f044 0401 	orr.w	r4, r4, #1
 80064e4:	6074      	str	r4, [r6, #4]
 80064e6:	6153      	str	r3, [r2, #20]
 80064e8:	6113      	str	r3, [r2, #16]
 80064ea:	f04e 0201 	orr.w	r2, lr, #1
 80064ee:	60df      	str	r7, [r3, #12]
 80064f0:	609f      	str	r7, [r3, #8]
 80064f2:	605a      	str	r2, [r3, #4]
 80064f4:	f843 e00e 	str.w	lr, [r3, lr]
 80064f8:	e178      	b.n	80067ec <_malloc_r+0x40c>
 80064fa:	f1be 0f00 	cmp.w	lr, #0
 80064fe:	6157      	str	r7, [r2, #20]
 8006500:	6117      	str	r7, [r2, #16]
 8006502:	db05      	blt.n	8006510 <_malloc_r+0x130>
 8006504:	4430      	add	r0, r6
 8006506:	6843      	ldr	r3, [r0, #4]
 8006508:	f043 0301 	orr.w	r3, r3, #1
 800650c:	6043      	str	r3, [r0, #4]
 800650e:	e16d      	b.n	80067ec <_malloc_r+0x40c>
 8006510:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8006514:	d215      	bcs.n	8006542 <_malloc_r+0x162>
 8006516:	08c0      	lsrs	r0, r0, #3
 8006518:	ea4f 0ea0 	mov.w	lr, r0, asr #2
 800651c:	2701      	movs	r7, #1
 800651e:	fa07 fe0e 	lsl.w	lr, r7, lr
 8006522:	6857      	ldr	r7, [r2, #4]
 8006524:	3001      	adds	r0, #1
 8006526:	ea4e 0707 	orr.w	r7, lr, r7
 800652a:	6057      	str	r7, [r2, #4]
 800652c:	f852 e030 	ldr.w	lr, [r2, r0, lsl #3]
 8006530:	eb02 07c0 	add.w	r7, r2, r0, lsl #3
 8006534:	3f08      	subs	r7, #8
 8006536:	60f7      	str	r7, [r6, #12]
 8006538:	f8c6 e008 	str.w	lr, [r6, #8]
 800653c:	f842 6030 	str.w	r6, [r2, r0, lsl #3]
 8006540:	e03d      	b.n	80065be <_malloc_r+0x1de>
 8006542:	0a42      	lsrs	r2, r0, #9
 8006544:	2a04      	cmp	r2, #4
 8006546:	d802      	bhi.n	800654e <_malloc_r+0x16e>
 8006548:	0982      	lsrs	r2, r0, #6
 800654a:	3238      	adds	r2, #56	; 0x38
 800654c:	e015      	b.n	800657a <_malloc_r+0x19a>
 800654e:	2a14      	cmp	r2, #20
 8006550:	d801      	bhi.n	8006556 <_malloc_r+0x176>
 8006552:	325b      	adds	r2, #91	; 0x5b
 8006554:	e011      	b.n	800657a <_malloc_r+0x19a>
 8006556:	2a54      	cmp	r2, #84	; 0x54
 8006558:	d802      	bhi.n	8006560 <_malloc_r+0x180>
 800655a:	0b02      	lsrs	r2, r0, #12
 800655c:	326e      	adds	r2, #110	; 0x6e
 800655e:	e00c      	b.n	800657a <_malloc_r+0x19a>
 8006560:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8006564:	d802      	bhi.n	800656c <_malloc_r+0x18c>
 8006566:	0bc2      	lsrs	r2, r0, #15
 8006568:	3277      	adds	r2, #119	; 0x77
 800656a:	e006      	b.n	800657a <_malloc_r+0x19a>
 800656c:	f240 5754 	movw	r7, #1364	; 0x554
 8006570:	42ba      	cmp	r2, r7
 8006572:	bf9a      	itte	ls
 8006574:	0c82      	lsrls	r2, r0, #18
 8006576:	327c      	addls	r2, #124	; 0x7c
 8006578:	227e      	movhi	r2, #126	; 0x7e
 800657a:	1c57      	adds	r7, r2, #1
 800657c:	f855 7037 	ldr.w	r7, [r5, r7, lsl #3]
 8006580:	eb05 0ec2 	add.w	lr, r5, r2, lsl #3
 8006584:	45be      	cmp	lr, r7
 8006586:	f8df c100 	ldr.w	ip, [pc, #256]	; 8006688 <_malloc_r+0x2a8>
 800658a:	d10d      	bne.n	80065a8 <_malloc_r+0x1c8>
 800658c:	2001      	movs	r0, #1
 800658e:	1092      	asrs	r2, r2, #2
 8006590:	fa00 f202 	lsl.w	r2, r0, r2
 8006594:	f8dc 0004 	ldr.w	r0, [ip, #4]
 8006598:	4310      	orrs	r0, r2
 800659a:	f8cc 0004 	str.w	r0, [ip, #4]
 800659e:	4672      	mov	r2, lr
 80065a0:	e009      	b.n	80065b6 <_malloc_r+0x1d6>
 80065a2:	68bf      	ldr	r7, [r7, #8]
 80065a4:	45be      	cmp	lr, r7
 80065a6:	d004      	beq.n	80065b2 <_malloc_r+0x1d2>
 80065a8:	687a      	ldr	r2, [r7, #4]
 80065aa:	f022 0203 	bic.w	r2, r2, #3
 80065ae:	4290      	cmp	r0, r2
 80065b0:	d3f7      	bcc.n	80065a2 <_malloc_r+0x1c2>
 80065b2:	46be      	mov	lr, r7
 80065b4:	68fa      	ldr	r2, [r7, #12]
 80065b6:	60f2      	str	r2, [r6, #12]
 80065b8:	f8c6 e008 	str.w	lr, [r6, #8]
 80065bc:	6096      	str	r6, [r2, #8]
 80065be:	f8ce 600c 	str.w	r6, [lr, #12]
 80065c2:	2001      	movs	r0, #1
 80065c4:	109a      	asrs	r2, r3, #2
 80065c6:	fa00 f202 	lsl.w	r2, r0, r2
 80065ca:	6868      	ldr	r0, [r5, #4]
 80065cc:	4282      	cmp	r2, r0
 80065ce:	d85d      	bhi.n	800668c <_malloc_r+0x2ac>
 80065d0:	4202      	tst	r2, r0
 80065d2:	d106      	bne.n	80065e2 <_malloc_r+0x202>
 80065d4:	f023 0303 	bic.w	r3, r3, #3
 80065d8:	0052      	lsls	r2, r2, #1
 80065da:	4202      	tst	r2, r0
 80065dc:	f103 0304 	add.w	r3, r3, #4
 80065e0:	d0fa      	beq.n	80065d8 <_malloc_r+0x1f8>
 80065e2:	eb05 08c3 	add.w	r8, r5, r3, lsl #3
 80065e6:	46c2      	mov	sl, r8
 80065e8:	469c      	mov	ip, r3
 80065ea:	f8da 600c 	ldr.w	r6, [sl, #12]
 80065ee:	4556      	cmp	r6, sl
 80065f0:	d02c      	beq.n	800664c <_malloc_r+0x26c>
 80065f2:	6870      	ldr	r0, [r6, #4]
 80065f4:	68f7      	ldr	r7, [r6, #12]
 80065f6:	f020 0003 	bic.w	r0, r0, #3
 80065fa:	ebc4 0e00 	rsb	lr, r4, r0
 80065fe:	f1be 0f0f 	cmp.w	lr, #15
 8006602:	dd11      	ble.n	8006628 <_malloc_r+0x248>
 8006604:	1933      	adds	r3, r6, r4
 8006606:	f044 0401 	orr.w	r4, r4, #1
 800660a:	6074      	str	r4, [r6, #4]
 800660c:	f856 2f08 	ldr.w	r2, [r6, #8]!
 8006610:	60d7      	str	r7, [r2, #12]
 8006612:	60ba      	str	r2, [r7, #8]
 8006614:	f04e 0201 	orr.w	r2, lr, #1
 8006618:	616b      	str	r3, [r5, #20]
 800661a:	612b      	str	r3, [r5, #16]
 800661c:	60d9      	str	r1, [r3, #12]
 800661e:	6099      	str	r1, [r3, #8]
 8006620:	605a      	str	r2, [r3, #4]
 8006622:	f843 e00e 	str.w	lr, [r3, lr]
 8006626:	e00b      	b.n	8006640 <_malloc_r+0x260>
 8006628:	f1be 0f00 	cmp.w	lr, #0
 800662c:	db0c      	blt.n	8006648 <_malloc_r+0x268>
 800662e:	1833      	adds	r3, r6, r0
 8006630:	685a      	ldr	r2, [r3, #4]
 8006632:	f042 0201 	orr.w	r2, r2, #1
 8006636:	605a      	str	r2, [r3, #4]
 8006638:	f856 3f08 	ldr.w	r3, [r6, #8]!
 800663c:	60df      	str	r7, [r3, #12]
 800663e:	60bb      	str	r3, [r7, #8]
 8006640:	4648      	mov	r0, r9
 8006642:	f000 f903 	bl	800684c <__malloc_unlock>
 8006646:	e0d5      	b.n	80067f4 <_malloc_r+0x414>
 8006648:	463e      	mov	r6, r7
 800664a:	e7d0      	b.n	80065ee <_malloc_r+0x20e>
 800664c:	f10c 0c01 	add.w	ip, ip, #1
 8006650:	f01c 0f03 	tst.w	ip, #3
 8006654:	f10a 0a08 	add.w	sl, sl, #8
 8006658:	d1c7      	bne.n	80065ea <_malloc_r+0x20a>
 800665a:	0798      	lsls	r0, r3, #30
 800665c:	d104      	bne.n	8006668 <_malloc_r+0x288>
 800665e:	686b      	ldr	r3, [r5, #4]
 8006660:	ea23 0302 	bic.w	r3, r3, r2
 8006664:	606b      	str	r3, [r5, #4]
 8006666:	e004      	b.n	8006672 <_malloc_r+0x292>
 8006668:	f858 0908 	ldr.w	r0, [r8], #-8
 800666c:	3b01      	subs	r3, #1
 800666e:	4580      	cmp	r8, r0
 8006670:	d0f3      	beq.n	800665a <_malloc_r+0x27a>
 8006672:	6868      	ldr	r0, [r5, #4]
 8006674:	0052      	lsls	r2, r2, #1
 8006676:	4282      	cmp	r2, r0
 8006678:	d808      	bhi.n	800668c <_malloc_r+0x2ac>
 800667a:	b13a      	cbz	r2, 800668c <_malloc_r+0x2ac>
 800667c:	4663      	mov	r3, ip
 800667e:	4202      	tst	r2, r0
 8006680:	d1af      	bne.n	80065e2 <_malloc_r+0x202>
 8006682:	3304      	adds	r3, #4
 8006684:	0052      	lsls	r2, r2, #1
 8006686:	e7fa      	b.n	800667e <_malloc_r+0x29e>
 8006688:	2000018c 	.word	0x2000018c
 800668c:	f8d5 b008 	ldr.w	fp, [r5, #8]
 8006690:	f8db 6004 	ldr.w	r6, [fp, #4]
 8006694:	f026 0603 	bic.w	r6, r6, #3
 8006698:	42b4      	cmp	r4, r6
 800669a:	d803      	bhi.n	80066a4 <_malloc_r+0x2c4>
 800669c:	1b33      	subs	r3, r6, r4
 800669e:	2b0f      	cmp	r3, #15
 80066a0:	f300 809b 	bgt.w	80067da <_malloc_r+0x3fa>
 80066a4:	4a55      	ldr	r2, [pc, #340]	; (80067fc <_malloc_r+0x41c>)
 80066a6:	4956      	ldr	r1, [pc, #344]	; (8006800 <_malloc_r+0x420>)
 80066a8:	6812      	ldr	r2, [r2, #0]
 80066aa:	6808      	ldr	r0, [r1, #0]
 80066ac:	f102 0810 	add.w	r8, r2, #16
 80066b0:	4a54      	ldr	r2, [pc, #336]	; (8006804 <_malloc_r+0x424>)
 80066b2:	3001      	adds	r0, #1
 80066b4:	9101      	str	r1, [sp, #4]
 80066b6:	44a0      	add	r8, r4
 80066b8:	bf1f      	itttt	ne
 80066ba:	f102 31ff 	addne.w	r1, r2, #4294967295
 80066be:	4488      	addne	r8, r1
 80066c0:	4251      	negne	r1, r2
 80066c2:	ea01 0808 	andne.w	r8, r1, r8
 80066c6:	eb0b 0306 	add.w	r3, fp, r6
 80066ca:	4641      	mov	r1, r8
 80066cc:	4648      	mov	r0, r9
 80066ce:	9203      	str	r2, [sp, #12]
 80066d0:	9302      	str	r3, [sp, #8]
 80066d2:	f000 fb91 	bl	8006df8 <_sbrk_r>
 80066d6:	1c42      	adds	r2, r0, #1
 80066d8:	4607      	mov	r7, r0
 80066da:	d06f      	beq.n	80067bc <_malloc_r+0x3dc>
 80066dc:	9b02      	ldr	r3, [sp, #8]
 80066de:	9a03      	ldr	r2, [sp, #12]
 80066e0:	4283      	cmp	r3, r0
 80066e2:	d901      	bls.n	80066e8 <_malloc_r+0x308>
 80066e4:	45ab      	cmp	fp, r5
 80066e6:	d169      	bne.n	80067bc <_malloc_r+0x3dc>
 80066e8:	f8df a124 	ldr.w	sl, [pc, #292]	; 8006810 <_malloc_r+0x430>
 80066ec:	42bb      	cmp	r3, r7
 80066ee:	f8da 0000 	ldr.w	r0, [sl]
 80066f2:	f8df c120 	ldr.w	ip, [pc, #288]	; 8006814 <_malloc_r+0x434>
 80066f6:	4440      	add	r0, r8
 80066f8:	f8ca 0000 	str.w	r0, [sl]
 80066fc:	d108      	bne.n	8006710 <_malloc_r+0x330>
 80066fe:	ea13 0f0c 	tst.w	r3, ip
 8006702:	d105      	bne.n	8006710 <_malloc_r+0x330>
 8006704:	68ab      	ldr	r3, [r5, #8]
 8006706:	4446      	add	r6, r8
 8006708:	f046 0601 	orr.w	r6, r6, #1
 800670c:	605e      	str	r6, [r3, #4]
 800670e:	e049      	b.n	80067a4 <_malloc_r+0x3c4>
 8006710:	9901      	ldr	r1, [sp, #4]
 8006712:	f8d1 e000 	ldr.w	lr, [r1]
 8006716:	f1be 3fff 	cmp.w	lr, #4294967295
 800671a:	bf15      	itete	ne
 800671c:	1afb      	subne	r3, r7, r3
 800671e:	4b38      	ldreq	r3, [pc, #224]	; (8006800 <_malloc_r+0x420>)
 8006720:	181b      	addne	r3, r3, r0
 8006722:	601f      	streq	r7, [r3, #0]
 8006724:	bf18      	it	ne
 8006726:	f8ca 3000 	strne.w	r3, [sl]
 800672a:	f017 0307 	ands.w	r3, r7, #7
 800672e:	bf1c      	itt	ne
 8006730:	f1c3 0308 	rsbne	r3, r3, #8
 8006734:	18ff      	addne	r7, r7, r3
 8006736:	44b8      	add	r8, r7
 8006738:	441a      	add	r2, r3
 800673a:	ea08 080c 	and.w	r8, r8, ip
 800673e:	ebc8 0802 	rsb	r8, r8, r2
 8006742:	4641      	mov	r1, r8
 8006744:	4648      	mov	r0, r9
 8006746:	f000 fb57 	bl	8006df8 <_sbrk_r>
 800674a:	1c43      	adds	r3, r0, #1
 800674c:	bf04      	itt	eq
 800674e:	4638      	moveq	r0, r7
 8006750:	f04f 0800 	moveq.w	r8, #0
 8006754:	f8da 3000 	ldr.w	r3, [sl]
 8006758:	1bc2      	subs	r2, r0, r7
 800675a:	4442      	add	r2, r8
 800675c:	4443      	add	r3, r8
 800675e:	f042 0201 	orr.w	r2, r2, #1
 8006762:	45ab      	cmp	fp, r5
 8006764:	60af      	str	r7, [r5, #8]
 8006766:	f8ca 3000 	str.w	r3, [sl]
 800676a:	607a      	str	r2, [r7, #4]
 800676c:	d01a      	beq.n	80067a4 <_malloc_r+0x3c4>
 800676e:	2e0f      	cmp	r6, #15
 8006770:	d802      	bhi.n	8006778 <_malloc_r+0x398>
 8006772:	2301      	movs	r3, #1
 8006774:	607b      	str	r3, [r7, #4]
 8006776:	e021      	b.n	80067bc <_malloc_r+0x3dc>
 8006778:	f8db 3004 	ldr.w	r3, [fp, #4]
 800677c:	3e0c      	subs	r6, #12
 800677e:	f026 0607 	bic.w	r6, r6, #7
 8006782:	f003 0301 	and.w	r3, r3, #1
 8006786:	4333      	orrs	r3, r6
 8006788:	f8cb 3004 	str.w	r3, [fp, #4]
 800678c:	2205      	movs	r2, #5
 800678e:	eb0b 0306 	add.w	r3, fp, r6
 8006792:	2e0f      	cmp	r6, #15
 8006794:	605a      	str	r2, [r3, #4]
 8006796:	609a      	str	r2, [r3, #8]
 8006798:	d904      	bls.n	80067a4 <_malloc_r+0x3c4>
 800679a:	f10b 0108 	add.w	r1, fp, #8
 800679e:	4648      	mov	r0, r9
 80067a0:	f000 fc3c 	bl	800701c <_free_r>
 80067a4:	4a18      	ldr	r2, [pc, #96]	; (8006808 <_malloc_r+0x428>)
 80067a6:	f8da 3000 	ldr.w	r3, [sl]
 80067aa:	6811      	ldr	r1, [r2, #0]
 80067ac:	428b      	cmp	r3, r1
 80067ae:	bf88      	it	hi
 80067b0:	6013      	strhi	r3, [r2, #0]
 80067b2:	4a16      	ldr	r2, [pc, #88]	; (800680c <_malloc_r+0x42c>)
 80067b4:	6811      	ldr	r1, [r2, #0]
 80067b6:	428b      	cmp	r3, r1
 80067b8:	bf88      	it	hi
 80067ba:	6013      	strhi	r3, [r2, #0]
 80067bc:	68ab      	ldr	r3, [r5, #8]
 80067be:	685a      	ldr	r2, [r3, #4]
 80067c0:	f022 0203 	bic.w	r2, r2, #3
 80067c4:	4294      	cmp	r4, r2
 80067c6:	eba2 0304 	sub.w	r3, r2, r4
 80067ca:	d801      	bhi.n	80067d0 <_malloc_r+0x3f0>
 80067cc:	2b0f      	cmp	r3, #15
 80067ce:	dc04      	bgt.n	80067da <_malloc_r+0x3fa>
 80067d0:	4648      	mov	r0, r9
 80067d2:	f000 f83b 	bl	800684c <__malloc_unlock>
 80067d6:	2600      	movs	r6, #0
 80067d8:	e00c      	b.n	80067f4 <_malloc_r+0x414>
 80067da:	68ae      	ldr	r6, [r5, #8]
 80067dc:	f044 0201 	orr.w	r2, r4, #1
 80067e0:	f043 0301 	orr.w	r3, r3, #1
 80067e4:	4434      	add	r4, r6
 80067e6:	6072      	str	r2, [r6, #4]
 80067e8:	60ac      	str	r4, [r5, #8]
 80067ea:	6063      	str	r3, [r4, #4]
 80067ec:	4648      	mov	r0, r9
 80067ee:	f000 f82d 	bl	800684c <__malloc_unlock>
 80067f2:	3608      	adds	r6, #8
 80067f4:	4630      	mov	r0, r6
 80067f6:	b005      	add	sp, #20
 80067f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067fc:	2000066c 	.word	0x2000066c
 8006800:	20000598 	.word	0x20000598
 8006804:	00000080 	.word	0x00000080
 8006808:	20000668 	.word	0x20000668
 800680c:	20000664 	.word	0x20000664
 8006810:	20000670 	.word	0x20000670
 8006814:	0000007f 	.word	0x0000007f

08006818 <memchr>:
 8006818:	b510      	push	{r4, lr}
 800681a:	b2c9      	uxtb	r1, r1
 800681c:	4402      	add	r2, r0
 800681e:	4290      	cmp	r0, r2
 8006820:	4603      	mov	r3, r0
 8006822:	d005      	beq.n	8006830 <memchr+0x18>
 8006824:	781c      	ldrb	r4, [r3, #0]
 8006826:	3001      	adds	r0, #1
 8006828:	428c      	cmp	r4, r1
 800682a:	d1f8      	bne.n	800681e <memchr+0x6>
 800682c:	4618      	mov	r0, r3
 800682e:	bd10      	pop	{r4, pc}
 8006830:	2000      	movs	r0, #0
 8006832:	bd10      	pop	{r4, pc}

08006834 <memcpy>:
 8006834:	b510      	push	{r4, lr}
 8006836:	1e43      	subs	r3, r0, #1
 8006838:	440a      	add	r2, r1
 800683a:	4291      	cmp	r1, r2
 800683c:	d004      	beq.n	8006848 <memcpy+0x14>
 800683e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006842:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006846:	e7f8      	b.n	800683a <memcpy+0x6>
 8006848:	bd10      	pop	{r4, pc}

0800684a <__malloc_lock>:
 800684a:	4770      	bx	lr

0800684c <__malloc_unlock>:
 800684c:	4770      	bx	lr

0800684e <_Balloc>:
 800684e:	b570      	push	{r4, r5, r6, lr}
 8006850:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8006852:	4604      	mov	r4, r0
 8006854:	460e      	mov	r6, r1
 8006856:	b93d      	cbnz	r5, 8006868 <_Balloc+0x1a>
 8006858:	2010      	movs	r0, #16
 800685a:	f7ff fdb9 	bl	80063d0 <malloc>
 800685e:	6260      	str	r0, [r4, #36]	; 0x24
 8006860:	6045      	str	r5, [r0, #4]
 8006862:	6085      	str	r5, [r0, #8]
 8006864:	6005      	str	r5, [r0, #0]
 8006866:	60c5      	str	r5, [r0, #12]
 8006868:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800686a:	68eb      	ldr	r3, [r5, #12]
 800686c:	b143      	cbz	r3, 8006880 <_Balloc+0x32>
 800686e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006870:	68db      	ldr	r3, [r3, #12]
 8006872:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 8006876:	b178      	cbz	r0, 8006898 <_Balloc+0x4a>
 8006878:	6802      	ldr	r2, [r0, #0]
 800687a:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800687e:	e017      	b.n	80068b0 <_Balloc+0x62>
 8006880:	2221      	movs	r2, #33	; 0x21
 8006882:	2104      	movs	r1, #4
 8006884:	4620      	mov	r0, r4
 8006886:	f000 fb46 	bl	8006f16 <_calloc_r>
 800688a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800688c:	60e8      	str	r0, [r5, #12]
 800688e:	68db      	ldr	r3, [r3, #12]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d1ec      	bne.n	800686e <_Balloc+0x20>
 8006894:	2000      	movs	r0, #0
 8006896:	bd70      	pop	{r4, r5, r6, pc}
 8006898:	2101      	movs	r1, #1
 800689a:	fa01 f506 	lsl.w	r5, r1, r6
 800689e:	1d6a      	adds	r2, r5, #5
 80068a0:	0092      	lsls	r2, r2, #2
 80068a2:	4620      	mov	r0, r4
 80068a4:	f000 fb37 	bl	8006f16 <_calloc_r>
 80068a8:	2800      	cmp	r0, #0
 80068aa:	d0f3      	beq.n	8006894 <_Balloc+0x46>
 80068ac:	6046      	str	r6, [r0, #4]
 80068ae:	6085      	str	r5, [r0, #8]
 80068b0:	2300      	movs	r3, #0
 80068b2:	6103      	str	r3, [r0, #16]
 80068b4:	60c3      	str	r3, [r0, #12]
 80068b6:	bd70      	pop	{r4, r5, r6, pc}

080068b8 <_Bfree>:
 80068b8:	b570      	push	{r4, r5, r6, lr}
 80068ba:	6a44      	ldr	r4, [r0, #36]	; 0x24
 80068bc:	4606      	mov	r6, r0
 80068be:	460d      	mov	r5, r1
 80068c0:	b93c      	cbnz	r4, 80068d2 <_Bfree+0x1a>
 80068c2:	2010      	movs	r0, #16
 80068c4:	f7ff fd84 	bl	80063d0 <malloc>
 80068c8:	6270      	str	r0, [r6, #36]	; 0x24
 80068ca:	6044      	str	r4, [r0, #4]
 80068cc:	6084      	str	r4, [r0, #8]
 80068ce:	6004      	str	r4, [r0, #0]
 80068d0:	60c4      	str	r4, [r0, #12]
 80068d2:	b13d      	cbz	r5, 80068e4 <_Bfree+0x2c>
 80068d4:	6a73      	ldr	r3, [r6, #36]	; 0x24
 80068d6:	686a      	ldr	r2, [r5, #4]
 80068d8:	68db      	ldr	r3, [r3, #12]
 80068da:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80068de:	6029      	str	r1, [r5, #0]
 80068e0:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 80068e4:	bd70      	pop	{r4, r5, r6, pc}

080068e6 <__multadd>:
 80068e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80068ea:	4606      	mov	r6, r0
 80068ec:	460c      	mov	r4, r1
 80068ee:	690d      	ldr	r5, [r1, #16]
 80068f0:	461f      	mov	r7, r3
 80068f2:	f101 0e14 	add.w	lr, r1, #20
 80068f6:	2300      	movs	r3, #0
 80068f8:	f8de 0000 	ldr.w	r0, [lr]
 80068fc:	3301      	adds	r3, #1
 80068fe:	b281      	uxth	r1, r0
 8006900:	fb02 7101 	mla	r1, r2, r1, r7
 8006904:	0c00      	lsrs	r0, r0, #16
 8006906:	0c0f      	lsrs	r7, r1, #16
 8006908:	fb02 7000 	mla	r0, r2, r0, r7
 800690c:	b289      	uxth	r1, r1
 800690e:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 8006912:	429d      	cmp	r5, r3
 8006914:	ea4f 4710 	mov.w	r7, r0, lsr #16
 8006918:	f84e 1b04 	str.w	r1, [lr], #4
 800691c:	dcec      	bgt.n	80068f8 <__multadd+0x12>
 800691e:	b1d7      	cbz	r7, 8006956 <__multadd+0x70>
 8006920:	68a3      	ldr	r3, [r4, #8]
 8006922:	429d      	cmp	r5, r3
 8006924:	db12      	blt.n	800694c <__multadd+0x66>
 8006926:	6861      	ldr	r1, [r4, #4]
 8006928:	4630      	mov	r0, r6
 800692a:	3101      	adds	r1, #1
 800692c:	f7ff ff8f 	bl	800684e <_Balloc>
 8006930:	4680      	mov	r8, r0
 8006932:	6922      	ldr	r2, [r4, #16]
 8006934:	f104 010c 	add.w	r1, r4, #12
 8006938:	3202      	adds	r2, #2
 800693a:	0092      	lsls	r2, r2, #2
 800693c:	300c      	adds	r0, #12
 800693e:	f7ff ff79 	bl	8006834 <memcpy>
 8006942:	4621      	mov	r1, r4
 8006944:	4630      	mov	r0, r6
 8006946:	f7ff ffb7 	bl	80068b8 <_Bfree>
 800694a:	4644      	mov	r4, r8
 800694c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006950:	3501      	adds	r5, #1
 8006952:	615f      	str	r7, [r3, #20]
 8006954:	6125      	str	r5, [r4, #16]
 8006956:	4620      	mov	r0, r4
 8006958:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800695c <__hi0bits>:
 800695c:	0c03      	lsrs	r3, r0, #16
 800695e:	041b      	lsls	r3, r3, #16
 8006960:	b913      	cbnz	r3, 8006968 <__hi0bits+0xc>
 8006962:	0400      	lsls	r0, r0, #16
 8006964:	2310      	movs	r3, #16
 8006966:	e000      	b.n	800696a <__hi0bits+0xe>
 8006968:	2300      	movs	r3, #0
 800696a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800696e:	bf04      	itt	eq
 8006970:	0200      	lsleq	r0, r0, #8
 8006972:	3308      	addeq	r3, #8
 8006974:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006978:	bf04      	itt	eq
 800697a:	0100      	lsleq	r0, r0, #4
 800697c:	3304      	addeq	r3, #4
 800697e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006982:	bf04      	itt	eq
 8006984:	0080      	lsleq	r0, r0, #2
 8006986:	3302      	addeq	r3, #2
 8006988:	2800      	cmp	r0, #0
 800698a:	db03      	blt.n	8006994 <__hi0bits+0x38>
 800698c:	0042      	lsls	r2, r0, #1
 800698e:	d503      	bpl.n	8006998 <__hi0bits+0x3c>
 8006990:	1c58      	adds	r0, r3, #1
 8006992:	4770      	bx	lr
 8006994:	4618      	mov	r0, r3
 8006996:	4770      	bx	lr
 8006998:	2020      	movs	r0, #32
 800699a:	4770      	bx	lr

0800699c <__lo0bits>:
 800699c:	6803      	ldr	r3, [r0, #0]
 800699e:	f013 0207 	ands.w	r2, r3, #7
 80069a2:	d00b      	beq.n	80069bc <__lo0bits+0x20>
 80069a4:	07d9      	lsls	r1, r3, #31
 80069a6:	d422      	bmi.n	80069ee <__lo0bits+0x52>
 80069a8:	079a      	lsls	r2, r3, #30
 80069aa:	bf4b      	itete	mi
 80069ac:	085b      	lsrmi	r3, r3, #1
 80069ae:	089b      	lsrpl	r3, r3, #2
 80069b0:	6003      	strmi	r3, [r0, #0]
 80069b2:	6003      	strpl	r3, [r0, #0]
 80069b4:	bf4c      	ite	mi
 80069b6:	2001      	movmi	r0, #1
 80069b8:	2002      	movpl	r0, #2
 80069ba:	4770      	bx	lr
 80069bc:	b299      	uxth	r1, r3
 80069be:	b909      	cbnz	r1, 80069c4 <__lo0bits+0x28>
 80069c0:	0c1b      	lsrs	r3, r3, #16
 80069c2:	2210      	movs	r2, #16
 80069c4:	f013 0fff 	tst.w	r3, #255	; 0xff
 80069c8:	bf04      	itt	eq
 80069ca:	0a1b      	lsreq	r3, r3, #8
 80069cc:	3208      	addeq	r2, #8
 80069ce:	0719      	lsls	r1, r3, #28
 80069d0:	bf04      	itt	eq
 80069d2:	091b      	lsreq	r3, r3, #4
 80069d4:	3204      	addeq	r2, #4
 80069d6:	0799      	lsls	r1, r3, #30
 80069d8:	bf04      	itt	eq
 80069da:	089b      	lsreq	r3, r3, #2
 80069dc:	3202      	addeq	r2, #2
 80069de:	07d9      	lsls	r1, r3, #31
 80069e0:	d402      	bmi.n	80069e8 <__lo0bits+0x4c>
 80069e2:	085b      	lsrs	r3, r3, #1
 80069e4:	d005      	beq.n	80069f2 <__lo0bits+0x56>
 80069e6:	3201      	adds	r2, #1
 80069e8:	6003      	str	r3, [r0, #0]
 80069ea:	4610      	mov	r0, r2
 80069ec:	4770      	bx	lr
 80069ee:	2000      	movs	r0, #0
 80069f0:	4770      	bx	lr
 80069f2:	2020      	movs	r0, #32
 80069f4:	4770      	bx	lr

080069f6 <__i2b>:
 80069f6:	b510      	push	{r4, lr}
 80069f8:	460c      	mov	r4, r1
 80069fa:	2101      	movs	r1, #1
 80069fc:	f7ff ff27 	bl	800684e <_Balloc>
 8006a00:	2201      	movs	r2, #1
 8006a02:	6144      	str	r4, [r0, #20]
 8006a04:	6102      	str	r2, [r0, #16]
 8006a06:	bd10      	pop	{r4, pc}

08006a08 <__multiply>:
 8006a08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006a0c:	4614      	mov	r4, r2
 8006a0e:	690a      	ldr	r2, [r1, #16]
 8006a10:	6923      	ldr	r3, [r4, #16]
 8006a12:	4688      	mov	r8, r1
 8006a14:	429a      	cmp	r2, r3
 8006a16:	bfbe      	ittt	lt
 8006a18:	460b      	movlt	r3, r1
 8006a1a:	46a0      	movlt	r8, r4
 8006a1c:	461c      	movlt	r4, r3
 8006a1e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006a22:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8006a26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8006a2a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006a2e:	eb07 0609 	add.w	r6, r7, r9
 8006a32:	429e      	cmp	r6, r3
 8006a34:	bfc8      	it	gt
 8006a36:	3101      	addgt	r1, #1
 8006a38:	f7ff ff09 	bl	800684e <_Balloc>
 8006a3c:	f100 0514 	add.w	r5, r0, #20
 8006a40:	462b      	mov	r3, r5
 8006a42:	eb05 0c86 	add.w	ip, r5, r6, lsl #2
 8006a46:	2200      	movs	r2, #0
 8006a48:	4563      	cmp	r3, ip
 8006a4a:	d202      	bcs.n	8006a52 <__multiply+0x4a>
 8006a4c:	f843 2b04 	str.w	r2, [r3], #4
 8006a50:	e7fa      	b.n	8006a48 <__multiply+0x40>
 8006a52:	f104 0214 	add.w	r2, r4, #20
 8006a56:	f108 0114 	add.w	r1, r8, #20
 8006a5a:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 8006a5e:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 8006a62:	9300      	str	r3, [sp, #0]
 8006a64:	9b00      	ldr	r3, [sp, #0]
 8006a66:	9201      	str	r2, [sp, #4]
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d957      	bls.n	8006b1c <__multiply+0x114>
 8006a6c:	f8b2 b000 	ldrh.w	fp, [r2]
 8006a70:	f1bb 0f00 	cmp.w	fp, #0
 8006a74:	d023      	beq.n	8006abe <__multiply+0xb6>
 8006a76:	4689      	mov	r9, r1
 8006a78:	46ae      	mov	lr, r5
 8006a7a:	f04f 0800 	mov.w	r8, #0
 8006a7e:	f859 4b04 	ldr.w	r4, [r9], #4
 8006a82:	f8be a000 	ldrh.w	sl, [lr]
 8006a86:	b2a3      	uxth	r3, r4
 8006a88:	fb0b a303 	mla	r3, fp, r3, sl
 8006a8c:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8006a90:	f8de 4000 	ldr.w	r4, [lr]
 8006a94:	4443      	add	r3, r8
 8006a96:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006a9a:	fb0b 840a 	mla	r4, fp, sl, r8
 8006a9e:	46f2      	mov	sl, lr
 8006aa0:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 8006aa4:	b29b      	uxth	r3, r3
 8006aa6:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8006aaa:	454f      	cmp	r7, r9
 8006aac:	ea4f 4814 	mov.w	r8, r4, lsr #16
 8006ab0:	f84a 3b04 	str.w	r3, [sl], #4
 8006ab4:	d901      	bls.n	8006aba <__multiply+0xb2>
 8006ab6:	46d6      	mov	lr, sl
 8006ab8:	e7e1      	b.n	8006a7e <__multiply+0x76>
 8006aba:	f8ce 8004 	str.w	r8, [lr, #4]
 8006abe:	9b01      	ldr	r3, [sp, #4]
 8006ac0:	3204      	adds	r2, #4
 8006ac2:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 8006ac6:	f1ba 0f00 	cmp.w	sl, #0
 8006aca:	d021      	beq.n	8006b10 <__multiply+0x108>
 8006acc:	462c      	mov	r4, r5
 8006ace:	4689      	mov	r9, r1
 8006ad0:	682b      	ldr	r3, [r5, #0]
 8006ad2:	f04f 0800 	mov.w	r8, #0
 8006ad6:	f8b9 e000 	ldrh.w	lr, [r9]
 8006ada:	f8b4 b002 	ldrh.w	fp, [r4, #2]
 8006ade:	b29b      	uxth	r3, r3
 8006ae0:	fb0a be0e 	mla	lr, sl, lr, fp
 8006ae4:	46a3      	mov	fp, r4
 8006ae6:	44f0      	add	r8, lr
 8006ae8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8006aec:	f84b 3b04 	str.w	r3, [fp], #4
 8006af0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006af4:	f8b4 e004 	ldrh.w	lr, [r4, #4]
 8006af8:	0c1b      	lsrs	r3, r3, #16
 8006afa:	fb0a e303 	mla	r3, sl, r3, lr
 8006afe:	454f      	cmp	r7, r9
 8006b00:	eb03 4318 	add.w	r3, r3, r8, lsr #16
 8006b04:	ea4f 4813 	mov.w	r8, r3, lsr #16
 8006b08:	d901      	bls.n	8006b0e <__multiply+0x106>
 8006b0a:	465c      	mov	r4, fp
 8006b0c:	e7e3      	b.n	8006ad6 <__multiply+0xce>
 8006b0e:	6063      	str	r3, [r4, #4]
 8006b10:	3504      	adds	r5, #4
 8006b12:	e7a7      	b.n	8006a64 <__multiply+0x5c>
 8006b14:	f85c 3d04 	ldr.w	r3, [ip, #-4]!
 8006b18:	b913      	cbnz	r3, 8006b20 <__multiply+0x118>
 8006b1a:	3e01      	subs	r6, #1
 8006b1c:	2e00      	cmp	r6, #0
 8006b1e:	dcf9      	bgt.n	8006b14 <__multiply+0x10c>
 8006b20:	6106      	str	r6, [r0, #16]
 8006b22:	b003      	add	sp, #12
 8006b24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006b28 <__pow5mult>:
 8006b28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006b2c:	4615      	mov	r5, r2
 8006b2e:	f012 0203 	ands.w	r2, r2, #3
 8006b32:	4606      	mov	r6, r0
 8006b34:	460f      	mov	r7, r1
 8006b36:	d007      	beq.n	8006b48 <__pow5mult+0x20>
 8006b38:	4c21      	ldr	r4, [pc, #132]	; (8006bc0 <__pow5mult+0x98>)
 8006b3a:	3a01      	subs	r2, #1
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006b42:	f7ff fed0 	bl	80068e6 <__multadd>
 8006b46:	4607      	mov	r7, r0
 8006b48:	10ad      	asrs	r5, r5, #2
 8006b4a:	d036      	beq.n	8006bba <__pow5mult+0x92>
 8006b4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006b4e:	b93c      	cbnz	r4, 8006b60 <__pow5mult+0x38>
 8006b50:	2010      	movs	r0, #16
 8006b52:	f7ff fc3d 	bl	80063d0 <malloc>
 8006b56:	6270      	str	r0, [r6, #36]	; 0x24
 8006b58:	6044      	str	r4, [r0, #4]
 8006b5a:	6084      	str	r4, [r0, #8]
 8006b5c:	6004      	str	r4, [r0, #0]
 8006b5e:	60c4      	str	r4, [r0, #12]
 8006b60:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006b64:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006b68:	b94c      	cbnz	r4, 8006b7e <__pow5mult+0x56>
 8006b6a:	f240 2171 	movw	r1, #625	; 0x271
 8006b6e:	4630      	mov	r0, r6
 8006b70:	f7ff ff41 	bl	80069f6 <__i2b>
 8006b74:	4604      	mov	r4, r0
 8006b76:	2300      	movs	r3, #0
 8006b78:	f8c8 0008 	str.w	r0, [r8, #8]
 8006b7c:	6003      	str	r3, [r0, #0]
 8006b7e:	f04f 0800 	mov.w	r8, #0
 8006b82:	07eb      	lsls	r3, r5, #31
 8006b84:	d50a      	bpl.n	8006b9c <__pow5mult+0x74>
 8006b86:	4639      	mov	r1, r7
 8006b88:	4622      	mov	r2, r4
 8006b8a:	4630      	mov	r0, r6
 8006b8c:	f7ff ff3c 	bl	8006a08 <__multiply>
 8006b90:	4681      	mov	r9, r0
 8006b92:	4639      	mov	r1, r7
 8006b94:	4630      	mov	r0, r6
 8006b96:	f7ff fe8f 	bl	80068b8 <_Bfree>
 8006b9a:	464f      	mov	r7, r9
 8006b9c:	106d      	asrs	r5, r5, #1
 8006b9e:	d00c      	beq.n	8006bba <__pow5mult+0x92>
 8006ba0:	6820      	ldr	r0, [r4, #0]
 8006ba2:	b108      	cbz	r0, 8006ba8 <__pow5mult+0x80>
 8006ba4:	4604      	mov	r4, r0
 8006ba6:	e7ec      	b.n	8006b82 <__pow5mult+0x5a>
 8006ba8:	4622      	mov	r2, r4
 8006baa:	4621      	mov	r1, r4
 8006bac:	4630      	mov	r0, r6
 8006bae:	f7ff ff2b 	bl	8006a08 <__multiply>
 8006bb2:	6020      	str	r0, [r4, #0]
 8006bb4:	f8c0 8000 	str.w	r8, [r0]
 8006bb8:	e7f4      	b.n	8006ba4 <__pow5mult+0x7c>
 8006bba:	4638      	mov	r0, r7
 8006bbc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006bc0:	08007c68 	.word	0x08007c68

08006bc4 <__lshift>:
 8006bc4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006bc8:	460c      	mov	r4, r1
 8006bca:	4607      	mov	r7, r0
 8006bcc:	4691      	mov	r9, r2
 8006bce:	6926      	ldr	r6, [r4, #16]
 8006bd0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006bd4:	4456      	add	r6, sl
 8006bd6:	6849      	ldr	r1, [r1, #4]
 8006bd8:	68a3      	ldr	r3, [r4, #8]
 8006bda:	1c75      	adds	r5, r6, #1
 8006bdc:	42ab      	cmp	r3, r5
 8006bde:	da02      	bge.n	8006be6 <__lshift+0x22>
 8006be0:	3101      	adds	r1, #1
 8006be2:	005b      	lsls	r3, r3, #1
 8006be4:	e7fa      	b.n	8006bdc <__lshift+0x18>
 8006be6:	4638      	mov	r0, r7
 8006be8:	f7ff fe31 	bl	800684e <_Balloc>
 8006bec:	2300      	movs	r3, #0
 8006bee:	4680      	mov	r8, r0
 8006bf0:	461a      	mov	r2, r3
 8006bf2:	f100 0114 	add.w	r1, r0, #20
 8006bf6:	4553      	cmp	r3, sl
 8006bf8:	da03      	bge.n	8006c02 <__lshift+0x3e>
 8006bfa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8006bfe:	3301      	adds	r3, #1
 8006c00:	e7f9      	b.n	8006bf6 <__lshift+0x32>
 8006c02:	ea2a 73ea 	bic.w	r3, sl, sl, asr #31
 8006c06:	6920      	ldr	r0, [r4, #16]
 8006c08:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8006c0c:	f019 091f 	ands.w	r9, r9, #31
 8006c10:	f104 0114 	add.w	r1, r4, #20
 8006c14:	eb01 0e80 	add.w	lr, r1, r0, lsl #2
 8006c18:	d014      	beq.n	8006c44 <__lshift+0x80>
 8006c1a:	f1c9 0c20 	rsb	ip, r9, #32
 8006c1e:	2200      	movs	r2, #0
 8006c20:	6808      	ldr	r0, [r1, #0]
 8006c22:	469a      	mov	sl, r3
 8006c24:	fa00 f009 	lsl.w	r0, r0, r9
 8006c28:	4302      	orrs	r2, r0
 8006c2a:	f843 2b04 	str.w	r2, [r3], #4
 8006c2e:	f851 2b04 	ldr.w	r2, [r1], #4
 8006c32:	458e      	cmp	lr, r1
 8006c34:	fa22 f20c 	lsr.w	r2, r2, ip
 8006c38:	d8f2      	bhi.n	8006c20 <__lshift+0x5c>
 8006c3a:	f8ca 2004 	str.w	r2, [sl, #4]
 8006c3e:	b142      	cbz	r2, 8006c52 <__lshift+0x8e>
 8006c40:	1cb5      	adds	r5, r6, #2
 8006c42:	e006      	b.n	8006c52 <__lshift+0x8e>
 8006c44:	3b04      	subs	r3, #4
 8006c46:	f851 2b04 	ldr.w	r2, [r1], #4
 8006c4a:	458e      	cmp	lr, r1
 8006c4c:	f843 2f04 	str.w	r2, [r3, #4]!
 8006c50:	d8f9      	bhi.n	8006c46 <__lshift+0x82>
 8006c52:	3d01      	subs	r5, #1
 8006c54:	4638      	mov	r0, r7
 8006c56:	f8c8 5010 	str.w	r5, [r8, #16]
 8006c5a:	4621      	mov	r1, r4
 8006c5c:	f7ff fe2c 	bl	80068b8 <_Bfree>
 8006c60:	4640      	mov	r0, r8
 8006c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08006c66 <__mcmp>:
 8006c66:	6903      	ldr	r3, [r0, #16]
 8006c68:	690a      	ldr	r2, [r1, #16]
 8006c6a:	b510      	push	{r4, lr}
 8006c6c:	1a9b      	subs	r3, r3, r2
 8006c6e:	d111      	bne.n	8006c94 <__mcmp+0x2e>
 8006c70:	0092      	lsls	r2, r2, #2
 8006c72:	3014      	adds	r0, #20
 8006c74:	3114      	adds	r1, #20
 8006c76:	1883      	adds	r3, r0, r2
 8006c78:	440a      	add	r2, r1
 8006c7a:	f853 4d04 	ldr.w	r4, [r3, #-4]!
 8006c7e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8006c82:	428c      	cmp	r4, r1
 8006c84:	d002      	beq.n	8006c8c <__mcmp+0x26>
 8006c86:	d307      	bcc.n	8006c98 <__mcmp+0x32>
 8006c88:	2001      	movs	r0, #1
 8006c8a:	bd10      	pop	{r4, pc}
 8006c8c:	4298      	cmp	r0, r3
 8006c8e:	d3f4      	bcc.n	8006c7a <__mcmp+0x14>
 8006c90:	2000      	movs	r0, #0
 8006c92:	bd10      	pop	{r4, pc}
 8006c94:	4618      	mov	r0, r3
 8006c96:	bd10      	pop	{r4, pc}
 8006c98:	f04f 30ff 	mov.w	r0, #4294967295
 8006c9c:	bd10      	pop	{r4, pc}

08006c9e <__mdiff>:
 8006c9e:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ca2:	460c      	mov	r4, r1
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	4611      	mov	r1, r2
 8006ca8:	4620      	mov	r0, r4
 8006caa:	4615      	mov	r5, r2
 8006cac:	f7ff ffdb 	bl	8006c66 <__mcmp>
 8006cb0:	1e06      	subs	r6, r0, #0
 8006cb2:	d108      	bne.n	8006cc6 <__mdiff+0x28>
 8006cb4:	4631      	mov	r1, r6
 8006cb6:	4638      	mov	r0, r7
 8006cb8:	f7ff fdc9 	bl	800684e <_Balloc>
 8006cbc:	2301      	movs	r3, #1
 8006cbe:	6103      	str	r3, [r0, #16]
 8006cc0:	6146      	str	r6, [r0, #20]
 8006cc2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006cc6:	bfbc      	itt	lt
 8006cc8:	4623      	movlt	r3, r4
 8006cca:	462c      	movlt	r4, r5
 8006ccc:	4638      	mov	r0, r7
 8006cce:	6861      	ldr	r1, [r4, #4]
 8006cd0:	bfba      	itte	lt
 8006cd2:	461d      	movlt	r5, r3
 8006cd4:	2601      	movlt	r6, #1
 8006cd6:	2600      	movge	r6, #0
 8006cd8:	f7ff fdb9 	bl	800684e <_Balloc>
 8006cdc:	692b      	ldr	r3, [r5, #16]
 8006cde:	60c6      	str	r6, [r0, #12]
 8006ce0:	6926      	ldr	r6, [r4, #16]
 8006ce2:	f105 0914 	add.w	r9, r5, #20
 8006ce6:	f104 0114 	add.w	r1, r4, #20
 8006cea:	eb01 0786 	add.w	r7, r1, r6, lsl #2
 8006cee:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 8006cf2:	f100 0514 	add.w	r5, r0, #20
 8006cf6:	f04f 0c00 	mov.w	ip, #0
 8006cfa:	f851 2b04 	ldr.w	r2, [r1], #4
 8006cfe:	f859 4b04 	ldr.w	r4, [r9], #4
 8006d02:	b293      	uxth	r3, r2
 8006d04:	449c      	add	ip, r3
 8006d06:	b2a3      	uxth	r3, r4
 8006d08:	0c24      	lsrs	r4, r4, #16
 8006d0a:	ebc3 030c 	rsb	r3, r3, ip
 8006d0e:	ebc4 4212 	rsb	r2, r4, r2, lsr #16
 8006d12:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006d16:	b29b      	uxth	r3, r3
 8006d18:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006d1c:	45c8      	cmp	r8, r9
 8006d1e:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 8006d22:	468e      	mov	lr, r1
 8006d24:	f845 2b04 	str.w	r2, [r5], #4
 8006d28:	d8e7      	bhi.n	8006cfa <__mdiff+0x5c>
 8006d2a:	45be      	cmp	lr, r7
 8006d2c:	d20e      	bcs.n	8006d4c <__mdiff+0xae>
 8006d2e:	f85e 1b04 	ldr.w	r1, [lr], #4
 8006d32:	b28a      	uxth	r2, r1
 8006d34:	4462      	add	r2, ip
 8006d36:	1413      	asrs	r3, r2, #16
 8006d38:	eb03 4311 	add.w	r3, r3, r1, lsr #16
 8006d3c:	b292      	uxth	r2, r2
 8006d3e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8006d42:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8006d46:	f845 2b04 	str.w	r2, [r5], #4
 8006d4a:	e7ee      	b.n	8006d2a <__mdiff+0x8c>
 8006d4c:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 8006d50:	b90b      	cbnz	r3, 8006d56 <__mdiff+0xb8>
 8006d52:	3e01      	subs	r6, #1
 8006d54:	e7fa      	b.n	8006d4c <__mdiff+0xae>
 8006d56:	6106      	str	r6, [r0, #16]
 8006d58:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

08006d5c <__d2b>:
 8006d5c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8006d60:	461c      	mov	r4, r3
 8006d62:	2101      	movs	r1, #1
 8006d64:	4690      	mov	r8, r2
 8006d66:	9e08      	ldr	r6, [sp, #32]
 8006d68:	9d09      	ldr	r5, [sp, #36]	; 0x24
 8006d6a:	f7ff fd70 	bl	800684e <_Balloc>
 8006d6e:	f3c4 0213 	ubfx	r2, r4, #0, #20
 8006d72:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8006d76:	4607      	mov	r7, r0
 8006d78:	b10c      	cbz	r4, 8006d7e <__d2b+0x22>
 8006d7a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8006d7e:	9201      	str	r2, [sp, #4]
 8006d80:	f1b8 0f00 	cmp.w	r8, #0
 8006d84:	d019      	beq.n	8006dba <__d2b+0x5e>
 8006d86:	a802      	add	r0, sp, #8
 8006d88:	f840 8d08 	str.w	r8, [r0, #-8]!
 8006d8c:	f7ff fe06 	bl	800699c <__lo0bits>
 8006d90:	9b00      	ldr	r3, [sp, #0]
 8006d92:	b148      	cbz	r0, 8006da8 <__d2b+0x4c>
 8006d94:	9a01      	ldr	r2, [sp, #4]
 8006d96:	f1c0 0120 	rsb	r1, r0, #32
 8006d9a:	fa02 f101 	lsl.w	r1, r2, r1
 8006d9e:	430b      	orrs	r3, r1
 8006da0:	40c2      	lsrs	r2, r0
 8006da2:	617b      	str	r3, [r7, #20]
 8006da4:	9201      	str	r2, [sp, #4]
 8006da6:	e000      	b.n	8006daa <__d2b+0x4e>
 8006da8:	617b      	str	r3, [r7, #20]
 8006daa:	9b01      	ldr	r3, [sp, #4]
 8006dac:	2b00      	cmp	r3, #0
 8006dae:	bf14      	ite	ne
 8006db0:	2102      	movne	r1, #2
 8006db2:	2101      	moveq	r1, #1
 8006db4:	61bb      	str	r3, [r7, #24]
 8006db6:	6139      	str	r1, [r7, #16]
 8006db8:	e007      	b.n	8006dca <__d2b+0x6e>
 8006dba:	a801      	add	r0, sp, #4
 8006dbc:	f7ff fdee 	bl	800699c <__lo0bits>
 8006dc0:	9b01      	ldr	r3, [sp, #4]
 8006dc2:	2101      	movs	r1, #1
 8006dc4:	617b      	str	r3, [r7, #20]
 8006dc6:	6139      	str	r1, [r7, #16]
 8006dc8:	3020      	adds	r0, #32
 8006dca:	b134      	cbz	r4, 8006dda <__d2b+0x7e>
 8006dcc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 8006dd0:	4404      	add	r4, r0
 8006dd2:	6034      	str	r4, [r6, #0]
 8006dd4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006dd8:	e009      	b.n	8006dee <__d2b+0x92>
 8006dda:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006dde:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 8006de2:	6030      	str	r0, [r6, #0]
 8006de4:	6918      	ldr	r0, [r3, #16]
 8006de6:	f7ff fdb9 	bl	800695c <__hi0bits>
 8006dea:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 8006dee:	6028      	str	r0, [r5, #0]
 8006df0:	4638      	mov	r0, r7
 8006df2:	b002      	add	sp, #8
 8006df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08006df8 <_sbrk_r>:
 8006df8:	b538      	push	{r3, r4, r5, lr}
 8006dfa:	4c06      	ldr	r4, [pc, #24]	; (8006e14 <_sbrk_r+0x1c>)
 8006dfc:	2300      	movs	r3, #0
 8006dfe:	4605      	mov	r5, r0
 8006e00:	4608      	mov	r0, r1
 8006e02:	6023      	str	r3, [r4, #0]
 8006e04:	f000 fe2c 	bl	8007a60 <_sbrk>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_sbrk_r+0x1a>
 8006e0c:	6823      	ldr	r3, [r4, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_sbrk_r+0x1a>
 8006e10:	602b      	str	r3, [r5, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	20000a0c 	.word	0x20000a0c

08006e18 <__ssprint_r>:
 8006e18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	4693      	mov	fp, r2
 8006e1e:	6892      	ldr	r2, [r2, #8]
 8006e20:	4681      	mov	r9, r0
 8006e22:	460c      	mov	r4, r1
 8006e24:	b34a      	cbz	r2, 8006e7a <__ssprint_r+0x62>
 8006e26:	2300      	movs	r3, #0
 8006e28:	f8db a000 	ldr.w	sl, [fp]
 8006e2c:	9301      	str	r3, [sp, #4]
 8006e2e:	461f      	mov	r7, r3
 8006e30:	e006      	b.n	8006e40 <__ssprint_r+0x28>
 8006e32:	f8da 3000 	ldr.w	r3, [sl]
 8006e36:	f8da 7004 	ldr.w	r7, [sl, #4]
 8006e3a:	9301      	str	r3, [sp, #4]
 8006e3c:	f10a 0a08 	add.w	sl, sl, #8
 8006e40:	2f00      	cmp	r7, #0
 8006e42:	d0f6      	beq.n	8006e32 <__ssprint_r+0x1a>
 8006e44:	68a6      	ldr	r6, [r4, #8]
 8006e46:	42b7      	cmp	r7, r6
 8006e48:	d360      	bcc.n	8006f0c <__ssprint_r+0xf4>
 8006e4a:	89a0      	ldrh	r0, [r4, #12]
 8006e4c:	f410 6f90 	tst.w	r0, #1152	; 0x480
 8006e50:	d117      	bne.n	8006e82 <__ssprint_r+0x6a>
 8006e52:	42b7      	cmp	r7, r6
 8006e54:	d35a      	bcc.n	8006f0c <__ssprint_r+0xf4>
 8006e56:	4632      	mov	r2, r6
 8006e58:	9901      	ldr	r1, [sp, #4]
 8006e5a:	6820      	ldr	r0, [r4, #0]
 8006e5c:	f000 f99c 	bl	8007198 <memmove>
 8006e60:	68a2      	ldr	r2, [r4, #8]
 8006e62:	1b92      	subs	r2, r2, r6
 8006e64:	60a2      	str	r2, [r4, #8]
 8006e66:	6822      	ldr	r2, [r4, #0]
 8006e68:	4416      	add	r6, r2
 8006e6a:	f8db 2008 	ldr.w	r2, [fp, #8]
 8006e6e:	6026      	str	r6, [r4, #0]
 8006e70:	1bd7      	subs	r7, r2, r7
 8006e72:	f8cb 7008 	str.w	r7, [fp, #8]
 8006e76:	2f00      	cmp	r7, #0
 8006e78:	d1db      	bne.n	8006e32 <__ssprint_r+0x1a>
 8006e7a:	2000      	movs	r0, #0
 8006e7c:	f8cb 0004 	str.w	r0, [fp, #4]
 8006e80:	e046      	b.n	8006f10 <__ssprint_r+0xf8>
 8006e82:	6825      	ldr	r5, [r4, #0]
 8006e84:	6921      	ldr	r1, [r4, #16]
 8006e86:	2302      	movs	r3, #2
 8006e88:	ebc1 0805 	rsb	r8, r1, r5
 8006e8c:	6965      	ldr	r5, [r4, #20]
 8006e8e:	f108 0201 	add.w	r2, r8, #1
 8006e92:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e96:	fb95 f5f3 	sdiv	r5, r5, r3
 8006e9a:	443a      	add	r2, r7
 8006e9c:	4295      	cmp	r5, r2
 8006e9e:	bf38      	it	cc
 8006ea0:	4615      	movcc	r5, r2
 8006ea2:	0543      	lsls	r3, r0, #21
 8006ea4:	d510      	bpl.n	8006ec8 <__ssprint_r+0xb0>
 8006ea6:	4629      	mov	r1, r5
 8006ea8:	4648      	mov	r0, r9
 8006eaa:	f7ff fa99 	bl	80063e0 <_malloc_r>
 8006eae:	4606      	mov	r6, r0
 8006eb0:	b1a0      	cbz	r0, 8006edc <__ssprint_r+0xc4>
 8006eb2:	4642      	mov	r2, r8
 8006eb4:	6921      	ldr	r1, [r4, #16]
 8006eb6:	f7ff fcbd 	bl	8006834 <memcpy>
 8006eba:	89a2      	ldrh	r2, [r4, #12]
 8006ebc:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 8006ec0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8006ec4:	81a2      	strh	r2, [r4, #12]
 8006ec6:	e018      	b.n	8006efa <__ssprint_r+0xe2>
 8006ec8:	462a      	mov	r2, r5
 8006eca:	4648      	mov	r0, r9
 8006ecc:	f000 f980 	bl	80071d0 <_realloc_r>
 8006ed0:	4606      	mov	r6, r0
 8006ed2:	b990      	cbnz	r0, 8006efa <__ssprint_r+0xe2>
 8006ed4:	6921      	ldr	r1, [r4, #16]
 8006ed6:	4648      	mov	r0, r9
 8006ed8:	f000 f8a0 	bl	800701c <_free_r>
 8006edc:	220c      	movs	r2, #12
 8006ede:	f8c9 2000 	str.w	r2, [r9]
 8006ee2:	89a2      	ldrh	r2, [r4, #12]
 8006ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8006ee8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006eec:	81a2      	strh	r2, [r4, #12]
 8006eee:	2200      	movs	r2, #0
 8006ef0:	f8cb 2008 	str.w	r2, [fp, #8]
 8006ef4:	f8cb 2004 	str.w	r2, [fp, #4]
 8006ef8:	e00a      	b.n	8006f10 <__ssprint_r+0xf8>
 8006efa:	6126      	str	r6, [r4, #16]
 8006efc:	6165      	str	r5, [r4, #20]
 8006efe:	4446      	add	r6, r8
 8006f00:	ebc8 0505 	rsb	r5, r8, r5
 8006f04:	6026      	str	r6, [r4, #0]
 8006f06:	60a5      	str	r5, [r4, #8]
 8006f08:	463e      	mov	r6, r7
 8006f0a:	e7a2      	b.n	8006e52 <__ssprint_r+0x3a>
 8006f0c:	463e      	mov	r6, r7
 8006f0e:	e7a2      	b.n	8006e56 <__ssprint_r+0x3e>
 8006f10:	b003      	add	sp, #12
 8006f12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08006f16 <_calloc_r>:
 8006f16:	b510      	push	{r4, lr}
 8006f18:	4351      	muls	r1, r2
 8006f1a:	f7ff fa61 	bl	80063e0 <_malloc_r>
 8006f1e:	4604      	mov	r4, r0
 8006f20:	b320      	cbz	r0, 8006f6c <_calloc_r+0x56>
 8006f22:	f850 2c04 	ldr.w	r2, [r0, #-4]
 8006f26:	f022 0203 	bic.w	r2, r2, #3
 8006f2a:	3a04      	subs	r2, #4
 8006f2c:	2a24      	cmp	r2, #36	; 0x24
 8006f2e:	d81a      	bhi.n	8006f66 <_calloc_r+0x50>
 8006f30:	2a13      	cmp	r2, #19
 8006f32:	d912      	bls.n	8006f5a <_calloc_r+0x44>
 8006f34:	2100      	movs	r1, #0
 8006f36:	2a1b      	cmp	r2, #27
 8006f38:	6001      	str	r1, [r0, #0]
 8006f3a:	6041      	str	r1, [r0, #4]
 8006f3c:	d802      	bhi.n	8006f44 <_calloc_r+0x2e>
 8006f3e:	f100 0308 	add.w	r3, r0, #8
 8006f42:	e00b      	b.n	8006f5c <_calloc_r+0x46>
 8006f44:	2a24      	cmp	r2, #36	; 0x24
 8006f46:	6081      	str	r1, [r0, #8]
 8006f48:	60c1      	str	r1, [r0, #12]
 8006f4a:	bf11      	iteee	ne
 8006f4c:	f100 0310 	addne.w	r3, r0, #16
 8006f50:	6101      	streq	r1, [r0, #16]
 8006f52:	f100 0318 	addeq.w	r3, r0, #24
 8006f56:	6141      	streq	r1, [r0, #20]
 8006f58:	e000      	b.n	8006f5c <_calloc_r+0x46>
 8006f5a:	4603      	mov	r3, r0
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	601a      	str	r2, [r3, #0]
 8006f60:	605a      	str	r2, [r3, #4]
 8006f62:	609a      	str	r2, [r3, #8]
 8006f64:	e002      	b.n	8006f6c <_calloc_r+0x56>
 8006f66:	2100      	movs	r1, #0
 8006f68:	f7fd fc24 	bl	80047b4 <memset>
 8006f6c:	4620      	mov	r0, r4
 8006f6e:	bd10      	pop	{r4, pc}

08006f70 <_malloc_trim_r>:
 8006f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f74:	4689      	mov	r9, r1
 8006f76:	4f25      	ldr	r7, [pc, #148]	; (800700c <_malloc_trim_r+0x9c>)
 8006f78:	4606      	mov	r6, r0
 8006f7a:	f7ff fc66 	bl	800684a <__malloc_lock>
 8006f7e:	68bb      	ldr	r3, [r7, #8]
 8006f80:	f8df 8094 	ldr.w	r8, [pc, #148]	; 8007018 <_malloc_trim_r+0xa8>
 8006f84:	685d      	ldr	r5, [r3, #4]
 8006f86:	f1a8 0411 	sub.w	r4, r8, #17
 8006f8a:	f025 0503 	bic.w	r5, r5, #3
 8006f8e:	442c      	add	r4, r5
 8006f90:	ebc9 0404 	rsb	r4, r9, r4
 8006f94:	fbb4 f4f8 	udiv	r4, r4, r8
 8006f98:	3c01      	subs	r4, #1
 8006f9a:	fb08 f404 	mul.w	r4, r8, r4
 8006f9e:	4544      	cmp	r4, r8
 8006fa0:	da05      	bge.n	8006fae <_malloc_trim_r+0x3e>
 8006fa2:	4630      	mov	r0, r6
 8006fa4:	f7ff fc52 	bl	800684c <__malloc_unlock>
 8006fa8:	2000      	movs	r0, #0
 8006faa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fae:	2100      	movs	r1, #0
 8006fb0:	4630      	mov	r0, r6
 8006fb2:	f7ff ff21 	bl	8006df8 <_sbrk_r>
 8006fb6:	68bb      	ldr	r3, [r7, #8]
 8006fb8:	442b      	add	r3, r5
 8006fba:	4298      	cmp	r0, r3
 8006fbc:	d1f1      	bne.n	8006fa2 <_malloc_trim_r+0x32>
 8006fbe:	4261      	negs	r1, r4
 8006fc0:	4630      	mov	r0, r6
 8006fc2:	f7ff ff19 	bl	8006df8 <_sbrk_r>
 8006fc6:	3001      	adds	r0, #1
 8006fc8:	d110      	bne.n	8006fec <_malloc_trim_r+0x7c>
 8006fca:	2100      	movs	r1, #0
 8006fcc:	4630      	mov	r0, r6
 8006fce:	f7ff ff13 	bl	8006df8 <_sbrk_r>
 8006fd2:	68ba      	ldr	r2, [r7, #8]
 8006fd4:	1a83      	subs	r3, r0, r2
 8006fd6:	2b0f      	cmp	r3, #15
 8006fd8:	dde3      	ble.n	8006fa2 <_malloc_trim_r+0x32>
 8006fda:	490d      	ldr	r1, [pc, #52]	; (8007010 <_malloc_trim_r+0xa0>)
 8006fdc:	f043 0301 	orr.w	r3, r3, #1
 8006fe0:	6809      	ldr	r1, [r1, #0]
 8006fe2:	6053      	str	r3, [r2, #4]
 8006fe4:	1a40      	subs	r0, r0, r1
 8006fe6:	490b      	ldr	r1, [pc, #44]	; (8007014 <_malloc_trim_r+0xa4>)
 8006fe8:	6008      	str	r0, [r1, #0]
 8006fea:	e7da      	b.n	8006fa2 <_malloc_trim_r+0x32>
 8006fec:	68bb      	ldr	r3, [r7, #8]
 8006fee:	4a09      	ldr	r2, [pc, #36]	; (8007014 <_malloc_trim_r+0xa4>)
 8006ff0:	1b2d      	subs	r5, r5, r4
 8006ff2:	f045 0501 	orr.w	r5, r5, #1
 8006ff6:	605d      	str	r5, [r3, #4]
 8006ff8:	6813      	ldr	r3, [r2, #0]
 8006ffa:	4630      	mov	r0, r6
 8006ffc:	1b1c      	subs	r4, r3, r4
 8006ffe:	6014      	str	r4, [r2, #0]
 8007000:	f7ff fc24 	bl	800684c <__malloc_unlock>
 8007004:	2001      	movs	r0, #1
 8007006:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800700a:	bf00      	nop
 800700c:	2000018c 	.word	0x2000018c
 8007010:	20000598 	.word	0x20000598
 8007014:	20000670 	.word	0x20000670
 8007018:	00000080 	.word	0x00000080

0800701c <_free_r>:
 800701c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007020:	4604      	mov	r4, r0
 8007022:	4688      	mov	r8, r1
 8007024:	2900      	cmp	r1, #0
 8007026:	f000 80ad 	beq.w	8007184 <_free_r+0x168>
 800702a:	f7ff fc0e 	bl	800684a <__malloc_lock>
 800702e:	f858 2c04 	ldr.w	r2, [r8, #-4]
 8007032:	4d55      	ldr	r5, [pc, #340]	; (8007188 <_free_r+0x16c>)
 8007034:	f022 0001 	bic.w	r0, r2, #1
 8007038:	f1a8 0308 	sub.w	r3, r8, #8
 800703c:	181f      	adds	r7, r3, r0
 800703e:	68a9      	ldr	r1, [r5, #8]
 8007040:	687e      	ldr	r6, [r7, #4]
 8007042:	428f      	cmp	r7, r1
 8007044:	f026 0603 	bic.w	r6, r6, #3
 8007048:	f002 0201 	and.w	r2, r2, #1
 800704c:	d11b      	bne.n	8007086 <_free_r+0x6a>
 800704e:	4430      	add	r0, r6
 8007050:	b93a      	cbnz	r2, 8007062 <_free_r+0x46>
 8007052:	f858 2c08 	ldr.w	r2, [r8, #-8]
 8007056:	1a9b      	subs	r3, r3, r2
 8007058:	6899      	ldr	r1, [r3, #8]
 800705a:	4410      	add	r0, r2
 800705c:	68da      	ldr	r2, [r3, #12]
 800705e:	60ca      	str	r2, [r1, #12]
 8007060:	6091      	str	r1, [r2, #8]
 8007062:	f040 0201 	orr.w	r2, r0, #1
 8007066:	605a      	str	r2, [r3, #4]
 8007068:	60ab      	str	r3, [r5, #8]
 800706a:	4b48      	ldr	r3, [pc, #288]	; (800718c <_free_r+0x170>)
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	4298      	cmp	r0, r3
 8007070:	d304      	bcc.n	800707c <_free_r+0x60>
 8007072:	4b47      	ldr	r3, [pc, #284]	; (8007190 <_free_r+0x174>)
 8007074:	4620      	mov	r0, r4
 8007076:	6819      	ldr	r1, [r3, #0]
 8007078:	f7ff ff7a 	bl	8006f70 <_malloc_trim_r>
 800707c:	4620      	mov	r0, r4
 800707e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007082:	f7ff bbe3 	b.w	800684c <__malloc_unlock>
 8007086:	607e      	str	r6, [r7, #4]
 8007088:	b97a      	cbnz	r2, 80070aa <_free_r+0x8e>
 800708a:	f858 1c08 	ldr.w	r1, [r8, #-8]
 800708e:	f105 0e08 	add.w	lr, r5, #8
 8007092:	1a5b      	subs	r3, r3, r1
 8007094:	4408      	add	r0, r1
 8007096:	6899      	ldr	r1, [r3, #8]
 8007098:	4571      	cmp	r1, lr
 800709a:	d008      	beq.n	80070ae <_free_r+0x92>
 800709c:	f8d3 e00c 	ldr.w	lr, [r3, #12]
 80070a0:	f8c1 e00c 	str.w	lr, [r1, #12]
 80070a4:	f8ce 1008 	str.w	r1, [lr, #8]
 80070a8:	e002      	b.n	80070b0 <_free_r+0x94>
 80070aa:	2200      	movs	r2, #0
 80070ac:	e000      	b.n	80070b0 <_free_r+0x94>
 80070ae:	2201      	movs	r2, #1
 80070b0:	19b9      	adds	r1, r7, r6
 80070b2:	6849      	ldr	r1, [r1, #4]
 80070b4:	07c9      	lsls	r1, r1, #31
 80070b6:	d40e      	bmi.n	80070d6 <_free_r+0xba>
 80070b8:	4430      	add	r0, r6
 80070ba:	68b9      	ldr	r1, [r7, #8]
 80070bc:	b942      	cbnz	r2, 80070d0 <_free_r+0xb4>
 80070be:	4e35      	ldr	r6, [pc, #212]	; (8007194 <_free_r+0x178>)
 80070c0:	42b1      	cmp	r1, r6
 80070c2:	d105      	bne.n	80070d0 <_free_r+0xb4>
 80070c4:	616b      	str	r3, [r5, #20]
 80070c6:	612b      	str	r3, [r5, #16]
 80070c8:	2201      	movs	r2, #1
 80070ca:	60d9      	str	r1, [r3, #12]
 80070cc:	6099      	str	r1, [r3, #8]
 80070ce:	e002      	b.n	80070d6 <_free_r+0xba>
 80070d0:	68fe      	ldr	r6, [r7, #12]
 80070d2:	60ce      	str	r6, [r1, #12]
 80070d4:	60b1      	str	r1, [r6, #8]
 80070d6:	f040 0101 	orr.w	r1, r0, #1
 80070da:	6059      	str	r1, [r3, #4]
 80070dc:	5018      	str	r0, [r3, r0]
 80070de:	2a00      	cmp	r2, #0
 80070e0:	d1cc      	bne.n	800707c <_free_r+0x60>
 80070e2:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 80070e6:	d212      	bcs.n	800710e <_free_r+0xf2>
 80070e8:	08c0      	lsrs	r0, r0, #3
 80070ea:	1081      	asrs	r1, r0, #2
 80070ec:	2201      	movs	r2, #1
 80070ee:	fa02 f101 	lsl.w	r1, r2, r1
 80070f2:	686a      	ldr	r2, [r5, #4]
 80070f4:	3001      	adds	r0, #1
 80070f6:	430a      	orrs	r2, r1
 80070f8:	606a      	str	r2, [r5, #4]
 80070fa:	f855 1030 	ldr.w	r1, [r5, r0, lsl #3]
 80070fe:	eb05 02c0 	add.w	r2, r5, r0, lsl #3
 8007102:	3a08      	subs	r2, #8
 8007104:	60da      	str	r2, [r3, #12]
 8007106:	6099      	str	r1, [r3, #8]
 8007108:	f845 3030 	str.w	r3, [r5, r0, lsl #3]
 800710c:	e038      	b.n	8007180 <_free_r+0x164>
 800710e:	0a42      	lsrs	r2, r0, #9
 8007110:	2a04      	cmp	r2, #4
 8007112:	d802      	bhi.n	800711a <_free_r+0xfe>
 8007114:	0982      	lsrs	r2, r0, #6
 8007116:	3238      	adds	r2, #56	; 0x38
 8007118:	e015      	b.n	8007146 <_free_r+0x12a>
 800711a:	2a14      	cmp	r2, #20
 800711c:	d801      	bhi.n	8007122 <_free_r+0x106>
 800711e:	325b      	adds	r2, #91	; 0x5b
 8007120:	e011      	b.n	8007146 <_free_r+0x12a>
 8007122:	2a54      	cmp	r2, #84	; 0x54
 8007124:	d802      	bhi.n	800712c <_free_r+0x110>
 8007126:	0b02      	lsrs	r2, r0, #12
 8007128:	326e      	adds	r2, #110	; 0x6e
 800712a:	e00c      	b.n	8007146 <_free_r+0x12a>
 800712c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
 8007130:	d802      	bhi.n	8007138 <_free_r+0x11c>
 8007132:	0bc2      	lsrs	r2, r0, #15
 8007134:	3277      	adds	r2, #119	; 0x77
 8007136:	e006      	b.n	8007146 <_free_r+0x12a>
 8007138:	f240 5154 	movw	r1, #1364	; 0x554
 800713c:	428a      	cmp	r2, r1
 800713e:	bf9a      	itte	ls
 8007140:	0c82      	lsrls	r2, r0, #18
 8007142:	327c      	addls	r2, #124	; 0x7c
 8007144:	227e      	movhi	r2, #126	; 0x7e
 8007146:	1c51      	adds	r1, r2, #1
 8007148:	f855 1031 	ldr.w	r1, [r5, r1, lsl #3]
 800714c:	eb05 06c2 	add.w	r6, r5, r2, lsl #3
 8007150:	428e      	cmp	r6, r1
 8007152:	4f0d      	ldr	r7, [pc, #52]	; (8007188 <_free_r+0x16c>)
 8007154:	d10b      	bne.n	800716e <_free_r+0x152>
 8007156:	2101      	movs	r1, #1
 8007158:	1092      	asrs	r2, r2, #2
 800715a:	fa01 f202 	lsl.w	r2, r1, r2
 800715e:	6879      	ldr	r1, [r7, #4]
 8007160:	4311      	orrs	r1, r2
 8007162:	6079      	str	r1, [r7, #4]
 8007164:	4631      	mov	r1, r6
 8007166:	e008      	b.n	800717a <_free_r+0x15e>
 8007168:	6889      	ldr	r1, [r1, #8]
 800716a:	428e      	cmp	r6, r1
 800716c:	d004      	beq.n	8007178 <_free_r+0x15c>
 800716e:	684a      	ldr	r2, [r1, #4]
 8007170:	f022 0203 	bic.w	r2, r2, #3
 8007174:	4290      	cmp	r0, r2
 8007176:	d3f7      	bcc.n	8007168 <_free_r+0x14c>
 8007178:	68ce      	ldr	r6, [r1, #12]
 800717a:	60de      	str	r6, [r3, #12]
 800717c:	6099      	str	r1, [r3, #8]
 800717e:	60b3      	str	r3, [r6, #8]
 8007180:	60cb      	str	r3, [r1, #12]
 8007182:	e77b      	b.n	800707c <_free_r+0x60>
 8007184:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007188:	2000018c 	.word	0x2000018c
 800718c:	20000594 	.word	0x20000594
 8007190:	2000066c 	.word	0x2000066c
 8007194:	20000194 	.word	0x20000194

08007198 <memmove>:
 8007198:	4288      	cmp	r0, r1
 800719a:	b510      	push	{r4, lr}
 800719c:	eb01 0302 	add.w	r3, r1, r2
 80071a0:	d801      	bhi.n	80071a6 <memmove+0xe>
 80071a2:	1e42      	subs	r2, r0, #1
 80071a4:	e00b      	b.n	80071be <memmove+0x26>
 80071a6:	4298      	cmp	r0, r3
 80071a8:	d2fb      	bcs.n	80071a2 <memmove+0xa>
 80071aa:	1881      	adds	r1, r0, r2
 80071ac:	1ad2      	subs	r2, r2, r3
 80071ae:	42d3      	cmn	r3, r2
 80071b0:	d004      	beq.n	80071bc <memmove+0x24>
 80071b2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071b6:	f801 4d01 	strb.w	r4, [r1, #-1]!
 80071ba:	e7f8      	b.n	80071ae <memmove+0x16>
 80071bc:	bd10      	pop	{r4, pc}
 80071be:	4299      	cmp	r1, r3
 80071c0:	d004      	beq.n	80071cc <memmove+0x34>
 80071c2:	f811 4b01 	ldrb.w	r4, [r1], #1
 80071c6:	f802 4f01 	strb.w	r4, [r2, #1]!
 80071ca:	e7f8      	b.n	80071be <memmove+0x26>
 80071cc:	bd10      	pop	{r4, pc}
	...

080071d0 <_realloc_r>:
 80071d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071d4:	4681      	mov	r9, r0
 80071d6:	460c      	mov	r4, r1
 80071d8:	b929      	cbnz	r1, 80071e6 <_realloc_r+0x16>
 80071da:	4611      	mov	r1, r2
 80071dc:	b003      	add	sp, #12
 80071de:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80071e2:	f7ff b8fd 	b.w	80063e0 <_malloc_r>
 80071e6:	9201      	str	r2, [sp, #4]
 80071e8:	f7ff fb2f 	bl	800684a <__malloc_lock>
 80071ec:	9a01      	ldr	r2, [sp, #4]
 80071ee:	f854 ec04 	ldr.w	lr, [r4, #-4]
 80071f2:	f102 080b 	add.w	r8, r2, #11
 80071f6:	f1b8 0f16 	cmp.w	r8, #22
 80071fa:	f1a4 0b08 	sub.w	fp, r4, #8
 80071fe:	f02e 0503 	bic.w	r5, lr, #3
 8007202:	d903      	bls.n	800720c <_realloc_r+0x3c>
 8007204:	f038 0807 	bics.w	r8, r8, #7
 8007208:	d502      	bpl.n	8007210 <_realloc_r+0x40>
 800720a:	e003      	b.n	8007214 <_realloc_r+0x44>
 800720c:	f04f 0810 	mov.w	r8, #16
 8007210:	4590      	cmp	r8, r2
 8007212:	d204      	bcs.n	800721e <_realloc_r+0x4e>
 8007214:	230c      	movs	r3, #12
 8007216:	f8c9 3000 	str.w	r3, [r9]
 800721a:	2000      	movs	r0, #0
 800721c:	e181      	b.n	8007522 <_realloc_r+0x352>
 800721e:	45a8      	cmp	r8, r5
 8007220:	f340 8154 	ble.w	80074cc <_realloc_r+0x2fc>
 8007224:	4ba8      	ldr	r3, [pc, #672]	; (80074c8 <_realloc_r+0x2f8>)
 8007226:	eb0b 0105 	add.w	r1, fp, r5
 800722a:	6898      	ldr	r0, [r3, #8]
 800722c:	684f      	ldr	r7, [r1, #4]
 800722e:	4281      	cmp	r1, r0
 8007230:	d005      	beq.n	800723e <_realloc_r+0x6e>
 8007232:	f027 0601 	bic.w	r6, r7, #1
 8007236:	440e      	add	r6, r1
 8007238:	6876      	ldr	r6, [r6, #4]
 800723a:	07f6      	lsls	r6, r6, #31
 800723c:	d426      	bmi.n	800728c <_realloc_r+0xbc>
 800723e:	f027 0a03 	bic.w	sl, r7, #3
 8007242:	4281      	cmp	r1, r0
 8007244:	eb05 070a 	add.w	r7, r5, sl
 8007248:	d118      	bne.n	800727c <_realloc_r+0xac>
 800724a:	f108 0610 	add.w	r6, r8, #16
 800724e:	42b7      	cmp	r7, r6
 8007250:	db1f      	blt.n	8007292 <_realloc_r+0xc2>
 8007252:	ebc8 0707 	rsb	r7, r8, r7
 8007256:	eb0b 0008 	add.w	r0, fp, r8
 800725a:	f047 0701 	orr.w	r7, r7, #1
 800725e:	6098      	str	r0, [r3, #8]
 8007260:	6047      	str	r7, [r0, #4]
 8007262:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007266:	4648      	mov	r0, r9
 8007268:	f003 0301 	and.w	r3, r3, #1
 800726c:	ea43 0308 	orr.w	r3, r3, r8
 8007270:	f844 3c04 	str.w	r3, [r4, #-4]
 8007274:	f7ff faea 	bl	800684c <__malloc_unlock>
 8007278:	4620      	mov	r0, r4
 800727a:	e152      	b.n	8007522 <_realloc_r+0x352>
 800727c:	45b8      	cmp	r8, r7
 800727e:	dc08      	bgt.n	8007292 <_realloc_r+0xc2>
 8007280:	68cb      	ldr	r3, [r1, #12]
 8007282:	688a      	ldr	r2, [r1, #8]
 8007284:	463d      	mov	r5, r7
 8007286:	60d3      	str	r3, [r2, #12]
 8007288:	609a      	str	r2, [r3, #8]
 800728a:	e11f      	b.n	80074cc <_realloc_r+0x2fc>
 800728c:	f04f 0a00 	mov.w	sl, #0
 8007290:	4651      	mov	r1, sl
 8007292:	f01e 0f01 	tst.w	lr, #1
 8007296:	f040 80c6 	bne.w	8007426 <_realloc_r+0x256>
 800729a:	f854 7c08 	ldr.w	r7, [r4, #-8]
 800729e:	ebc7 070b 	rsb	r7, r7, fp
 80072a2:	687e      	ldr	r6, [r7, #4]
 80072a4:	f026 0603 	bic.w	r6, r6, #3
 80072a8:	442e      	add	r6, r5
 80072aa:	2900      	cmp	r1, #0
 80072ac:	f000 8085 	beq.w	80073ba <_realloc_r+0x1ea>
 80072b0:	4281      	cmp	r1, r0
 80072b2:	44b2      	add	sl, r6
 80072b4:	d148      	bne.n	8007348 <_realloc_r+0x178>
 80072b6:	f108 0110 	add.w	r1, r8, #16
 80072ba:	458a      	cmp	sl, r1
 80072bc:	db7d      	blt.n	80073ba <_realloc_r+0x1ea>
 80072be:	463e      	mov	r6, r7
 80072c0:	68fa      	ldr	r2, [r7, #12]
 80072c2:	f856 1f08 	ldr.w	r1, [r6, #8]!
 80072c6:	60ca      	str	r2, [r1, #12]
 80072c8:	6091      	str	r1, [r2, #8]
 80072ca:	1f2a      	subs	r2, r5, #4
 80072cc:	2a24      	cmp	r2, #36	; 0x24
 80072ce:	d826      	bhi.n	800731e <_realloc_r+0x14e>
 80072d0:	2a13      	cmp	r2, #19
 80072d2:	d91c      	bls.n	800730e <_realloc_r+0x13e>
 80072d4:	6821      	ldr	r1, [r4, #0]
 80072d6:	2a1b      	cmp	r2, #27
 80072d8:	60b9      	str	r1, [r7, #8]
 80072da:	6861      	ldr	r1, [r4, #4]
 80072dc:	60f9      	str	r1, [r7, #12]
 80072de:	d803      	bhi.n	80072e8 <_realloc_r+0x118>
 80072e0:	f107 0210 	add.w	r2, r7, #16
 80072e4:	3408      	adds	r4, #8
 80072e6:	e013      	b.n	8007310 <_realloc_r+0x140>
 80072e8:	68a1      	ldr	r1, [r4, #8]
 80072ea:	2a24      	cmp	r2, #36	; 0x24
 80072ec:	6139      	str	r1, [r7, #16]
 80072ee:	68e1      	ldr	r1, [r4, #12]
 80072f0:	bf18      	it	ne
 80072f2:	f107 0218 	addne.w	r2, r7, #24
 80072f6:	6179      	str	r1, [r7, #20]
 80072f8:	bf09      	itett	eq
 80072fa:	6922      	ldreq	r2, [r4, #16]
 80072fc:	3410      	addne	r4, #16
 80072fe:	61ba      	streq	r2, [r7, #24]
 8007300:	6961      	ldreq	r1, [r4, #20]
 8007302:	bf02      	ittt	eq
 8007304:	f107 0220 	addeq.w	r2, r7, #32
 8007308:	61f9      	streq	r1, [r7, #28]
 800730a:	3418      	addeq	r4, #24
 800730c:	e000      	b.n	8007310 <_realloc_r+0x140>
 800730e:	4632      	mov	r2, r6
 8007310:	6821      	ldr	r1, [r4, #0]
 8007312:	6011      	str	r1, [r2, #0]
 8007314:	6861      	ldr	r1, [r4, #4]
 8007316:	6051      	str	r1, [r2, #4]
 8007318:	68a1      	ldr	r1, [r4, #8]
 800731a:	6091      	str	r1, [r2, #8]
 800731c:	e005      	b.n	800732a <_realloc_r+0x15a>
 800731e:	4621      	mov	r1, r4
 8007320:	4630      	mov	r0, r6
 8007322:	9301      	str	r3, [sp, #4]
 8007324:	f7ff ff38 	bl	8007198 <memmove>
 8007328:	9b01      	ldr	r3, [sp, #4]
 800732a:	eb07 0208 	add.w	r2, r7, r8
 800732e:	ebc8 0a0a 	rsb	sl, r8, sl
 8007332:	609a      	str	r2, [r3, #8]
 8007334:	f04a 0301 	orr.w	r3, sl, #1
 8007338:	6053      	str	r3, [r2, #4]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	f003 0301 	and.w	r3, r3, #1
 8007340:	ea43 0308 	orr.w	r3, r3, r8
 8007344:	607b      	str	r3, [r7, #4]
 8007346:	e0b9      	b.n	80074bc <_realloc_r+0x2ec>
 8007348:	45d0      	cmp	r8, sl
 800734a:	dc36      	bgt.n	80073ba <_realloc_r+0x1ea>
 800734c:	4638      	mov	r0, r7
 800734e:	68cb      	ldr	r3, [r1, #12]
 8007350:	688a      	ldr	r2, [r1, #8]
 8007352:	60d3      	str	r3, [r2, #12]
 8007354:	609a      	str	r2, [r3, #8]
 8007356:	f850 2f08 	ldr.w	r2, [r0, #8]!
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	60d3      	str	r3, [r2, #12]
 800735e:	609a      	str	r2, [r3, #8]
 8007360:	1f2a      	subs	r2, r5, #4
 8007362:	2a24      	cmp	r2, #36	; 0x24
 8007364:	d824      	bhi.n	80073b0 <_realloc_r+0x1e0>
 8007366:	2a13      	cmp	r2, #19
 8007368:	d91b      	bls.n	80073a2 <_realloc_r+0x1d2>
 800736a:	6823      	ldr	r3, [r4, #0]
 800736c:	2a1b      	cmp	r2, #27
 800736e:	60bb      	str	r3, [r7, #8]
 8007370:	6863      	ldr	r3, [r4, #4]
 8007372:	60fb      	str	r3, [r7, #12]
 8007374:	d803      	bhi.n	800737e <_realloc_r+0x1ae>
 8007376:	f107 0010 	add.w	r0, r7, #16
 800737a:	3408      	adds	r4, #8
 800737c:	e011      	b.n	80073a2 <_realloc_r+0x1d2>
 800737e:	68a3      	ldr	r3, [r4, #8]
 8007380:	2a24      	cmp	r2, #36	; 0x24
 8007382:	613b      	str	r3, [r7, #16]
 8007384:	68e3      	ldr	r3, [r4, #12]
 8007386:	bf18      	it	ne
 8007388:	f107 0018 	addne.w	r0, r7, #24
 800738c:	617b      	str	r3, [r7, #20]
 800738e:	bf09      	itett	eq
 8007390:	6923      	ldreq	r3, [r4, #16]
 8007392:	3410      	addne	r4, #16
 8007394:	61bb      	streq	r3, [r7, #24]
 8007396:	6963      	ldreq	r3, [r4, #20]
 8007398:	bf02      	ittt	eq
 800739a:	f107 0020 	addeq.w	r0, r7, #32
 800739e:	61fb      	streq	r3, [r7, #28]
 80073a0:	3418      	addeq	r4, #24
 80073a2:	6823      	ldr	r3, [r4, #0]
 80073a4:	6003      	str	r3, [r0, #0]
 80073a6:	6863      	ldr	r3, [r4, #4]
 80073a8:	6043      	str	r3, [r0, #4]
 80073aa:	68a3      	ldr	r3, [r4, #8]
 80073ac:	6083      	str	r3, [r0, #8]
 80073ae:	e002      	b.n	80073b6 <_realloc_r+0x1e6>
 80073b0:	4621      	mov	r1, r4
 80073b2:	f7ff fef1 	bl	8007198 <memmove>
 80073b6:	4655      	mov	r5, sl
 80073b8:	e02f      	b.n	800741a <_realloc_r+0x24a>
 80073ba:	45b0      	cmp	r8, r6
 80073bc:	dc33      	bgt.n	8007426 <_realloc_r+0x256>
 80073be:	4638      	mov	r0, r7
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	f850 2f08 	ldr.w	r2, [r0, #8]!
 80073c6:	60d3      	str	r3, [r2, #12]
 80073c8:	609a      	str	r2, [r3, #8]
 80073ca:	1f2a      	subs	r2, r5, #4
 80073cc:	2a24      	cmp	r2, #36	; 0x24
 80073ce:	d826      	bhi.n	800741e <_realloc_r+0x24e>
 80073d0:	2a13      	cmp	r2, #19
 80073d2:	d91b      	bls.n	800740c <_realloc_r+0x23c>
 80073d4:	6823      	ldr	r3, [r4, #0]
 80073d6:	2a1b      	cmp	r2, #27
 80073d8:	60bb      	str	r3, [r7, #8]
 80073da:	6863      	ldr	r3, [r4, #4]
 80073dc:	60fb      	str	r3, [r7, #12]
 80073de:	d803      	bhi.n	80073e8 <_realloc_r+0x218>
 80073e0:	f107 0010 	add.w	r0, r7, #16
 80073e4:	3408      	adds	r4, #8
 80073e6:	e011      	b.n	800740c <_realloc_r+0x23c>
 80073e8:	68a3      	ldr	r3, [r4, #8]
 80073ea:	2a24      	cmp	r2, #36	; 0x24
 80073ec:	613b      	str	r3, [r7, #16]
 80073ee:	68e3      	ldr	r3, [r4, #12]
 80073f0:	bf18      	it	ne
 80073f2:	f107 0018 	addne.w	r0, r7, #24
 80073f6:	617b      	str	r3, [r7, #20]
 80073f8:	bf09      	itett	eq
 80073fa:	6923      	ldreq	r3, [r4, #16]
 80073fc:	3410      	addne	r4, #16
 80073fe:	61bb      	streq	r3, [r7, #24]
 8007400:	6963      	ldreq	r3, [r4, #20]
 8007402:	bf02      	ittt	eq
 8007404:	f107 0020 	addeq.w	r0, r7, #32
 8007408:	61fb      	streq	r3, [r7, #28]
 800740a:	3418      	addeq	r4, #24
 800740c:	6823      	ldr	r3, [r4, #0]
 800740e:	6003      	str	r3, [r0, #0]
 8007410:	6863      	ldr	r3, [r4, #4]
 8007412:	6043      	str	r3, [r0, #4]
 8007414:	68a3      	ldr	r3, [r4, #8]
 8007416:	6083      	str	r3, [r0, #8]
 8007418:	4635      	mov	r5, r6
 800741a:	46bb      	mov	fp, r7
 800741c:	e056      	b.n	80074cc <_realloc_r+0x2fc>
 800741e:	4621      	mov	r1, r4
 8007420:	f7ff feba 	bl	8007198 <memmove>
 8007424:	e7f8      	b.n	8007418 <_realloc_r+0x248>
 8007426:	4611      	mov	r1, r2
 8007428:	4648      	mov	r0, r9
 800742a:	f7fe ffd9 	bl	80063e0 <_malloc_r>
 800742e:	4606      	mov	r6, r0
 8007430:	2800      	cmp	r0, #0
 8007432:	d043      	beq.n	80074bc <_realloc_r+0x2ec>
 8007434:	f854 3c04 	ldr.w	r3, [r4, #-4]
 8007438:	f1a0 0208 	sub.w	r2, r0, #8
 800743c:	f023 0301 	bic.w	r3, r3, #1
 8007440:	445b      	add	r3, fp
 8007442:	429a      	cmp	r2, r3
 8007444:	d105      	bne.n	8007452 <_realloc_r+0x282>
 8007446:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800744a:	f023 0303 	bic.w	r3, r3, #3
 800744e:	441d      	add	r5, r3
 8007450:	e03c      	b.n	80074cc <_realloc_r+0x2fc>
 8007452:	1f2a      	subs	r2, r5, #4
 8007454:	2a24      	cmp	r2, #36	; 0x24
 8007456:	d82a      	bhi.n	80074ae <_realloc_r+0x2de>
 8007458:	2a13      	cmp	r2, #19
 800745a:	d91f      	bls.n	800749c <_realloc_r+0x2cc>
 800745c:	6823      	ldr	r3, [r4, #0]
 800745e:	2a1b      	cmp	r2, #27
 8007460:	6003      	str	r3, [r0, #0]
 8007462:	6863      	ldr	r3, [r4, #4]
 8007464:	6043      	str	r3, [r0, #4]
 8007466:	d804      	bhi.n	8007472 <_realloc_r+0x2a2>
 8007468:	f100 0308 	add.w	r3, r0, #8
 800746c:	f104 0208 	add.w	r2, r4, #8
 8007470:	e016      	b.n	80074a0 <_realloc_r+0x2d0>
 8007472:	68a3      	ldr	r3, [r4, #8]
 8007474:	2a24      	cmp	r2, #36	; 0x24
 8007476:	6083      	str	r3, [r0, #8]
 8007478:	68e3      	ldr	r3, [r4, #12]
 800747a:	bf18      	it	ne
 800747c:	f104 0210 	addne.w	r2, r4, #16
 8007480:	60c3      	str	r3, [r0, #12]
 8007482:	bf09      	itett	eq
 8007484:	6923      	ldreq	r3, [r4, #16]
 8007486:	f100 0310 	addne.w	r3, r0, #16
 800748a:	6103      	streq	r3, [r0, #16]
 800748c:	6961      	ldreq	r1, [r4, #20]
 800748e:	bf02      	ittt	eq
 8007490:	f100 0318 	addeq.w	r3, r0, #24
 8007494:	f104 0218 	addeq.w	r2, r4, #24
 8007498:	6141      	streq	r1, [r0, #20]
 800749a:	e001      	b.n	80074a0 <_realloc_r+0x2d0>
 800749c:	4603      	mov	r3, r0
 800749e:	4622      	mov	r2, r4
 80074a0:	6811      	ldr	r1, [r2, #0]
 80074a2:	6019      	str	r1, [r3, #0]
 80074a4:	6851      	ldr	r1, [r2, #4]
 80074a6:	6059      	str	r1, [r3, #4]
 80074a8:	6892      	ldr	r2, [r2, #8]
 80074aa:	609a      	str	r2, [r3, #8]
 80074ac:	e002      	b.n	80074b4 <_realloc_r+0x2e4>
 80074ae:	4621      	mov	r1, r4
 80074b0:	f7ff fe72 	bl	8007198 <memmove>
 80074b4:	4621      	mov	r1, r4
 80074b6:	4648      	mov	r0, r9
 80074b8:	f7ff fdb0 	bl	800701c <_free_r>
 80074bc:	4648      	mov	r0, r9
 80074be:	f7ff f9c5 	bl	800684c <__malloc_unlock>
 80074c2:	4630      	mov	r0, r6
 80074c4:	e02d      	b.n	8007522 <_realloc_r+0x352>
 80074c6:	bf00      	nop
 80074c8:	2000018c 	.word	0x2000018c
 80074cc:	ebc8 0205 	rsb	r2, r8, r5
 80074d0:	2a0f      	cmp	r2, #15
 80074d2:	f8db 3004 	ldr.w	r3, [fp, #4]
 80074d6:	d914      	bls.n	8007502 <_realloc_r+0x332>
 80074d8:	f003 0301 	and.w	r3, r3, #1
 80074dc:	ea43 0308 	orr.w	r3, r3, r8
 80074e0:	f8cb 3004 	str.w	r3, [fp, #4]
 80074e4:	eb0b 0108 	add.w	r1, fp, r8
 80074e8:	f042 0301 	orr.w	r3, r2, #1
 80074ec:	604b      	str	r3, [r1, #4]
 80074ee:	440a      	add	r2, r1
 80074f0:	6853      	ldr	r3, [r2, #4]
 80074f2:	3108      	adds	r1, #8
 80074f4:	f043 0301 	orr.w	r3, r3, #1
 80074f8:	6053      	str	r3, [r2, #4]
 80074fa:	4648      	mov	r0, r9
 80074fc:	f7ff fd8e 	bl	800701c <_free_r>
 8007500:	e00a      	b.n	8007518 <_realloc_r+0x348>
 8007502:	f003 0301 	and.w	r3, r3, #1
 8007506:	432b      	orrs	r3, r5
 8007508:	f8cb 3004 	str.w	r3, [fp, #4]
 800750c:	eb0b 0205 	add.w	r2, fp, r5
 8007510:	6853      	ldr	r3, [r2, #4]
 8007512:	f043 0301 	orr.w	r3, r3, #1
 8007516:	6053      	str	r3, [r2, #4]
 8007518:	4648      	mov	r0, r9
 800751a:	f7ff f997 	bl	800684c <__malloc_unlock>
 800751e:	f10b 0008 	add.w	r0, fp, #8
 8007522:	b003      	add	sp, #12
 8007524:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007528 <atan>:
 8007528:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800752c:	4bb8      	ldr	r3, [pc, #736]	; (8007810 <atan+0x2e8>)
 800752e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8007532:	429e      	cmp	r6, r3
 8007534:	4604      	mov	r4, r0
 8007536:	460d      	mov	r5, r1
 8007538:	468b      	mov	fp, r1
 800753a:	dd13      	ble.n	8007564 <atan+0x3c>
 800753c:	4ab5      	ldr	r2, [pc, #724]	; (8007814 <atan+0x2ec>)
 800753e:	4296      	cmp	r6, r2
 8007540:	dc01      	bgt.n	8007546 <atan+0x1e>
 8007542:	d107      	bne.n	8007554 <atan+0x2c>
 8007544:	b130      	cbz	r0, 8007554 <atan+0x2c>
 8007546:	4622      	mov	r2, r4
 8007548:	462b      	mov	r3, r5
 800754a:	4620      	mov	r0, r4
 800754c:	4629      	mov	r1, r5
 800754e:	f7f8 fe0d 	bl	800016c <__adddf3>
 8007552:	e104      	b.n	800775e <atan+0x236>
 8007554:	49b0      	ldr	r1, [pc, #704]	; (8007818 <atan+0x2f0>)
 8007556:	4bb1      	ldr	r3, [pc, #708]	; (800781c <atan+0x2f4>)
 8007558:	4cb1      	ldr	r4, [pc, #708]	; (8007820 <atan+0x2f8>)
 800755a:	f1bb 0f00 	cmp.w	fp, #0
 800755e:	bfc8      	it	gt
 8007560:	4619      	movgt	r1, r3
 8007562:	e122      	b.n	80077aa <atan+0x282>
 8007564:	4baf      	ldr	r3, [pc, #700]	; (8007824 <atan+0x2fc>)
 8007566:	429e      	cmp	r6, r3
 8007568:	dc10      	bgt.n	800758c <atan+0x64>
 800756a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800756e:	429e      	cmp	r6, r3
 8007570:	dc73      	bgt.n	800765a <atan+0x132>
 8007572:	a38f      	add	r3, pc, #572	; (adr r3, 80077b0 <atan+0x288>)
 8007574:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007578:	f7f8 fdf8 	bl	800016c <__adddf3>
 800757c:	2200      	movs	r2, #0
 800757e:	4baa      	ldr	r3, [pc, #680]	; (8007828 <atan+0x300>)
 8007580:	f7f9 fa36 	bl	80009f0 <__aeabi_dcmpgt>
 8007584:	2800      	cmp	r0, #0
 8007586:	f040 810f 	bne.w	80077a8 <atan+0x280>
 800758a:	e066      	b.n	800765a <atan+0x132>
 800758c:	f000 f95a 	bl	8007844 <fabs>
 8007590:	4ba6      	ldr	r3, [pc, #664]	; (800782c <atan+0x304>)
 8007592:	4604      	mov	r4, r0
 8007594:	429e      	cmp	r6, r3
 8007596:	460d      	mov	r5, r1
 8007598:	dc36      	bgt.n	8007608 <atan+0xe0>
 800759a:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800759e:	429e      	cmp	r6, r3
 80075a0:	dc1b      	bgt.n	80075da <atan+0xb2>
 80075a2:	4602      	mov	r2, r0
 80075a4:	460b      	mov	r3, r1
 80075a6:	f7f8 fde1 	bl	800016c <__adddf3>
 80075aa:	2200      	movs	r2, #0
 80075ac:	4b9e      	ldr	r3, [pc, #632]	; (8007828 <atan+0x300>)
 80075ae:	f7f8 fddb 	bl	8000168 <__aeabi_dsub>
 80075b2:	2200      	movs	r2, #0
 80075b4:	4606      	mov	r6, r0
 80075b6:	460f      	mov	r7, r1
 80075b8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80075bc:	4620      	mov	r0, r4
 80075be:	4629      	mov	r1, r5
 80075c0:	f7f8 fdd4 	bl	800016c <__adddf3>
 80075c4:	4602      	mov	r2, r0
 80075c6:	460b      	mov	r3, r1
 80075c8:	4630      	mov	r0, r6
 80075ca:	4639      	mov	r1, r7
 80075cc:	f7f9 f8aa 	bl	8000724 <__aeabi_ddiv>
 80075d0:	f04f 0a00 	mov.w	sl, #0
 80075d4:	4604      	mov	r4, r0
 80075d6:	460d      	mov	r5, r1
 80075d8:	e041      	b.n	800765e <atan+0x136>
 80075da:	2200      	movs	r2, #0
 80075dc:	4b92      	ldr	r3, [pc, #584]	; (8007828 <atan+0x300>)
 80075de:	f7f8 fdc3 	bl	8000168 <__aeabi_dsub>
 80075e2:	2200      	movs	r2, #0
 80075e4:	4606      	mov	r6, r0
 80075e6:	460f      	mov	r7, r1
 80075e8:	4b8f      	ldr	r3, [pc, #572]	; (8007828 <atan+0x300>)
 80075ea:	4620      	mov	r0, r4
 80075ec:	4629      	mov	r1, r5
 80075ee:	f7f8 fdbd 	bl	800016c <__adddf3>
 80075f2:	4602      	mov	r2, r0
 80075f4:	460b      	mov	r3, r1
 80075f6:	4630      	mov	r0, r6
 80075f8:	4639      	mov	r1, r7
 80075fa:	f7f9 f893 	bl	8000724 <__aeabi_ddiv>
 80075fe:	f04f 0a01 	mov.w	sl, #1
 8007602:	4604      	mov	r4, r0
 8007604:	460d      	mov	r5, r1
 8007606:	e02a      	b.n	800765e <atan+0x136>
 8007608:	4b89      	ldr	r3, [pc, #548]	; (8007830 <atan+0x308>)
 800760a:	429e      	cmp	r6, r3
 800760c:	dc1a      	bgt.n	8007644 <atan+0x11c>
 800760e:	2200      	movs	r2, #0
 8007610:	4b88      	ldr	r3, [pc, #544]	; (8007834 <atan+0x30c>)
 8007612:	f7f8 fda9 	bl	8000168 <__aeabi_dsub>
 8007616:	2200      	movs	r2, #0
 8007618:	4606      	mov	r6, r0
 800761a:	460f      	mov	r7, r1
 800761c:	4b85      	ldr	r3, [pc, #532]	; (8007834 <atan+0x30c>)
 800761e:	4620      	mov	r0, r4
 8007620:	4629      	mov	r1, r5
 8007622:	f7f8 ff55 	bl	80004d0 <__aeabi_dmul>
 8007626:	2200      	movs	r2, #0
 8007628:	4b7f      	ldr	r3, [pc, #508]	; (8007828 <atan+0x300>)
 800762a:	f7f8 fd9f 	bl	800016c <__adddf3>
 800762e:	4602      	mov	r2, r0
 8007630:	460b      	mov	r3, r1
 8007632:	4630      	mov	r0, r6
 8007634:	4639      	mov	r1, r7
 8007636:	f7f9 f875 	bl	8000724 <__aeabi_ddiv>
 800763a:	f04f 0a02 	mov.w	sl, #2
 800763e:	4604      	mov	r4, r0
 8007640:	460d      	mov	r5, r1
 8007642:	e00c      	b.n	800765e <atan+0x136>
 8007644:	4602      	mov	r2, r0
 8007646:	460b      	mov	r3, r1
 8007648:	2000      	movs	r0, #0
 800764a:	497b      	ldr	r1, [pc, #492]	; (8007838 <atan+0x310>)
 800764c:	f7f9 f86a 	bl	8000724 <__aeabi_ddiv>
 8007650:	f04f 0a03 	mov.w	sl, #3
 8007654:	4604      	mov	r4, r0
 8007656:	460d      	mov	r5, r1
 8007658:	e001      	b.n	800765e <atan+0x136>
 800765a:	f04f 3aff 	mov.w	sl, #4294967295
 800765e:	4622      	mov	r2, r4
 8007660:	462b      	mov	r3, r5
 8007662:	4620      	mov	r0, r4
 8007664:	4629      	mov	r1, r5
 8007666:	f7f8 ff33 	bl	80004d0 <__aeabi_dmul>
 800766a:	4602      	mov	r2, r0
 800766c:	460b      	mov	r3, r1
 800766e:	4680      	mov	r8, r0
 8007670:	4689      	mov	r9, r1
 8007672:	f7f8 ff2d 	bl	80004d0 <__aeabi_dmul>
 8007676:	a350      	add	r3, pc, #320	; (adr r3, 80077b8 <atan+0x290>)
 8007678:	e9d3 2300 	ldrd	r2, r3, [r3]
 800767c:	4606      	mov	r6, r0
 800767e:	460f      	mov	r7, r1
 8007680:	f7f8 ff26 	bl	80004d0 <__aeabi_dmul>
 8007684:	a34e      	add	r3, pc, #312	; (adr r3, 80077c0 <atan+0x298>)
 8007686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800768a:	f7f8 fd6f 	bl	800016c <__adddf3>
 800768e:	4632      	mov	r2, r6
 8007690:	463b      	mov	r3, r7
 8007692:	f7f8 ff1d 	bl	80004d0 <__aeabi_dmul>
 8007696:	a34c      	add	r3, pc, #304	; (adr r3, 80077c8 <atan+0x2a0>)
 8007698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800769c:	f7f8 fd66 	bl	800016c <__adddf3>
 80076a0:	4632      	mov	r2, r6
 80076a2:	463b      	mov	r3, r7
 80076a4:	f7f8 ff14 	bl	80004d0 <__aeabi_dmul>
 80076a8:	a349      	add	r3, pc, #292	; (adr r3, 80077d0 <atan+0x2a8>)
 80076aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076ae:	f7f8 fd5d 	bl	800016c <__adddf3>
 80076b2:	4632      	mov	r2, r6
 80076b4:	463b      	mov	r3, r7
 80076b6:	f7f8 ff0b 	bl	80004d0 <__aeabi_dmul>
 80076ba:	a347      	add	r3, pc, #284	; (adr r3, 80077d8 <atan+0x2b0>)
 80076bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076c0:	f7f8 fd54 	bl	800016c <__adddf3>
 80076c4:	4632      	mov	r2, r6
 80076c6:	463b      	mov	r3, r7
 80076c8:	f7f8 ff02 	bl	80004d0 <__aeabi_dmul>
 80076cc:	a344      	add	r3, pc, #272	; (adr r3, 80077e0 <atan+0x2b8>)
 80076ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076d2:	f7f8 fd4b 	bl	800016c <__adddf3>
 80076d6:	4642      	mov	r2, r8
 80076d8:	464b      	mov	r3, r9
 80076da:	f7f8 fef9 	bl	80004d0 <__aeabi_dmul>
 80076de:	a342      	add	r3, pc, #264	; (adr r3, 80077e8 <atan+0x2c0>)
 80076e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076e4:	4680      	mov	r8, r0
 80076e6:	4689      	mov	r9, r1
 80076e8:	4630      	mov	r0, r6
 80076ea:	4639      	mov	r1, r7
 80076ec:	f7f8 fef0 	bl	80004d0 <__aeabi_dmul>
 80076f0:	a33f      	add	r3, pc, #252	; (adr r3, 80077f0 <atan+0x2c8>)
 80076f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80076f6:	f7f8 fd37 	bl	8000168 <__aeabi_dsub>
 80076fa:	4632      	mov	r2, r6
 80076fc:	463b      	mov	r3, r7
 80076fe:	f7f8 fee7 	bl	80004d0 <__aeabi_dmul>
 8007702:	a33d      	add	r3, pc, #244	; (adr r3, 80077f8 <atan+0x2d0>)
 8007704:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007708:	f7f8 fd2e 	bl	8000168 <__aeabi_dsub>
 800770c:	4632      	mov	r2, r6
 800770e:	463b      	mov	r3, r7
 8007710:	f7f8 fede 	bl	80004d0 <__aeabi_dmul>
 8007714:	a33a      	add	r3, pc, #232	; (adr r3, 8007800 <atan+0x2d8>)
 8007716:	e9d3 2300 	ldrd	r2, r3, [r3]
 800771a:	f7f8 fd25 	bl	8000168 <__aeabi_dsub>
 800771e:	4632      	mov	r2, r6
 8007720:	463b      	mov	r3, r7
 8007722:	f7f8 fed5 	bl	80004d0 <__aeabi_dmul>
 8007726:	a338      	add	r3, pc, #224	; (adr r3, 8007808 <atan+0x2e0>)
 8007728:	e9d3 2300 	ldrd	r2, r3, [r3]
 800772c:	f7f8 fd1c 	bl	8000168 <__aeabi_dsub>
 8007730:	4632      	mov	r2, r6
 8007732:	463b      	mov	r3, r7
 8007734:	f7f8 fecc 	bl	80004d0 <__aeabi_dmul>
 8007738:	f1ba 3fff 	cmp.w	sl, #4294967295
 800773c:	4602      	mov	r2, r0
 800773e:	460b      	mov	r3, r1
 8007740:	d10f      	bne.n	8007762 <atan+0x23a>
 8007742:	4640      	mov	r0, r8
 8007744:	4649      	mov	r1, r9
 8007746:	f7f8 fd11 	bl	800016c <__adddf3>
 800774a:	4622      	mov	r2, r4
 800774c:	462b      	mov	r3, r5
 800774e:	f7f8 febf 	bl	80004d0 <__aeabi_dmul>
 8007752:	4602      	mov	r2, r0
 8007754:	460b      	mov	r3, r1
 8007756:	4620      	mov	r0, r4
 8007758:	4629      	mov	r1, r5
 800775a:	f7f8 fd05 	bl	8000168 <__aeabi_dsub>
 800775e:	4604      	mov	r4, r0
 8007760:	e023      	b.n	80077aa <atan+0x282>
 8007762:	4640      	mov	r0, r8
 8007764:	4649      	mov	r1, r9
 8007766:	f7f8 fd01 	bl	800016c <__adddf3>
 800776a:	4622      	mov	r2, r4
 800776c:	462b      	mov	r3, r5
 800776e:	f7f8 feaf 	bl	80004d0 <__aeabi_dmul>
 8007772:	4e32      	ldr	r6, [pc, #200]	; (800783c <atan+0x314>)
 8007774:	4b32      	ldr	r3, [pc, #200]	; (8007840 <atan+0x318>)
 8007776:	ea4f 0aca 	mov.w	sl, sl, lsl #3
 800777a:	4456      	add	r6, sl
 800777c:	449a      	add	sl, r3
 800777e:	e9da 2300 	ldrd	r2, r3, [sl]
 8007782:	f7f8 fcf1 	bl	8000168 <__aeabi_dsub>
 8007786:	4622      	mov	r2, r4
 8007788:	462b      	mov	r3, r5
 800778a:	f7f8 fced 	bl	8000168 <__aeabi_dsub>
 800778e:	4602      	mov	r2, r0
 8007790:	460b      	mov	r3, r1
 8007792:	e9d6 0100 	ldrd	r0, r1, [r6]
 8007796:	f7f8 fce7 	bl	8000168 <__aeabi_dsub>
 800779a:	f1bb 0f00 	cmp.w	fp, #0
 800779e:	4604      	mov	r4, r0
 80077a0:	da03      	bge.n	80077aa <atan+0x282>
 80077a2:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 80077a6:	e000      	b.n	80077aa <atan+0x282>
 80077a8:	4629      	mov	r1, r5
 80077aa:	4620      	mov	r0, r4
 80077ac:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80077b0:	8800759c 	.word	0x8800759c
 80077b4:	7e37e43c 	.word	0x7e37e43c
 80077b8:	e322da11 	.word	0xe322da11
 80077bc:	3f90ad3a 	.word	0x3f90ad3a
 80077c0:	24760deb 	.word	0x24760deb
 80077c4:	3fa97b4b 	.word	0x3fa97b4b
 80077c8:	a0d03d51 	.word	0xa0d03d51
 80077cc:	3fb10d66 	.word	0x3fb10d66
 80077d0:	c54c206e 	.word	0xc54c206e
 80077d4:	3fb745cd 	.word	0x3fb745cd
 80077d8:	920083ff 	.word	0x920083ff
 80077dc:	3fc24924 	.word	0x3fc24924
 80077e0:	5555550d 	.word	0x5555550d
 80077e4:	3fd55555 	.word	0x3fd55555
 80077e8:	2c6a6c2f 	.word	0x2c6a6c2f
 80077ec:	bfa2b444 	.word	0xbfa2b444
 80077f0:	52defd9a 	.word	0x52defd9a
 80077f4:	3fadde2d 	.word	0x3fadde2d
 80077f8:	af749a6d 	.word	0xaf749a6d
 80077fc:	3fb3b0f2 	.word	0x3fb3b0f2
 8007800:	fe231671 	.word	0xfe231671
 8007804:	3fbc71c6 	.word	0x3fbc71c6
 8007808:	9998ebc4 	.word	0x9998ebc4
 800780c:	3fc99999 	.word	0x3fc99999
 8007810:	440fffff 	.word	0x440fffff
 8007814:	7ff00000 	.word	0x7ff00000
 8007818:	bff921fb 	.word	0xbff921fb
 800781c:	3ff921fb 	.word	0x3ff921fb
 8007820:	54442d18 	.word	0x54442d18
 8007824:	3fdbffff 	.word	0x3fdbffff
 8007828:	3ff00000 	.word	0x3ff00000
 800782c:	3ff2ffff 	.word	0x3ff2ffff
 8007830:	40037fff 	.word	0x40037fff
 8007834:	3ff80000 	.word	0x3ff80000
 8007838:	bff00000 	.word	0xbff00000
 800783c:	08007c98 	.word	0x08007c98
 8007840:	08007c78 	.word	0x08007c78

08007844 <fabs>:
 8007844:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8007848:	4770      	bx	lr
	...

0800784c <sqrt>:
 800784c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007850:	b08b      	sub	sp, #44	; 0x2c
 8007852:	4606      	mov	r6, r0
 8007854:	460f      	mov	r7, r1
 8007856:	f000 f851 	bl	80078fc <__ieee754_sqrt>
 800785a:	4b26      	ldr	r3, [pc, #152]	; (80078f4 <sqrt+0xa8>)
 800785c:	4604      	mov	r4, r0
 800785e:	f993 a000 	ldrsb.w	sl, [r3]
 8007862:	460d      	mov	r5, r1
 8007864:	f1ba 3fff 	cmp.w	sl, #4294967295
 8007868:	d03f      	beq.n	80078ea <sqrt+0x9e>
 800786a:	4632      	mov	r2, r6
 800786c:	463b      	mov	r3, r7
 800786e:	4630      	mov	r0, r6
 8007870:	4639      	mov	r1, r7
 8007872:	f7f9 f8c7 	bl	8000a04 <__aeabi_dcmpun>
 8007876:	4683      	mov	fp, r0
 8007878:	2800      	cmp	r0, #0
 800787a:	d136      	bne.n	80078ea <sqrt+0x9e>
 800787c:	f04f 0800 	mov.w	r8, #0
 8007880:	f04f 0900 	mov.w	r9, #0
 8007884:	4642      	mov	r2, r8
 8007886:	464b      	mov	r3, r9
 8007888:	4630      	mov	r0, r6
 800788a:	4639      	mov	r1, r7
 800788c:	f7f9 f892 	bl	80009b4 <__aeabi_dcmplt>
 8007890:	b358      	cbz	r0, 80078ea <sqrt+0x9e>
 8007892:	2301      	movs	r3, #1
 8007894:	9300      	str	r3, [sp, #0]
 8007896:	4b18      	ldr	r3, [pc, #96]	; (80078f8 <sqrt+0xac>)
 8007898:	f8cd b020 	str.w	fp, [sp, #32]
 800789c:	9301      	str	r3, [sp, #4]
 800789e:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80078a2:	e9cd 6702 	strd	r6, r7, [sp, #8]
 80078a6:	f1ba 0f00 	cmp.w	sl, #0
 80078aa:	d102      	bne.n	80078b2 <sqrt+0x66>
 80078ac:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80078b0:	e00a      	b.n	80078c8 <sqrt+0x7c>
 80078b2:	4642      	mov	r2, r8
 80078b4:	464b      	mov	r3, r9
 80078b6:	4640      	mov	r0, r8
 80078b8:	4649      	mov	r1, r9
 80078ba:	f7f8 ff33 	bl	8000724 <__aeabi_ddiv>
 80078be:	f1ba 0f02 	cmp.w	sl, #2
 80078c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80078c6:	d003      	beq.n	80078d0 <sqrt+0x84>
 80078c8:	4668      	mov	r0, sp
 80078ca:	f000 f8c1 	bl	8007a50 <matherr>
 80078ce:	b918      	cbnz	r0, 80078d8 <sqrt+0x8c>
 80078d0:	f000 f8c0 	bl	8007a54 <__errno>
 80078d4:	2321      	movs	r3, #33	; 0x21
 80078d6:	6003      	str	r3, [r0, #0]
 80078d8:	9b08      	ldr	r3, [sp, #32]
 80078da:	b11b      	cbz	r3, 80078e4 <sqrt+0x98>
 80078dc:	f000 f8ba 	bl	8007a54 <__errno>
 80078e0:	9b08      	ldr	r3, [sp, #32]
 80078e2:	6003      	str	r3, [r0, #0]
 80078e4:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80078e8:	e001      	b.n	80078ee <sqrt+0xa2>
 80078ea:	4620      	mov	r0, r4
 80078ec:	4629      	mov	r1, r5
 80078ee:	b00b      	add	sp, #44	; 0x2c
 80078f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078f4:	2000059c 	.word	0x2000059c
 80078f8:	08007cb8 	.word	0x08007cb8

080078fc <__ieee754_sqrt>:
 80078fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007900:	4f52      	ldr	r7, [pc, #328]	; (8007a4c <__ieee754_sqrt+0x150>)
 8007902:	f8df c148 	ldr.w	ip, [pc, #328]	; 8007a4c <__ieee754_sqrt+0x150>
 8007906:	400f      	ands	r7, r1
 8007908:	4567      	cmp	r7, ip
 800790a:	4606      	mov	r6, r0
 800790c:	460d      	mov	r5, r1
 800790e:	4686      	mov	lr, r0
 8007910:	460c      	mov	r4, r1
 8007912:	460b      	mov	r3, r1
 8007914:	4602      	mov	r2, r0
 8007916:	d108      	bne.n	800792a <__ieee754_sqrt+0x2e>
 8007918:	4602      	mov	r2, r0
 800791a:	460b      	mov	r3, r1
 800791c:	f7f8 fdd8 	bl	80004d0 <__aeabi_dmul>
 8007920:	4632      	mov	r2, r6
 8007922:	462b      	mov	r3, r5
 8007924:	f7f8 fc22 	bl	800016c <__adddf3>
 8007928:	e08d      	b.n	8007a46 <__ieee754_sqrt+0x14a>
 800792a:	2900      	cmp	r1, #0
 800792c:	dc0e      	bgt.n	800794c <__ieee754_sqrt+0x50>
 800792e:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
 8007932:	4307      	orrs	r7, r0
 8007934:	f000 8087 	beq.w	8007a46 <__ieee754_sqrt+0x14a>
 8007938:	b141      	cbz	r1, 800794c <__ieee754_sqrt+0x50>
 800793a:	4602      	mov	r2, r0
 800793c:	460b      	mov	r3, r1
 800793e:	f7f8 fc13 	bl	8000168 <__aeabi_dsub>
 8007942:	4602      	mov	r2, r0
 8007944:	460b      	mov	r3, r1
 8007946:	f7f8 feed 	bl	8000724 <__aeabi_ddiv>
 800794a:	e07c      	b.n	8007a46 <__ieee754_sqrt+0x14a>
 800794c:	1524      	asrs	r4, r4, #20
 800794e:	d112      	bne.n	8007976 <__ieee754_sqrt+0x7a>
 8007950:	b91b      	cbnz	r3, 800795a <__ieee754_sqrt+0x5e>
 8007952:	0ad3      	lsrs	r3, r2, #11
 8007954:	3c15      	subs	r4, #21
 8007956:	0552      	lsls	r2, r2, #21
 8007958:	e7fa      	b.n	8007950 <__ieee754_sqrt+0x54>
 800795a:	2100      	movs	r1, #0
 800795c:	02d8      	lsls	r0, r3, #11
 800795e:	d402      	bmi.n	8007966 <__ieee754_sqrt+0x6a>
 8007960:	005b      	lsls	r3, r3, #1
 8007962:	3101      	adds	r1, #1
 8007964:	e7fa      	b.n	800795c <__ieee754_sqrt+0x60>
 8007966:	1e48      	subs	r0, r1, #1
 8007968:	1a24      	subs	r4, r4, r0
 800796a:	f1c1 0020 	rsb	r0, r1, #32
 800796e:	fa22 f000 	lsr.w	r0, r2, r0
 8007972:	4303      	orrs	r3, r0
 8007974:	408a      	lsls	r2, r1
 8007976:	f04f 0e00 	mov.w	lr, #0
 800797a:	4677      	mov	r7, lr
 800797c:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007980:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007984:	07e1      	lsls	r1, r4, #31
 8007986:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800798a:	bf42      	ittt	mi
 800798c:	005b      	lslmi	r3, r3, #1
 800798e:	eb03 73d2 	addmi.w	r3, r3, r2, lsr #31
 8007992:	0052      	lslmi	r2, r2, #1
 8007994:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
 8007998:	440b      	add	r3, r1
 800799a:	0056      	lsls	r6, r2, #1
 800799c:	1064      	asrs	r4, r4, #1
 800799e:	2216      	movs	r2, #22
 80079a0:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80079a4:	1878      	adds	r0, r7, r1
 80079a6:	4298      	cmp	r0, r3
 80079a8:	bfde      	ittt	le
 80079aa:	1a1b      	suble	r3, r3, r0
 80079ac:	1847      	addle	r7, r0, r1
 80079ae:	448e      	addle	lr, r1
 80079b0:	005b      	lsls	r3, r3, #1
 80079b2:	3a01      	subs	r2, #1
 80079b4:	eb03 73d6 	add.w	r3, r3, r6, lsr #31
 80079b8:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80079bc:	ea4f 0646 	mov.w	r6, r6, lsl #1
 80079c0:	d1f0      	bne.n	80079a4 <__ieee754_sqrt+0xa8>
 80079c2:	4694      	mov	ip, r2
 80079c4:	2520      	movs	r5, #32
 80079c6:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 80079ca:	429f      	cmp	r7, r3
 80079cc:	eb01 000c 	add.w	r0, r1, ip
 80079d0:	db02      	blt.n	80079d8 <__ieee754_sqrt+0xdc>
 80079d2:	d116      	bne.n	8007a02 <__ieee754_sqrt+0x106>
 80079d4:	42b0      	cmp	r0, r6
 80079d6:	d813      	bhi.n	8007a00 <__ieee754_sqrt+0x104>
 80079d8:	2800      	cmp	r0, #0
 80079da:	eb00 0c01 	add.w	ip, r0, r1
 80079de:	da05      	bge.n	80079ec <__ieee754_sqrt+0xf0>
 80079e0:	f1bc 0f00 	cmp.w	ip, #0
 80079e4:	db02      	blt.n	80079ec <__ieee754_sqrt+0xf0>
 80079e6:	f107 0801 	add.w	r8, r7, #1
 80079ea:	e000      	b.n	80079ee <__ieee754_sqrt+0xf2>
 80079ec:	46b8      	mov	r8, r7
 80079ee:	1bdb      	subs	r3, r3, r7
 80079f0:	42b0      	cmp	r0, r6
 80079f2:	bf88      	it	hi
 80079f4:	f103 33ff 	addhi.w	r3, r3, #4294967295
 80079f8:	1a36      	subs	r6, r6, r0
 80079fa:	440a      	add	r2, r1
 80079fc:	4647      	mov	r7, r8
 80079fe:	e000      	b.n	8007a02 <__ieee754_sqrt+0x106>
 8007a00:	463b      	mov	r3, r7
 8007a02:	eb03 70d6 	add.w	r0, r3, r6, lsr #31
 8007a06:	3d01      	subs	r5, #1
 8007a08:	4403      	add	r3, r0
 8007a0a:	ea4f 0646 	mov.w	r6, r6, lsl #1
 8007a0e:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8007a12:	d1da      	bne.n	80079ca <__ieee754_sqrt+0xce>
 8007a14:	4333      	orrs	r3, r6
 8007a16:	d007      	beq.n	8007a28 <__ieee754_sqrt+0x12c>
 8007a18:	1c53      	adds	r3, r2, #1
 8007a1a:	bf0b      	itete	eq
 8007a1c:	462a      	moveq	r2, r5
 8007a1e:	f002 0301 	andne.w	r3, r2, #1
 8007a22:	f10e 0e01 	addeq.w	lr, lr, #1
 8007a26:	18d2      	addne	r2, r2, r3
 8007a28:	0852      	lsrs	r2, r2, #1
 8007a2a:	f01e 0f01 	tst.w	lr, #1
 8007a2e:	bf18      	it	ne
 8007a30:	f042 4200 	orrne.w	r2, r2, #2147483648	; 0x80000000
 8007a34:	4610      	mov	r0, r2
 8007a36:	ea4f 036e 	mov.w	r3, lr, asr #1
 8007a3a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8007a3e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8007a42:	eb03 5104 	add.w	r1, r3, r4, lsl #20
 8007a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a4a:	bf00      	nop
 8007a4c:	7ff00000 	.word	0x7ff00000

08007a50 <matherr>:
 8007a50:	2000      	movs	r0, #0
 8007a52:	4770      	bx	lr

08007a54 <__errno>:
 8007a54:	4b01      	ldr	r3, [pc, #4]	; (8007a5c <__errno+0x8>)
 8007a56:	6818      	ldr	r0, [r3, #0]
 8007a58:	4770      	bx	lr
 8007a5a:	bf00      	nop
 8007a5c:	20000150 	.word	0x20000150

08007a60 <_sbrk>:
 8007a60:	4b04      	ldr	r3, [pc, #16]	; (8007a74 <_sbrk+0x14>)
 8007a62:	4602      	mov	r2, r0
 8007a64:	6819      	ldr	r1, [r3, #0]
 8007a66:	b909      	cbnz	r1, 8007a6c <_sbrk+0xc>
 8007a68:	4903      	ldr	r1, [pc, #12]	; (8007a78 <_sbrk+0x18>)
 8007a6a:	6019      	str	r1, [r3, #0]
 8007a6c:	6818      	ldr	r0, [r3, #0]
 8007a6e:	4402      	add	r2, r0
 8007a70:	601a      	str	r2, [r3, #0]
 8007a72:	4770      	bx	lr
 8007a74:	20000698 	.word	0x20000698
 8007a78:	20000a10 	.word	0x20000a10

08007a7c <_init>:
 8007a7c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a7e:	bf00      	nop
 8007a80:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a82:	bc08      	pop	{r3}
 8007a84:	469e      	mov	lr, r3
 8007a86:	4770      	bx	lr

08007a88 <_fini>:
 8007a88:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a8a:	bf00      	nop
 8007a8c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007a8e:	bc08      	pop	{r3}
 8007a90:	469e      	mov	lr, r3
 8007a92:	4770      	bx	lr
