{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1578496070275 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578496070281 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 16:07:50 2020 " "Processing started: Wed Jan  8 16:07:50 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578496070281 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496070281 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial " "Command: quartus_map --read_settings_files=on --write_settings_files=off tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496070281 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1578496071170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1578496071171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter " "Found entity 1: nios_system_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0 " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Found entity 1: nios_system_avalon_st_adapter_timing_adapter_0_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_009 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081202 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081204 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_009 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_008 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_008.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_007 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_007.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_009 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_008 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_008" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_007 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_007" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_009 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_009.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081215 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081217 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_024.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_024.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_024.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_024.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_024_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_024_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081218 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_024 " "Found entity 2: nios_system_mm_interconnect_0_router_024" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081218 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_023.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_023.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_023.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_023_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_023_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081219 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_023 " "Found entity 2: nios_system_mm_interconnect_0_router_023" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_022.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_022.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_022.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_022.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_022_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_022_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081220 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_022 " "Found entity 2: nios_system_mm_interconnect_0_router_022" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081220 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_021.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_021.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_021.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081221 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_021_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_021_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081221 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_021 " "Found entity 2: nios_system_mm_interconnect_0_router_021" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081221 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_014.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_014.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_014.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_014_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_014_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081222 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_014 " "Found entity 2: nios_system_mm_interconnect_0_router_014" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081222 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_010.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_010.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_010.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_010.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_010_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_010_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081223 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_010 " "Found entity 2: nios_system_mm_interconnect_0_router_010" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081223 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_009.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_009.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_009.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_009_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_009_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081224 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_009 " "Found entity 2: nios_system_mm_interconnect_0_router_009" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081224 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081225 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081225 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081226 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081226 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081227 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1578496081227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081227 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081227 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_tse0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_tse0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_tse0 " "Found entity 1: nios_system_tse0" {  } { { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_mac.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_mac.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_mac " "Found entity 1: altera_eth_tse_mac" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clk_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clk_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clk_cntl " "Found entity 1: altera_tse_clk_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_clk_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_clk_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328checker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328checker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328checker " "Found entity 1: altera_tse_crc328checker" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc328generator.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc328generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc328generator " "Found entity 1: altera_tse_crc328generator" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32ctl8 " "Found entity 1: altera_tse_crc32ctl8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc32ctl8.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496081933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496081933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_crc32galois8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_crc32galois8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_crc32galois8 " "Found entity 1: altera_tse_crc32galois8" {  } { { "nios_system/synthesis/submodules/altera_tse_crc32galois8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc32galois8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082049 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gmii_io.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gmii_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gmii_io " "Found entity 1: altera_tse_gmii_io" {  } { { "nios_system/synthesis/submodules/altera_tse_gmii_io.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_gmii_io.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_read_cntl " "Found entity 1: altera_tse_lb_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lb_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lb_wrt_cntl " "Found entity 1: altera_tse_lb_wrt_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lb_wrt_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_hashing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_hashing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_hashing " "Found entity 1: altera_tse_hashing" {  } { { "nios_system/synthesis/submodules/altera_tse_hashing.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_hashing.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082503 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control " "Found entity 1: altera_tse_host_control" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_host_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_host_control_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_host_control_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_host_control_small " "Found entity 1: altera_tse_host_control_small" {  } { { "nios_system/synthesis/submodules/altera_tse_host_control_small.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_host_control_small.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082751 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_control " "Found entity 1: altera_tse_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496082927 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496082927 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map " "Found entity 1: altera_tse_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496083184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496083184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_register_map_small.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_register_map_small.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_register_map_small " "Found entity 1: altera_tse_register_map_small" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map_small.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map_small.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496083425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496083425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_counter_cntl " "Found entity 1: altera_tse_rx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496083572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496083572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_mac_control " "Found entity 1: altera_tse_shared_mac_control" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_shared_mac_control.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496083729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496083729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_shared_register_map.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_shared_register_map.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_shared_register_map " "Found entity 1: altera_tse_shared_register_map" {  } { { "nios_system/synthesis/submodules/altera_tse_shared_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_shared_register_map.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496083988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496083988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_counter_cntl " "Found entity 1: altera_tse_tx_counter_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496084126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496084126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_lfsr_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_lfsr_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_lfsr_10 " "Found entity 1: altera_tse_lfsr_10" {  } { { "nios_system/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lfsr_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496084237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496084237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_loopback_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_loopback_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_loopback_ff " "Found entity 1: altera_tse_loopback_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_loopback_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_loopback_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496084357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496084357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altshifttaps.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altshifttaps.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altshifttaps " "Found entity 1: altera_tse_altshifttaps" {  } { { "nios_system/synthesis/submodules/altera_tse_altshifttaps.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altshifttaps.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496084466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496084466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_rx " "Found entity 1: altera_tse_fifoless_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496084769 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496084769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_rx " "Found entity 1: altera_tse_mac_rx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085053 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_mac_tx " "Found entity 1: altera_tse_fifoless_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mac_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mac_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mac_tx " "Found entity 1: altera_tse_mac_tx" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_magic_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_magic_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_magic_detection " "Found entity 1: altera_tse_magic_detection" {  } { { "nios_system/synthesis/submodules/altera_tse_magic_detection.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_magic_detection.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio " "Found entity 1: altera_tse_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085839 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085839 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_clk_gen " "Found entity 1: altera_tse_mdio_clk_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496085949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496085949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mdio_cntl " "Found entity 1: altera_tse_mdio_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_mdio.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_mdio.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_mdio " "Found entity 1: altera_tse_top_mdio" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_rx_if " "Found entity 1: altera_tse_mii_rx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mii_rx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_mii_tx_if " "Found entity 1: altera_tse_mii_tx_if" {  } { { "nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mii_tx_if.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_base " "Found entity 1: altera_tse_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_base.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_pipeline_base.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_pipeline_stage " "Found entity 1: altera_tse_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_pipeline_stage.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_16x32 " "Found entity 1: altera_tse_dpram_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_8x32 " "Found entity 1: altera_tse_dpram_8x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496086889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496086889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_dpram_ecc_16x32 " "Found entity 1: altera_tse_dpram_ecc_16x32" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_ecc_16x32.v" 52 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_fifoless_retransmit_cntl " "Found entity 1: altera_tse_fifoless_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_fifoless_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_retransmit_cntl " "Found entity 1: altera_tse_retransmit_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in1 " "Found entity 1: altera_tse_rgmii_in1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_in4 " "Found entity 1: altera_tse_rgmii_in4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_nf_rgmii_module " "Found entity 1: altera_tse_nf_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_nf_rgmii_module.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_module.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_module " "Found entity 1: altera_tse_rgmii_module" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out1 " "Found entity 1: altera_tse_rgmii_out1" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rgmii_out4 " "Found entity 1: altera_tse_rgmii_out4" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087428 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff " "Found entity 1: altera_tse_rx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_min_ff " "Found entity 1: altera_tse_rx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl " "Found entity 1: altera_tse_rx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496087875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496087875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32 " "Found entity 1: altera_tse_rx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_rx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_ff_length " "Found entity 1: altera_tse_rx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_rx_stat_extract " "Found entity 1: altera_tse_rx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter32 " "Found entity 1: altera_tse_timing_adapter32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter8 " "Found entity 1: altera_tse_timing_adapter8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo32 " "Found entity 1: altera_tse_timing_adapter_fifo32" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_timing_adapter_fifo8 " "Found entity 1: altera_tse_timing_adapter_fifo8" {  } { { "nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_timing_adapter_fifo8.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496088890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496088890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_1geth " "Found entity 1: altera_tse_top_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_fifoless_1geth " "Found entity 1: altera_tse_top_fifoless_1geth" {  } { { "nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_fifoless_1geth.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo " "Found entity 1: altera_tse_top_w_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_w_fifo_10_100_1000 " "Found entity 1: altera_tse_top_w_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo " "Found entity 1: altera_tse_top_wo_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_wo_fifo.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089754 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089754 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_wo_fifo_10_100_1000 " "Found entity 1: altera_tse_top_wo_fifo_10_100_1000" {  } { { "nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_wo_fifo_10_100_1000.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496089943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496089943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_top_gen_host.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_top_gen_host.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_top_gen_host " "Found entity 1: altera_tse_top_gen_host" {  } { { "nios_system/synthesis/submodules/altera_tse_top_gen_host.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_gen_host.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff " "Found entity 1: altera_tse_tx_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_min_ff " "Found entity 1: altera_tse_tx_min_ff" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl " "Found entity 1: altera_tse_tx_ff_cntrl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090615 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32 " "Found entity 1: altera_tse_tx_ff_cntrl_32" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_cntrl_32_shift16 " "Found entity 1: altera_tse_tx_ff_cntrl_32_shift16" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_cntrl_32_shift16.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090870 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090870 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_length " "Found entity 1: altera_tse_tx_ff_length" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_length.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496090980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496090980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_ff_read_cntl " "Found entity 1: altera_tse_tx_ff_read_cntl" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_ff_read_cntl.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_tx_stat_extract " "Found entity 1: altera_tse_tx_stat_extract" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_stat_extract.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer " "Found entity 1: altera_eth_tse_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_std_synchronizer_bundle " "Found entity 1: altera_eth_tse_std_synchronizer_bundle" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_eth_tse_ptp_std_synchronizer " "Found entity 1: altera_eth_tse_ptp_std_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_ptp_std_synchronizer.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_false_path_marker.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_false_path_marker.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_false_path_marker " "Found entity 1: altera_tse_false_path_marker" {  } { { "nios_system/synthesis/submodules/altera_tse_false_path_marker.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_false_path_marker.v" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_reset_synchronizer " "Found entity 1: altera_tse_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_clock_crosser " "Found entity 1: altera_tse_clock_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_clock_crosser.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_13 " "Found entity 1: altera_tse_a_fifo_13" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_24 " "Found entity 1: altera_tse_a_fifo_24" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_24.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_34 " "Found entity 1: altera_tse_a_fifo_34" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_1246 " "Found entity 1: altera_tse_a_fifo_opt_1246" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_14_44 " "Found entity 1: altera_tse_a_fifo_opt_14_44" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_14_44.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496091956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496091956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_a_fifo_opt_36_10 " "Found entity 1: altera_tse_a_fifo_opt_36_10" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_36_10.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_gray_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_gray_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_gray_cnt " "Found entity 1: altera_tse_gray_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_gray_cnt.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_gray_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_altsyncram " "Found entity 1: altera_tse_sdpm_altsyncram" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_sdpm_altsyncram.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_altsyncram_dpm_fifo " "Found entity 1: altera_tse_altsyncram_dpm_fifo" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_bin_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_bin_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_bin_cnt " "Found entity 1: altera_tse_bin_cnt" {  } { { "nios_system/synthesis/submodules/altera_tse_bin_cnt.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_bin_cnt.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ph_calculator " "Found entity 1: altera_tse_ph_calculator" {  } { { "nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ph_calculator.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_sdpm_gen " "Found entity 1: altera_tse_sdpm_gen" {  } { { "nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_sdpm_gen.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x10_altecc_decoder_h5f " "Found entity 1: altera_tse_ecc_dec_x10_altecc_decoder_h5f" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092880 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x10 " "Found entity 2: altera_tse_ecc_dec_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x10.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x10_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092996 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x10 " "Found entity 2: altera_tse_ecc_enc_x10" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496092996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496092996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x10_wrapper " "Found entity 1: altera_tse_ecc_enc_x10_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x10_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x14_altecc_decoder_cre " "Found entity 1: altera_tse_ecc_dec_x14_altecc_decoder_cre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093229 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x14 " "Found entity 2: altera_tse_ecc_dec_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x14.v" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_altecc_encoder_p8b " "Found entity 1: altera_tse_ecc_enc_x14_altecc_encoder_p8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093345 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x14 " "Found entity 2: altera_tse_ecc_enc_x14" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093345 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093345 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x14_wrapper " "Found entity 1: altera_tse_ecc_enc_x14_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x14_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x2_altecc_decoder_doe " "Found entity 1: altera_tse_ecc_dec_x2_altecc_decoder_doe" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093571 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x2 " "Found entity 2: altera_tse_ecc_dec_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x2.v" 146 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_altecc_encoder_q5b " "Found entity 1: altera_tse_ecc_enc_x2_altecc_encoder_q5b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093684 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x2 " "Found entity 2: altera_tse_ecc_enc_x2" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2.v" 88 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x2_wrapper " "Found entity 1: altera_tse_ecc_enc_x2_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x2_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x23_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x23_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093921 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x23 " "Found entity 2: altera_tse_ecc_dec_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x23.v" 192 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496093921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496093921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x23_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094039 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x23 " "Found entity 2: altera_tse_ecc_enc_x23" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23.v" 92 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x23_wrapper " "Found entity 1: altera_tse_ecc_enc_x23_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x23_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x36_altecc_decoder_lre " "Found entity 1: altera_tse_ecc_dec_x36_altecc_decoder_lre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094284 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x36 " "Found entity 2: altera_tse_ecc_dec_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x36.v" 220 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_altecc_encoder_29b " "Found entity 1: altera_tse_ecc_enc_x36_altecc_encoder_29b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094405 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x36 " "Found entity 2: altera_tse_ecc_enc_x36" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x36_wrapper " "Found entity 1: altera_tse_ecc_enc_x36_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x36_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x40_altecc_decoder_kre " "Found entity 1: altera_tse_ecc_dec_x40_altecc_decoder_kre" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094651 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x40 " "Found entity 2: altera_tse_ecc_dec_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x40.v" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_altecc_encoder_19b " "Found entity 1: altera_tse_ecc_enc_x40_altecc_encoder_19b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094772 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x40 " "Found entity 2: altera_tse_ecc_enc_x40" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x40_wrapper " "Found entity 1: altera_tse_ecc_enc_x40_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x40_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496094879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496094879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_dec_x30_altecc_decoder_ire " "Found entity 1: altera_tse_ecc_dec_x30_altecc_decoder_ire" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095012 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_dec_x30 " "Found entity 2: altera_tse_ecc_dec_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_dec_x30.v" 208 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_altecc_encoder_v8b " "Found entity 1: altera_tse_ecc_enc_x30_altecc_encoder_v8b" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095132 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_tse_ecc_enc_x30 " "Found entity 2: altera_tse_ecc_enc_x30" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30.v" 94 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_enc_x30_wrapper " "Found entity 1: altera_tse_ecc_enc_x30_wrapper" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_enc_x30_wrapper.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_tse_ecc_status_crosser " "Found entity 1: altera_tse_ecc_status_crosser" {  } { { "nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_ecc_status_crosser.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v 13 13 " "Found 13 design units, including 13 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_tx0 " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 436 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_tx0 " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 499 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_tx0 " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_tx0_chain " "Found entity 5: nios_system_sgdma_tx0_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 941 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_tx0_command_grabber " "Found entity 6: nios_system_sgdma_tx0_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1150 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_sgdma_tx0_m_read " "Found entity 7: nios_system_sgdma_tx0_m_read" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1259 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_sgdma_tx0_m_readfifo_m_readfifo " "Found entity 8: nios_system_sgdma_tx0_m_readfifo_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1590 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_sgdma_tx0_m_readfifo " "Found entity 9: nios_system_sgdma_tx0_m_readfifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_tx0_command_fifo " "Found entity 10: nios_system_sgdma_tx0_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1848 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_tx0_desc_address_fifo " "Found entity 11: nios_system_sgdma_tx0_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_tx0_status_token_fifo " "Found entity 12: nios_system_sgdma_tx0_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1974 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_tx0 " "Found entity 13: nios_system_sgdma_tx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2037 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v 14 14 " "Found 14 design units, including 14 entities, in source file nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_status_slave_which_resides_within_nios_system_sgdma_rx0 " "Found entity 1: control_status_slave_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "2 descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo " "Found entity 2: descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 449 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "3 descriptor_read_which_resides_within_nios_system_sgdma_rx0 " "Found entity 3: descriptor_read_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 512 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "4 descriptor_write_which_resides_within_nios_system_sgdma_rx0 " "Found entity 4: descriptor_write_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 824 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_sgdma_rx0_chain " "Found entity 5: nios_system_sgdma_rx0_chain" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 954 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_sgdma_rx0_command_grabber " "Found entity 6: nios_system_sgdma_rx0_command_grabber" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "7 sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 " "Found entity 7: sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1275 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "8 thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 " "Found entity 8: thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "9 byteenable_gen_which_resides_within_nios_system_sgdma_rx0 " "Found entity 9: byteenable_gen_which_resides_within_nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1419 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_sgdma_rx0_m_write " "Found entity 10: nios_system_sgdma_rx0_m_write" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_sgdma_rx0_command_fifo " "Found entity 11: nios_system_sgdma_rx0_command_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1811 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_sgdma_rx0_desc_address_fifo " "Found entity 12: nios_system_sgdma_rx0_desc_address_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_sgdma_rx0_status_token_fifo " "Found entity 13: nios_system_sgdma_rx0_status_token_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1937 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_sgdma_rx0 " "Found entity 14: nios_system_sgdma_rx0" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2000 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2.v 23 23 " "Found 23 design units, including 23 entities, in source file nios_system/synthesis/submodules/nios_system_nios2.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_ic_data_module " "Found entity 1: nios_system_nios2_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_ic_tag_module " "Found entity 2: nios_system_nios2_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_register_bank_a_module " "Found entity 3: nios_system_nios2_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_register_bank_b_module " "Found entity 4: nios_system_nios2_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_nios2_oci_debug " "Found entity 5: nios_system_nios2_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 296 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_ociram_sp_ram_module " "Found entity 6: nios_system_nios2_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 438 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_nios2_ocimem " "Found entity 7: nios_system_nios2_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 502 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_nios2_avalon_reg " "Found entity 8: nios_system_nios2_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 686 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_nios2_oci_break " "Found entity 9: nios_system_nios2_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 779 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_nios2_oci_xbrk " "Found entity 10: nios_system_nios2_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_nios2_oci_dbrk " "Found entity 11: nios_system_nios2_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1283 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_nios2_oci_itrace " "Found entity 12: nios_system_nios2_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1472 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_nios2_oci_td_mode " "Found entity 13: nios_system_nios2_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_nios2_oci_dtrace " "Found entity 14: nios_system_nios2_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1912 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_nios2_oci_compute_input_tm_cnt " "Found entity 15: nios_system_nios2_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2007 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_nios2_oci_fifo_wrptr_inc " "Found entity 16: nios_system_nios2_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2079 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_nios2_oci_fifo_cnt_inc " "Found entity 17: nios_system_nios2_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_nios2_oci_fifo " "Found entity 18: nios_system_nios2_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2169 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_nios2_oci_pib " "Found entity 19: nios_system_nios2_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_nios2_oci_im " "Found entity 20: nios_system_nios2_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2740 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_nios2_performance_monitors " "Found entity 21: nios_system_nios2_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2857 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_nios2_nios2_oci " "Found entity 22: nios_system_nios2_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2874 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_nios2 " "Found entity 23: nios_system_nios2" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3444 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_oci_test_bench " "Found entity 1: nios_system_nios2_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_mult_cell " "Found entity 1: nios_system_nios2_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_test_bench " "Found entity 1: nios_system_nios2_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_main_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_main_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_main_memory " "Found entity 1: nios_system_main_memory" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095988 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095988 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095988 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095988 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_descriptor_memory1 " "Found entity 1: nios_system_descriptor_memory1" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_descriptor_memory0 " "Found entity 1: nios_system_descriptor_memory0" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095990 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "tse_tutorial.v(113) " "Verilog HDL Module Instantiation warning at tse_tutorial.v(113): ignored dangling comma in List of Port Connections" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1578496095991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tse_tutorial.v 1 1 " "Found 1 design units, including 1 entities, in source file tse_tutorial.v" { { "Info" "ISGN_ENTITY_NAME" "1 tse_tutorial " "Found entity 1: tse_tutorial" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file my_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll " "Found entity 1: my_pll" {  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095993 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_ddio_out.v 1 1 " "Found 1 design units, including 1 entities, in source file my_ddio_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_ddio_out " "Found entity 1: my_ddio_out" {  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496095994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496095994 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tx_clk1 tse_tutorial.v(63) " "Verilog HDL Implicit Net warning at tse_tutorial.v(63): created implicit net for \"tx_clk1\"" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496095995 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1812) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1812): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1812 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578496096011 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1814) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1814): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1814 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578496096011 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(1972) " "Verilog HDL or VHDL warning at nios_system_nios2.v(1972): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1972 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578496096011 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2.v(2802) " "Verilog HDL or VHDL warning at nios_system_nios2.v(2802): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2802 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578496096014 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sgdma_tx0.v(1471) " "Verilog HDL or VHDL warning at nios_system_sgdma_tx0.v(1471): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1471 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1578496096025 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tse_tutorial " "Elaborating entity \"tse_tutorial\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1578496096283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll my_pll:pll_inst " "Elaborating entity \"my_pll\" for hierarchy \"my_pll:pll_inst\"" {  } { { "tse_tutorial.v" "pll_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll my_pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "altpll_component" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"my_pll:pll_inst\|altpll:altpll_component\"" {  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"my_pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 5 " "Parameter \"clk1_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 25 " "Parameter \"clk3_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=my_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=my_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096367 ""}  } { { "my_pll.v" "" { Text "/home/tk-student/tse_tutorial/my_pll.v" 116 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496096367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/my_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/my_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 my_pll_altpll " "Found entity 1: my_pll_altpll" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496096406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496096406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_pll_altpll my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated " "Elaborating entity \"my_pll_altpll\" for hierarchy \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_ddio_out my_ddio_out:ddio_out_inst " "Elaborating entity \"my_ddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\"" {  } { { "tse_tutorial.v" "ddio_out_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborating entity \"altddio_out\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "ALTDDIO_OUT_component" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096444 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Elaborated megafunction instantiation \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\"" {  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096451 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component " "Instantiated megafunction \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable OFF " "Parameter \"extend_oe_disable\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNREGISTERED " "Parameter \"oe_reg\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096451 ""}  } { { "my_ddio_out.v" "" { Text "/home/tk-student/tse_tutorial/my_ddio_out.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496096451 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_0aj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_0aj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_0aj " "Found entity 1: ddio_out_0aj" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496096486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496096486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_0aj my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated " "Elaborating entity \"ddio_out_0aj\" for hierarchy \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:system_inst " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:system_inst\"" {  } { { "tse_tutorial.v" "system_inst" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_descriptor_memory0 nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0 " "Elaborating entity \"nios_system_descriptor_memory0\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\"" {  } { { "nios_system/synthesis/nios_system.v" "descriptor_memory0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_descriptor_memory0.hex " "Parameter \"init_file\" = \"nios_system_descriptor_memory0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096612 ""}  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496096612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsh1 " "Found entity 1: altsyncram_gsh1" {  } { { "db/altsyncram_gsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_gsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496096653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496096653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gsh1 nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\|altsyncram_gsh1:auto_generated " "Elaborating entity \"altsyncram_gsh1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory0:descriptor_memory0\|altsyncram:the_altsyncram\|altsyncram_gsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096655 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_descriptor_memory1 nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1 " "Elaborating entity \"nios_system_descriptor_memory1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\"" {  } { { "nios_system/synthesis/nios_system.v" "descriptor_memory1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096734 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096743 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_descriptor_memory1.hex " "Parameter \"init_file\" = \"nios_system_descriptor_memory1.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 1024 " "Parameter \"maximum_depth\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496096743 ""}  } { { "nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_descriptor_memory1.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496096743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hsh1 " "Found entity 1: altsyncram_hsh1" {  } { { "db/altsyncram_hsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_hsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496096783 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496096783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hsh1 nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\|altsyncram_hsh1:auto_generated " "Elaborating entity \"altsyncram_hsh1\" for hierarchy \"nios_system:system_inst\|nios_system_descriptor_memory1:descriptor_memory1\|altsyncram:the_altsyncram\|altsyncram_hsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:system_inst\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496096864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097025 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097025 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496097025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097060 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_do7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097112 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/tk-student/tse_tutorial/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496097198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496097198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097200 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097513 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097536 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097537 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496097537 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496097537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496097995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098001 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_main_memory nios_system:system_inst\|nios_system_main_memory:main_memory " "Elaborating entity \"nios_system_main_memory\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\"" {  } { { "nios_system/synthesis/nios_system.v" "main_memory" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098022 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098031 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_main_memory.hex " "Parameter \"init_file\" = \"nios_system_main_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 76800 " "Parameter \"maximum_depth\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496098031 ""}  } { { "nios_system/synthesis/submodules/nios_system_main_memory.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_main_memory.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496098031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9ah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9ah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9ah1 " "Found entity 1: altsyncram_9ah1" {  } { { "db/altsyncram_9ah1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496098116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496098116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9ah1 nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated " "Elaborating entity \"altsyncram_9ah1\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496098118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5ua.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5ua.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5ua " "Found entity 1: decode_5ua" {  } { { "db/decode_5ua.tdf" "" { Text "/home/tk-student/tse_tutorial/db/decode_5ua.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496100610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496100610 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5ua nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|decode_5ua:decode3 " "Elaborating entity \"decode_5ua\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|decode_5ua:decode3\"" {  } { { "db/altsyncram_9ah1.tdf" "decode3" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496100612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2qb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2qb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2qb " "Found entity 1: mux_2qb" {  } { { "db/mux_2qb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_2qb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496100657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496100657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2qb nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|mux_2qb:mux2 " "Elaborating entity \"mux_2qb\" for hierarchy \"nios_system:system_inst\|nios_system_main_memory:main_memory\|altsyncram:the_altsyncram\|altsyncram_9ah1:auto_generated\|mux_2qb:mux2\"" {  } { { "db/altsyncram_9ah1.tdf" "mux2" { Text "/home/tk-student/tse_tutorial/db/altsyncram_9ah1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496100659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2 nios_system:system_inst\|nios_system_nios2:nios2 " "Elaborating entity \"nios_system_nios2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496100836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_test_bench nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_test_bench:the_nios_system_nios2_test_bench " "Elaborating entity \"nios_system_nios2_test_bench\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_test_bench:the_nios_system_nios2_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ic_data_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data " "Elaborating entity \"nios_system_nios2_ic_data_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ic_data" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 5810 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101168 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101176 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 1024 " "Parameter \"numwords_b\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 10 " "Parameter \"widthad_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101176 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_cjd1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496101218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496101218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_data_module:nios_system_nios2_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ic_tag_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag " "Elaborating entity \"nios_system_nios2_ic_tag_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ic_tag" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 5876 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101303 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101311 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_ic_tag_ram.mif " "Parameter \"init_file\" = \"nios_system_nios2_ic_tag_ram.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 17 " "Parameter \"width_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 17 " "Parameter \"width_b\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101311 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 129 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pjh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pjh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pjh1 " "Found entity 1: altsyncram_pjh1" {  } { { "db/altsyncram_pjh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_pjh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496101350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496101350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pjh1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pjh1:auto_generated " "Elaborating entity \"altsyncram_pjh1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_ic_tag_module:nios_system_nios2_ic_tag\|altsyncram:the_altsyncram\|altsyncram_pjh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_register_bank_a_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a " "Elaborating entity \"nios_system_nios2_register_bank_a_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_register_bank_a" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101441 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101449 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_rf_ram_a.mif " "Parameter \"init_file\" = \"nios_system_nios2_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101449 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 198 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k9h1 " "Found entity 1: altsyncram_k9h1" {  } { { "db/altsyncram_k9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_k9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496101490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496101490 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k9h1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k9h1:auto_generated " "Elaborating entity \"altsyncram_k9h1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_a_module:nios_system_nios2_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_k9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_register_bank_b_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b " "Elaborating entity \"nios_system_nios2_register_bank_b_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_register_bank_b" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101596 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_rf_ram_b.mif " "Parameter \"init_file\" = \"nios_system_nios2_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101604 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_l9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_l9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_l9h1 " "Found entity 1: altsyncram_l9h1" {  } { { "db/altsyncram_l9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_l9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496101646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496101646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_l9h1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l9h1:auto_generated " "Elaborating entity \"altsyncram_l9h1\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_register_bank_b_module:nios_system_nios2_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_l9h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_mult_cell nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell " "Elaborating entity \"nios_system_nios2_mult_cell\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_mult_cell" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 7065 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101690 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "the_altmult_add_part_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101706 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101711 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101711 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496101750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496101750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101754 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101790 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101844 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 32 " "Parameter \"width_result\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496101845 ""}  } { { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496101845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101852 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101861 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101869 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101872 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101886 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101925 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101937 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101953 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101968 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101981 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101991 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496101994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102007 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102107 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102143 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102153 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102167 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102178 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102181 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102195 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102210 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } } { "db/altera_mult_add_q1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_q1u2.v" 114 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "the_altmult_add_part_2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102222 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102228 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_aclr1 ACLR0 " "Parameter \"addnsub_multiplier_pipeline_aclr1\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_pipeline_register1 CLOCK0 " "Parameter \"addnsub_multiplier_pipeline_register1\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add " "Parameter \"lpm_type\" = \"altera_mult_add\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family CYCLONEIVE " "Parameter \"selected_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_a ACLR0 " "Parameter \"signed_pipeline_aclr_a\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_aclr_b ACLR0 " "Parameter \"signed_pipeline_aclr_b\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_a CLOCK0 " "Parameter \"signed_pipeline_register_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_pipeline_register_b CLOCK0 " "Parameter \"signed_pipeline_register_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102228 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_mult_cell.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496102228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496102267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496102267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 455 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102289 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102341 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_direction ADD " "Parameter \"accum_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_aclr NONE " "Parameter \"accum_sload_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_aclr NONE " "Parameter \"accum_sload_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_clock UNREGISTERED " "Parameter \"accum_sload_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_latency_sclr NONE " "Parameter \"accum_sload_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_register UNREGISTERED " "Parameter \"accum_sload_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accum_sload_sclr NONE " "Parameter \"accum_sload_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "accumulator NO " "Parameter \"accumulator\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder1_rounding NO " "Parameter \"adder1_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "adder3_rounding NO " "Parameter \"adder3_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_aclr NONE " "Parameter \"addnsub1_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_aclr NONE " "Parameter \"addnsub1_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_register UNREGISTERED " "Parameter \"addnsub1_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_pipeline_sclr NONE " "Parameter \"addnsub1_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_register UNREGISTERED " "Parameter \"addnsub1_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_round_sclr NONE " "Parameter \"addnsub1_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_aclr NONE " "Parameter \"addnsub3_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_aclr NONE " "Parameter \"addnsub3_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_register UNREGISTERED " "Parameter \"addnsub3_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_pipeline_sclr NONE " "Parameter \"addnsub3_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_register UNREGISTERED " "Parameter \"addnsub3_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub3_round_sclr NONE " "Parameter \"addnsub3_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr1 NONE " "Parameter \"addnsub_multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_aclr3 NONE " "Parameter \"addnsub_multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr1 NONE " "Parameter \"addnsub_multiplier_latency_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_aclr3 NONE " "Parameter \"addnsub_multiplier_latency_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock1 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_clock3 UNREGISTERED " "Parameter \"addnsub_multiplier_latency_clock3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr1 NONE " "Parameter \"addnsub_multiplier_latency_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_latency_sclr3 NONE " "Parameter \"addnsub_multiplier_latency_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register1 UNREGISTERED " "Parameter \"addnsub_multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_register3 UNREGISTERED " "Parameter \"addnsub_multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr1 NONE " "Parameter \"addnsub_multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub_multiplier_sclr3 NONE " "Parameter \"addnsub_multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_aclr NONE " "Parameter \"chainout_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder NO " "Parameter \"chainout_adder\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_adder_direction ADD " "Parameter \"chainout_adder_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_register UNREGISTERED " "Parameter \"chainout_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_aclr NONE " "Parameter \"chainout_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_aclr NONE " "Parameter \"chainout_round_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_register UNREGISTERED " "Parameter \"chainout_round_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_output_sclr NONE " "Parameter \"chainout_round_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_aclr NONE " "Parameter \"chainout_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_register UNREGISTERED " "Parameter \"chainout_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_pipeline_sclr NONE " "Parameter \"chainout_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_register UNREGISTERED " "Parameter \"chainout_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_round_sclr NONE " "Parameter \"chainout_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_rounding NO " "Parameter \"chainout_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_aclr NONE " "Parameter \"chainout_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_aclr NONE " "Parameter \"chainout_saturate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_register UNREGISTERED " "Parameter \"chainout_saturate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_output_sclr NONE " "Parameter \"chainout_saturate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_aclr NONE " "Parameter \"chainout_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_register UNREGISTERED " "Parameter \"chainout_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_pipeline_sclr NONE " "Parameter \"chainout_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_register UNREGISTERED " "Parameter \"chainout_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturate_sclr NONE " "Parameter \"chainout_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_saturation NO " "Parameter \"chainout_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "chainout_sclr NONE " "Parameter \"chainout_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_0 0 " "Parameter \"coef0_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_1 0 " "Parameter \"coef0_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_2 0 " "Parameter \"coef0_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_3 0 " "Parameter \"coef0_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_4 0 " "Parameter \"coef0_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_5 0 " "Parameter \"coef0_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_6 0 " "Parameter \"coef0_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef0_7 0 " "Parameter \"coef0_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_0 0 " "Parameter \"coef1_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_1 0 " "Parameter \"coef1_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_2 0 " "Parameter \"coef1_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_3 0 " "Parameter \"coef1_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_4 0 " "Parameter \"coef1_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_5 0 " "Parameter \"coef1_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_6 0 " "Parameter \"coef1_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef1_7 0 " "Parameter \"coef1_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_0 0 " "Parameter \"coef2_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_1 0 " "Parameter \"coef2_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_2 0 " "Parameter \"coef2_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_3 0 " "Parameter \"coef2_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_4 0 " "Parameter \"coef2_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_5 0 " "Parameter \"coef2_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_6 0 " "Parameter \"coef2_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef2_7 0 " "Parameter \"coef2_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_0 0 " "Parameter \"coef3_0\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_1 0 " "Parameter \"coef3_1\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_2 0 " "Parameter \"coef3_2\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_3 0 " "Parameter \"coef3_3\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_4 0 " "Parameter \"coef3_4\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_5 0 " "Parameter \"coef3_5\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_6 0 " "Parameter \"coef3_6\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coef3_7 0 " "Parameter \"coef3_7\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_aclr NONE " "Parameter \"coefsel0_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_aclr NONE " "Parameter \"coefsel0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_clock UNREGISTERED " "Parameter \"coefsel0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_latency_sclr NONE " "Parameter \"coefsel0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_register UNREGISTERED " "Parameter \"coefsel0_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel0_sclr NONE " "Parameter \"coefsel0_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_aclr NONE " "Parameter \"coefsel1_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_aclr NONE " "Parameter \"coefsel1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_clock UNREGISTERED " "Parameter \"coefsel1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_latency_sclr NONE " "Parameter \"coefsel1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_register UNREGISTERED " "Parameter \"coefsel1_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel1_sclr NONE " "Parameter \"coefsel1_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_aclr NONE " "Parameter \"coefsel2_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_aclr NONE " "Parameter \"coefsel2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_clock UNREGISTERED " "Parameter \"coefsel2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_latency_sclr NONE " "Parameter \"coefsel2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_register UNREGISTERED " "Parameter \"coefsel2_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel2_sclr NONE " "Parameter \"coefsel2_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_aclr NONE " "Parameter \"coefsel3_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_aclr NONE " "Parameter \"coefsel3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_clock UNREGISTERED " "Parameter \"coefsel3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_latency_sclr NONE " "Parameter \"coefsel3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_register UNREGISTERED " "Parameter \"coefsel3_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "coefsel3_sclr NONE " "Parameter \"coefsel3_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dedicated_multiplier_circuitry YES " "Parameter \"dedicated_multiplier_circuitry\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "double_accum NO " "Parameter \"double_accum\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dsp_block_balancing Auto " "Parameter \"dsp_block_balancing\" = \"Auto\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "extra_latency 0 " "Parameter \"extra_latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_aclr NONE " "Parameter \"input_a0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_clock UNREGISTERED " "Parameter \"input_a0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a0_latency_sclr NONE " "Parameter \"input_a0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_aclr NONE " "Parameter \"input_a1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_clock UNREGISTERED " "Parameter \"input_a1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a1_latency_sclr NONE " "Parameter \"input_a1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_aclr NONE " "Parameter \"input_a2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_clock UNREGISTERED " "Parameter \"input_a2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a2_latency_sclr NONE " "Parameter \"input_a2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_aclr NONE " "Parameter \"input_a3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_clock UNREGISTERED " "Parameter \"input_a3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_a3_latency_sclr NONE " "Parameter \"input_a3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a0 NONE " "Parameter \"input_aclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a1 NONE " "Parameter \"input_aclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a2 NONE " "Parameter \"input_aclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_a3 NONE " "Parameter \"input_aclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b0 NONE " "Parameter \"input_aclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b1 NONE " "Parameter \"input_aclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b2 NONE " "Parameter \"input_aclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_b3 NONE " "Parameter \"input_aclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c0 NONE " "Parameter \"input_aclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c1 NONE " "Parameter \"input_aclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c2 NONE " "Parameter \"input_aclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_aclr_c3 NONE " "Parameter \"input_aclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_aclr NONE " "Parameter \"input_b0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_clock UNREGISTERED " "Parameter \"input_b0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b0_latency_sclr NONE " "Parameter \"input_b0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_aclr NONE " "Parameter \"input_b1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_clock UNREGISTERED " "Parameter \"input_b1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b1_latency_sclr NONE " "Parameter \"input_b1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_aclr NONE " "Parameter \"input_b2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_clock UNREGISTERED " "Parameter \"input_b2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b2_latency_sclr NONE " "Parameter \"input_b2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_aclr NONE " "Parameter \"input_b3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_clock UNREGISTERED " "Parameter \"input_b3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_b3_latency_sclr NONE " "Parameter \"input_b3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_aclr NONE " "Parameter \"input_c0_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_clock UNREGISTERED " "Parameter \"input_c0_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c0_latency_sclr NONE " "Parameter \"input_c0_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_aclr NONE " "Parameter \"input_c1_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_clock UNREGISTERED " "Parameter \"input_c1_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c1_latency_sclr NONE " "Parameter \"input_c1_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_aclr NONE " "Parameter \"input_c2_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_clock UNREGISTERED " "Parameter \"input_c2_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c2_latency_sclr NONE " "Parameter \"input_c2_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_aclr NONE " "Parameter \"input_c3_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_clock UNREGISTERED " "Parameter \"input_c3_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_c3_latency_sclr NONE " "Parameter \"input_c3_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a0 UNREGISTERED " "Parameter \"input_register_a0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a1 UNREGISTERED " "Parameter \"input_register_a1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a2 UNREGISTERED " "Parameter \"input_register_a2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_a3 UNREGISTERED " "Parameter \"input_register_a3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b0 UNREGISTERED " "Parameter \"input_register_b0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b1 UNREGISTERED " "Parameter \"input_register_b1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b2 UNREGISTERED " "Parameter \"input_register_b2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_b3 UNREGISTERED " "Parameter \"input_register_b3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c0 UNREGISTERED " "Parameter \"input_register_c0\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c1 UNREGISTERED " "Parameter \"input_register_c1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c2 UNREGISTERED " "Parameter \"input_register_c2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_register_c3 UNREGISTERED " "Parameter \"input_register_c3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a0 NONE " "Parameter \"input_sclr_a0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a1 NONE " "Parameter \"input_sclr_a1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a2 NONE " "Parameter \"input_sclr_a2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_a3 NONE " "Parameter \"input_sclr_a3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b0 NONE " "Parameter \"input_sclr_b0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b1 NONE " "Parameter \"input_sclr_b1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b2 NONE " "Parameter \"input_sclr_b2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_b3 NONE " "Parameter \"input_sclr_b3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c0 NONE " "Parameter \"input_sclr_c0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c1 NONE " "Parameter \"input_sclr_c1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c2 NONE " "Parameter \"input_sclr_c2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_sclr_c3 NONE " "Parameter \"input_sclr_c3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a0 DATAA " "Parameter \"input_source_a0\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a1 DATAA " "Parameter \"input_source_a1\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a2 DATAA " "Parameter \"input_source_a2\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_a3 DATAA " "Parameter \"input_source_a3\" = \"DATAA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b0 DATAB " "Parameter \"input_source_b0\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b1 DATAB " "Parameter \"input_source_b1\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b2 DATAB " "Parameter \"input_source_b2\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "input_source_b3 DATAB " "Parameter \"input_source_b3\" = \"DATAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "latency 0 " "Parameter \"latency\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_aclr NONE " "Parameter \"loadconst_control_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_register UNREGISTERED " "Parameter \"loadconst_control_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_control_sclr NONE " "Parameter \"loadconst_control_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "loadconst_value 64 " "Parameter \"loadconst_value\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_aclr NONE " "Parameter \"mult01_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_register UNREGISTERED " "Parameter \"mult01_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_round_sclr NONE " "Parameter \"mult01_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_aclr ACLR0 " "Parameter \"mult01_saturation_aclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_register UNREGISTERED " "Parameter \"mult01_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult01_saturation_sclr ACLR0 " "Parameter \"mult01_saturation_sclr\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_aclr NONE " "Parameter \"mult23_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_register UNREGISTERED " "Parameter \"mult23_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_round_sclr NONE " "Parameter \"mult23_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_aclr NONE " "Parameter \"mult23_saturation_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_register UNREGISTERED " "Parameter \"mult23_saturation_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "mult23_saturation_sclr NONE " "Parameter \"mult23_saturation_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_rounding NO " "Parameter \"multiplier01_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier01_saturation NO " "Parameter \"multiplier01_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier1_direction ADD " "Parameter \"multiplier1_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_rounding NO " "Parameter \"multiplier23_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier23_saturation NO " "Parameter \"multiplier23_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier3_direction ADD " "Parameter \"multiplier3_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr0 ACLR0 " "Parameter \"multiplier_aclr0\" = \"ACLR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr1 NONE " "Parameter \"multiplier_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr2 NONE " "Parameter \"multiplier_aclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_aclr3 NONE " "Parameter \"multiplier_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register0 CLOCK0 " "Parameter \"multiplier_register0\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register1 UNREGISTERED " "Parameter \"multiplier_register1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register2 UNREGISTERED " "Parameter \"multiplier_register2\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_register3 UNREGISTERED " "Parameter \"multiplier_register3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr0 NONE " "Parameter \"multiplier_sclr0\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr1 NONE " "Parameter \"multiplier_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr2 NONE " "Parameter \"multiplier_sclr2\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "multiplier_sclr3 NONE " "Parameter \"multiplier_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_aclr NONE " "Parameter \"negate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_aclr NONE " "Parameter \"negate_latency_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_clock UNREGISTERED " "Parameter \"negate_latency_clock\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_latency_sclr NONE " "Parameter \"negate_latency_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_register UNREGISTERED " "Parameter \"negate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "negate_sclr NONE " "Parameter \"negate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_multipliers 1 " "Parameter \"number_of_multipliers\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_aclr NONE " "Parameter \"output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_register UNREGISTERED " "Parameter \"output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_aclr NONE " "Parameter \"output_round_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_aclr NONE " "Parameter \"output_round_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_register UNREGISTERED " "Parameter \"output_round_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_pipeline_sclr NONE " "Parameter \"output_round_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_register UNREGISTERED " "Parameter \"output_round_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_sclr NONE " "Parameter \"output_round_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_round_type NEAREST_INTEGER " "Parameter \"output_round_type\" = \"NEAREST_INTEGER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_rounding NO " "Parameter \"output_rounding\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_aclr NONE " "Parameter \"output_saturate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_aclr NONE " "Parameter \"output_saturate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_register UNREGISTERED " "Parameter \"output_saturate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_pipeline_sclr NONE " "Parameter \"output_saturate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_register UNREGISTERED " "Parameter \"output_saturate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_sclr NONE " "Parameter \"output_saturate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturate_type ASYMMETRIC " "Parameter \"output_saturate_type\" = \"ASYMMETRIC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_saturation NO " "Parameter \"output_saturation\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_sclr NONE " "Parameter \"output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub1 PORT_UNUSED " "Parameter \"port_addnsub1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_addnsub3 PORT_UNUSED " "Parameter \"port_addnsub3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_chainout_sat_is_overflow PORT_UNUSED " "Parameter \"port_chainout_sat_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_negate PORT_UNUSED " "Parameter \"port_negate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_output_is_overflow PORT_UNUSED " "Parameter \"port_output_is_overflow\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signa PORT_UNUSED " "Parameter \"port_signa\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_signb PORT_UNUSED " "Parameter \"port_signb\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_0 ADD " "Parameter \"preadder_direction_0\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_1 ADD " "Parameter \"preadder_direction_1\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_2 ADD " "Parameter \"preadder_direction_2\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_direction_3 ADD " "Parameter \"preadder_direction_3\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "preadder_mode SIMPLE " "Parameter \"preadder_mode\" = \"SIMPLE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_a UNSIGNED " "Parameter \"representation_a\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "representation_b UNSIGNED " "Parameter \"representation_b\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_aclr NONE " "Parameter \"rotate_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_aclr NONE " "Parameter \"rotate_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_register UNREGISTERED " "Parameter \"rotate_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_output_sclr NONE " "Parameter \"rotate_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_aclr NONE " "Parameter \"rotate_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_register UNREGISTERED " "Parameter \"rotate_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_pipeline_sclr NONE " "Parameter \"rotate_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_register UNREGISTERED " "Parameter \"rotate_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rotate_sclr NONE " "Parameter \"rotate_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_aclr NONE " "Parameter \"scanouta_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_register UNREGISTERED " "Parameter \"scanouta_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "scanouta_sclr NONE " "Parameter \"scanouta_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "selected_device_family Cyclone IV E " "Parameter \"selected_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_mode NO " "Parameter \"shift_mode\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_aclr NONE " "Parameter \"shift_right_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_aclr NONE " "Parameter \"shift_right_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_register UNREGISTERED " "Parameter \"shift_right_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_output_sclr NONE " "Parameter \"shift_right_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_aclr NONE " "Parameter \"shift_right_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_register UNREGISTERED " "Parameter \"shift_right_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_pipeline_sclr NONE " "Parameter \"shift_right_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_register UNREGISTERED " "Parameter \"shift_right_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "shift_right_sclr NONE " "Parameter \"shift_right_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_a NONE " "Parameter \"signed_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_aclr_b NONE " "Parameter \"signed_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_a NONE " "Parameter \"signed_latency_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_aclr_b NONE " "Parameter \"signed_latency_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_a UNREGISTERED " "Parameter \"signed_latency_clock_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_clock_b UNREGISTERED " "Parameter \"signed_latency_clock_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_a NONE " "Parameter \"signed_latency_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_latency_sclr_b NONE " "Parameter \"signed_latency_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_a UNREGISTERED " "Parameter \"signed_register_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_register_b UNREGISTERED " "Parameter \"signed_register_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_a NONE " "Parameter \"signed_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signed_sclr_b NONE " "Parameter \"signed_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr1 NONE " "Parameter \"systolic_aclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_aclr3 NONE " "Parameter \"systolic_aclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay1 UNREGISTERED " "Parameter \"systolic_delay1\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_delay3 UNREGISTERED " "Parameter \"systolic_delay3\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr1 NONE " "Parameter \"systolic_sclr1\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "systolic_sclr3 NONE " "Parameter \"systolic_sclr3\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_sload_accum_port NO " "Parameter \"use_sload_accum_port\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_subnadd NO " "Parameter \"use_subnadd\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 16 " "Parameter \"width_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_c 22 " "Parameter \"width_c\" = \"22\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_chainin 1 " "Parameter \"width_chainin\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_coef 18 " "Parameter \"width_coef\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_msb 17 " "Parameter \"width_msb\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_result 16 " "Parameter \"width_result\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_saturate_sign 1 " "Parameter \"width_saturate_sign\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_aclr NONE " "Parameter \"zero_chainout_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_register UNREGISTERED " "Parameter \"zero_chainout_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_chainout_output_sclr NONE " "Parameter \"zero_chainout_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_aclr NONE " "Parameter \"zero_loopback_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_aclr NONE " "Parameter \"zero_loopback_output_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_register UNREGISTERED " "Parameter \"zero_loopback_output_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_output_sclr NONE " "Parameter \"zero_loopback_output_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_aclr NONE " "Parameter \"zero_loopback_pipeline_aclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_register UNREGISTERED " "Parameter \"zero_loopback_pipeline_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_pipeline_sclr NONE " "Parameter \"zero_loopback_pipeline_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_register UNREGISTERED " "Parameter \"zero_loopback_register\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zero_loopback_sclr NONE " "Parameter \"zero_loopback_sclr\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_mult_add_rtl " "Parameter \"lpm_type\" = \"altera_mult_add_rtl\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102342 ""}  } { { "db/altera_mult_add_s1u2.v" "" { Text "/home/tk-student/tse_tutorial/db/altera_mult_add_s1u2.v" 114 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496102342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci " "Elaborating entity \"nios_system_nios2_nios2_oci\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 7334 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_debug nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_nios2_oci_debug\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_debug" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altera_std_synchronizer" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102753 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102757 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102757 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 363 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496102757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_ocimem nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem " "Elaborating entity \"nios_system_nios2_nios2_ocimem\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_ocimem" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_ociram_sp_ram_module nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_ociram_sp_ram_module\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_ociram_sp_ram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 653 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_altsyncram" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102920 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102929 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_system_nios2_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios_system_nios2_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496102929 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 478 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496102929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kv81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kv81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kv81 " "Found entity 1: altsyncram_kv81" {  } { { "db/altsyncram_kv81.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kv81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496102970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496102970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kv81 nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kv81:auto_generated " "Elaborating entity \"altsyncram_kv81\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_ocimem:the_nios_system_nios2_nios2_ocimem\|nios_system_nios2_ociram_sp_ram_module:nios_system_nios2_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_kv81:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496102972 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_avalon_reg nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_avalon_reg:the_nios_system_nios2_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_nios2_avalon_reg\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_avalon_reg:the_nios_system_nios2_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_avalon_reg" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_break nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_break:the_nios_system_nios2_nios2_oci_break " "Elaborating entity \"nios_system_nios2_nios2_oci_break\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_break:the_nios_system_nios2_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_break" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103131 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_xbrk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_xbrk:the_nios_system_nios2_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_nios2_oci_xbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_xbrk:the_nios_system_nios2_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_xbrk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_dbrk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dbrk:the_nios_system_nios2_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_nios2_oci_dbrk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dbrk:the_nios_system_nios2_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_dbrk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3212 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_itrace nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_nios2_oci_itrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_itrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_dtrace nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_nios2_oci_dtrace\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_dtrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_td_mode nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\|nios_system_nios2_nios2_oci_td_mode:nios_system_nios2_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_nios2_oci_td_mode\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_dtrace:the_nios_system_nios2_nios2_oci_dtrace\|nios_system_nios2_nios2_oci_td_mode:nios_system_nios2_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "nios_system_nios2_nios2_oci_trc_ctrl_td_mode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 1961 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_compute_input_tm_cnt nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_compute_input_tm_cnt" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo_wrptr_inc nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo_wrptr_inc" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_fifo_cnt_inc nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_fifo_cnt_inc" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_oci_test_bench nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_oci_test_bench:the_nios_system_nios2_oci_test_bench " "Elaborating entity \"nios_system_nios2_oci_test_bench\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_fifo:the_nios_system_nios2_nios2_oci_fifo\|nios_system_nios2_oci_test_bench:the_nios_system_nios2_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_oci_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103849 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_oci_test_bench " "Entity \"nios_system_nios2_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_oci_test_bench" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 2322 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1578496103849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_pib nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_pib:the_nios_system_nios2_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_nios2_oci_pib\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_pib:the_nios_system_nios2_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_pib" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_nios2_oci_im nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_im:the_nios_system_nios2_nios2_oci_im " "Elaborating entity \"nios_system_nios2_nios2_oci_im\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_im:the_nios_system_nios2_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_im" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_wrapper nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_jtag_debug_module_wrapper\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_jtag_debug_module_wrapper" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_tck nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_tck:the_nios_system_nios2_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_jtag_debug_module_tck\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_tck:the_nios_system_nios2_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "the_nios_system_nios2_jtag_debug_module_tck" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496103981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_jtag_debug_module_sysclk nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_sysclk:the_nios_system_nios2_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_jtag_debug_module_sysclk\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|nios_system_nios2_jtag_debug_module_sysclk:the_nios_system_nios2_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "the_nios_system_nios2_jtag_debug_module_sysclk" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104030 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "nios_system_nios2_jtag_debug_module_phy" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104082 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104085 ""}  } { { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496104085 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104087 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_jtag_debug_module_wrapper:the_nios_system_nios2_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0 " "Elaborating entity \"nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_chain nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain " "Elaborating entity \"nios_system_sgdma_rx0_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_chain" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx0:the_control_status_slave_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_rx0:the_control_status_slave_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1095 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104722 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 7 " "Parameter \"lpm_width\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496104722 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496104722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104734 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104748 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104768 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_drc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_drc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_drc " "Found entity 1: mux_drc" {  } { { "db/mux_drc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_drc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496104807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496104807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_drc nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated " "Elaborating entity \"mux_drc\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_drc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr " "Elaborating entity \"lpm_counter\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\"" {  } { { "a_fffifo.tdf" "rd_ptr" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104833 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 105 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104840 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0bf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0bf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0bf " "Found entity 1: cntr_0bf" {  } { { "db/cntr_0bf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_0bf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496104876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496104876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0bf nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated " "Elaborating entity \"cntr_0bf\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|lpm_counter:rd_ptr\|cntr_0bf:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state " "Elaborating entity \"a_fefifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\"" {  } { { "a_fffifo.tdf" "fifo_state" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104894 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 112 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\"" {  } { { "a_fefifo.tdf" "is_almost_empty_compare" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104909 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 77 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_6fg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_6fg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_6fg " "Found entity 1: cmpr_6fg" {  } { { "db/cmpr_6fg.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_6fg.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496104949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496104949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_6fg nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated " "Elaborating entity \"cmpr_6fg\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_empty_compare\|cmpr_6fg:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_compare.tdf" 281 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare " "Elaborating entity \"lpm_compare\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\"" {  } { { "a_fefifo.tdf" "is_almost_full_compare" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104958 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\|a_fffifo:subfifo\|a_fefifo:fifo_state\|lpm_compare:is_almost_full_compare\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo\|scfifo:descriptor_read_which_resides_within_nios_system_sgdma_rx0_control_bits_fifo_controlbitsfifo\"" {  } { { "a_fefifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fefifo.tdf" 82 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 487 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx0:the_descriptor_write_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_rx0:the_descriptor_write_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_command_grabber nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_grabber:the_nios_system_sgdma_rx0_command_grabber " "Elaborating entity \"nios_system_sgdma_rx0_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_grabber:the_nios_system_sgdma_rx0_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_command_grabber" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_m_write nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write " "Elaborating entity \"nios_system_sgdma_rx0_m_write\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_m_write" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496104994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byteenable_gen_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0 " "Elaborating entity \"byteenable_gen_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM " "Elaborating entity \"thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_thirty_two_bit_byteenable_FSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105020 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:lower_sixteen_bit_byteenable_FSM " "Elaborating entity \"sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_m_write:the_nios_system_sgdma_rx0_m_write\|byteenable_gen_which_resides_within_nios_system_sgdma_rx0:the_byteenable_gen_which_resides_within_nios_system_sgdma_rx0\|thirty_two_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:the_thirty_two_bit_byteenable_FSM\|sixteen_bit_byteenable_FSM_which_resides_within_nios_system_sgdma_rx0:lower_sixteen_bit_byteenable_FSM\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "lower_sixteen_bit_byteenable_FSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_command_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo " "Elaborating entity \"nios_system_sgdma_rx0_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105031 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_command_fifo_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105175 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105180 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 104 " "Parameter \"lpm_width\" = \"104\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105180 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496105180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_kc31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_kc31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_kc31 " "Found entity 1: scfifo_kc31" {  } { { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_kc31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated " "Elaborating entity \"scfifo_kc31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ri31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ri31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ri31 " "Found entity 1: a_dpfifo_ri31" {  } { { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ri31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo " "Elaborating entity \"a_dpfifo_ri31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\"" {  } { { "db/scfifo_kc31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_t9h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_t9h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_t9h1 " "Found entity 1: altsyncram_t9h1" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_t9h1 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram " "Elaborating entity \"altsyncram_t9h1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\"" {  } { { "db/a_dpfifo_ri31.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_es8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_es8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_es8 " "Found entity 1: cmpr_es8" {  } { { "db/cmpr_es8.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_es8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_es8 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer " "Elaborating entity \"cmpr_es8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cmpr_es8:almost_full_comparer\"" {  } { { "db/a_dpfifo_ri31.tdf" "almost_full_comparer" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_8o7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_8o7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_8o7 " "Found entity 1: cntr_8o7" {  } { { "db/cntr_8o7.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_8o7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_8o7 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter " "Elaborating entity \"cntr_8o7\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_8o7:usedw_counter\"" {  } { { "db/a_dpfifo_ri31.tdf" "usedw_counter" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_snb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_snb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_snb " "Found entity 1: cntr_snb" {  } { { "db/cntr_snb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_snb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_snb nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr " "Elaborating entity \"cntr_snb\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|cntr_snb:wr_ptr\"" {  } { { "db/a_dpfifo_ri31.tdf" "wr_ptr" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_rx0_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105592 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105603 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab OFF " "Parameter \"use_eab\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105603 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496105603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fffifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo " "Elaborating entity \"a_fffifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\"" {  } { { "scfifo.tdf" "subfifo" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105606 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 279 4 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_ff nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] " "Elaborating entity \"lpm_ff\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\"" {  } { { "a_fffifo.tdf" "last_data_node\[1\]" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105612 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\] nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_ff:last_data_node\[1\]\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 102 16 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105616 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux " "Elaborating entity \"lpm_mux\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\"" {  } { { "a_fffifo.tdf" "last_row_data_out_mux" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105622 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\", which is child of megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\"" {  } { { "a_fffifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/a_fffifo.tdf" 103 2 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1912 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_rsc nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated " "Elaborating entity \"mux_rsc\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_desc_address_fifo:the_nios_system_sgdma_rx0_desc_address_fifo\|scfifo:nios_system_sgdma_rx0_desc_address_fifo_desc_address_fifo\|a_fffifo:subfifo\|lpm_mux:last_row_data_out_mux\|mux_rsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_rx0_status_token_fifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo " "Elaborating entity \"nios_system_sgdma_rx0_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "the_nios_system_sgdma_rx0_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "nios_system_sgdma_rx0_status_token_fifo_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105843 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105846 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2 " "Parameter \"lpm_numwords\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 1 " "Parameter \"lpm_widthu\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496105846 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1975 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496105846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_5b31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_5b31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_5b31 " "Found entity 1: scfifo_5b31" {  } { { "db/scfifo_5b31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_5b31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_5b31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated " "Elaborating entity \"scfifo_5b31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_ch31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_ch31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_ch31 " "Found entity 1: a_dpfifo_ch31" {  } { { "db/a_dpfifo_ch31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ch31.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_ch31 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo " "Elaborating entity \"a_dpfifo_ch31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\"" {  } { { "db/scfifo_5b31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_5b31.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_v6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_v6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_v6h1 " "Found entity 1: altsyncram_v6h1" {  } { { "db/altsyncram_v6h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_v6h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496105930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496105930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_v6h1 nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram " "Elaborating entity \"altsyncram_v6h1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_status_token_fifo:the_nios_system_sgdma_rx0_status_token_fifo\|scfifo:nios_system_sgdma_rx0_status_token_fifo_status_token_fifo\|scfifo_5b31:auto_generated\|a_dpfifo_ch31:dpfifo\|altsyncram_v6h1:FIFOram\"" {  } { { "db/a_dpfifo_ch31.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ch31.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496105932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0 " "Elaborating entity \"nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\"" {  } { { "nios_system/synthesis/nios_system.v" "sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_chain nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain " "Elaborating entity \"nios_system_sgdma_tx0_chain\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_chain" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_status_slave_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx0:the_control_status_slave_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"control_status_slave_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|control_status_slave_which_resides_within_nios_system_sgdma_tx0:the_control_status_slave_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_control_status_slave_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo " "Elaborating entity \"descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_read_which_resides_within_nios_system_sgdma_tx0_control_bits_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 795 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106755 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "descriptor_write_which_resides_within_nios_system_sgdma_tx0 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx0:the_descriptor_write_which_resides_within_nios_system_sgdma_tx0 " "Elaborating entity \"descriptor_write_which_resides_within_nios_system_sgdma_tx0\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_write_which_resides_within_nios_system_sgdma_tx0:the_descriptor_write_which_resides_within_nios_system_sgdma_tx0\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_descriptor_write_which_resides_within_nios_system_sgdma_tx0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_command_grabber nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_grabber:the_nios_system_sgdma_tx0_command_grabber " "Elaborating entity \"nios_system_sgdma_tx0_command_grabber\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_grabber:the_nios_system_sgdma_tx0_command_grabber\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_command_grabber" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2239 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_read nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read " "Elaborating entity \"nios_system_sgdma_tx0_m_read\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_read" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106960 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "nios_system_sgdma_tx0.v(1472) " "Verilog HDL Case Statement information at nios_system_sgdma_tx0.v(1472): all case item expressions in this case statement are onehot" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1472 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1578496106964 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_m_read:the_nios_system_sgdma_tx0_m_read"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx0_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_m_readfifo_m_readfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo " "Elaborating entity \"nios_system_sgdma_tx0_m_readfifo_m_readfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_m_readfifo_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1739 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496106996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107136 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107139 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family CYCLONEIVE " "Parameter \"intended_device_family\" = \"CYCLONEIVE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 37 " "Parameter \"lpm_width\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496107140 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1632 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496107140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ev31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ev31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ev31 " "Found entity 1: scfifo_ev31" {  } { { "db/scfifo_ev31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_ev31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496107174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496107174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ev31 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated " "Elaborating entity \"scfifo_ev31\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l541.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l541.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l541 " "Found entity 1: a_dpfifo_l541" {  } { { "db/a_dpfifo_l541.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496107181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496107181 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l541 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo " "Elaborating entity \"a_dpfifo_l541\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\"" {  } { { "db/scfifo_ev31.tdf" "dpfifo" { Text "/home/tk-student/tse_tutorial/db/scfifo_ev31.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1bh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1bh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1bh1 " "Found entity 1: altsyncram_1bh1" {  } { { "db/altsyncram_1bh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1bh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496107226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496107226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1bh1 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_1bh1:FIFOram " "Elaborating entity \"altsyncram_1bh1\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|altsyncram_1bh1:FIFOram\"" {  } { { "db/a_dpfifo_l541.tdf" "FIFOram" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_js8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_js8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_js8 " "Found entity 1: cmpr_js8" {  } { { "db/cmpr_js8.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_js8.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496107282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496107282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer " "Elaborating entity \"cmpr_js8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:almost_full_comparer\"" {  } { { "db/a_dpfifo_l541.tdf" "almost_full_comparer" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_js8 nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison " "Elaborating entity \"cmpr_js8\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cmpr_js8:two_comparison\"" {  } { { "db/a_dpfifo_l541.tdf" "two_comparison" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ob " "Found entity 1: cntr_0ob" {  } { { "db/cntr_0ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_0ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496107324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496107324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ob nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb " "Elaborating entity \"cntr_0ob\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo\|nios_system_sgdma_tx0_m_readfifo_m_readfifo:the_nios_system_sgdma_tx0_m_readfifo_m_readfifo\|scfifo:nios_system_sgdma_tx0_m_readfifo_m_readfifo_m_readfifo\|scfifo_ev31:auto_generated\|a_dpfifo_l541:dpfifo\|cntr_0ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_l541.tdf" "rd_ptr_msb" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_l541.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_command_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo " "Elaborating entity \"nios_system_sgdma_tx0_command_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_command_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_desc_address_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_desc_address_fifo:the_nios_system_sgdma_tx0_desc_address_fifo " "Elaborating entity \"nios_system_sgdma_tx0_desc_address_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_desc_address_fifo:the_nios_system_sgdma_tx0_desc_address_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_desc_address_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sgdma_tx0_status_token_fifo nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_status_token_fifo:the_nios_system_sgdma_tx0_status_token_fifo " "Elaborating entity \"nios_system_sgdma_tx0_status_token_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_status_token_fifo:the_nios_system_sgdma_tx0_status_token_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "the_nios_system_sgdma_tx0_status_token_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2323 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496107682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_tse0 nios_system:system_inst\|nios_system_tse0:tse0 " "Elaborating entity \"nios_system_tse0\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\"" {  } { { "nios_system/synthesis/nios_system.v" "tse0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496108688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_mac nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac " "Elaborating entity \"altera_eth_tse_mac\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\"" {  } { { "nios_system/synthesis/submodules/nios_system_tse0.v" "i_tse_mac" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496108748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_reset_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0 " "Elaborating entity \"altera_tse_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "reset_sync_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496108827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_control nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL " "Elaborating entity \"altera_tse_mac_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_CONTROL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 772 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496108890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_register_map nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG " "Elaborating entity \"altera_tse_register_map\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_REG" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 630 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 446 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109191 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_eth_tse_std_synchronizer:U_SYNC_1\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_EXCESS_COL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_EXCESS_COL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_6\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_6" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109460 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_counter_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT " "Elaborating entity \"altera_tse_rx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_RXCNT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496109930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_16x32 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_16x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" "CNT_ARRAY_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_counter_cntl.v" 920 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110118 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 16 " "Parameter \"numwords_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 16 " "Parameter \"numwords_b\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110127 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_16x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496110127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpl1 " "Found entity 1: altsyncram_kpl1" {  } { { "db/altsyncram_kpl1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kpl1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496110169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496110169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpl1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated " "Elaborating entity \"altsyncram_kpl1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_rx_counter_cntl:U_RXCNT\|altera_tse_dpram_16x32:CNT_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kpl1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110171 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_counter_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT " "Elaborating entity \"altera_tse_tx_counter_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_TXCNT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_dpram_8x32 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1 " "Elaborating entity \"altera_tse_dpram_8x32\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" "U_ARRAY_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_counter_cntl.v" 666 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110433 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b CLEAR1 " "Parameter \"address_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496110504 ""}  } { { "nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_dpram_8x32.v" 105 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496110504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kml1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kml1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kml1 " "Found entity 1: altsyncram_kml1" {  } { { "db/altsyncram_kml1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_kml1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496110546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496110546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kml1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated " "Elaborating entity \"altsyncram_kml1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_tx_counter_cntl:U_TXCNT\|altera_tse_dpram_8x32:U_ARRAY_1\|altsyncram:altsyncram_component\|altsyncram_kml1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clock_crosser nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8 " "Elaborating entity \"altera_tse_clock_crosser\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_register_map:U_REG\|altera_tse_clock_crosser:U_SYNC_8\"" {  } { { "nios_system/synthesis/submodules/altera_tse_register_map.v" "U_SYNC_8" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1923 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_host_control nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL " "Elaborating entity \"altera_tse_host_control\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_mac_control:U_MAC_CONTROL\|altera_tse_host_control:U_CTRL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_control.v" "U_CTRL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_control.v" 672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_mdio nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO " "Elaborating entity \"altera_tse_top_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MDIO" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496110892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_clk_gen nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN " "Elaborating entity \"altera_tse_mdio_clk_gen\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CLKGEN" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL " "Elaborating entity \"altera_tse_mdio_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_cntl:U_CNTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_CNTL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mdio nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO " "Elaborating entity \"altera_tse_mdio\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "U_MDIO" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_module nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII " "Elaborating entity \"altera_tse_rgmii_module\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_RGMII" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in4 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4 " "Elaborating entity \"altera_tse_rgmii_in4\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in4" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "altddio_in_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111319 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111325 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111325 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111325 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in4.v" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496111325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_13e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_13e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_13e " "Found entity 1: ddio_in_13e" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496111362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496111362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_13e nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated " "Elaborating entity \"ddio_in_13e\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_in1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1 " "Elaborating entity \"altera_tse_rgmii_in1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_in1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_in nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborating entity \"altddio_in\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "altddio_in_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111373 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_input_clocks OFF " "Parameter \"invert_input_clocks\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_in " "Parameter \"lpm_type\" = \"altddio_in\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111379 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111379 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_in1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496111379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_in_u2e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_in_u2e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_in_u2e " "Found entity 1: ddio_in_u2e" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496111415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496111415 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_in_u2e nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated " "Elaborating entity \"ddio_in_u2e\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\"" {  } { { "altddio_in.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_in.tdf" 85 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out4 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4 " "Elaborating entity \"altera_tse_rgmii_out4\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out4" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 285 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "altddio_out_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111434 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111440 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 4 " "Parameter \"width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111440 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out4.v" 73 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496111440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_1ob " "Found entity 1: ddio_out_1ob" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496111477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496111477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_1ob nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated " "Elaborating entity \"ddio_out_1ob\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rgmii_out1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1 " "Elaborating entity \"altera_tse_rgmii_out1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_module.v" "the_rgmii_out1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_module.v" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborating entity \"altddio_out\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "altddio_out_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111495 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Stratix II " "Parameter \"intended_device_family\" = \"Stratix II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111495 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496111495 ""}  } { { "nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rgmii_out1.v" 78 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496111495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_unb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_unb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_unb " "Found entity 1: ddio_out_unb" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496111531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496111531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_unb nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated " "Elaborating entity \"ddio_out_unb\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altddio_out.tdf" 101 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo_10_100_1000 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP " "Elaborating entity \"altera_tse_top_w_fifo_10_100_1000\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "U_MAC_TOP" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_clk_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT " "Elaborating entity \"altera_tse_clk_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_clk_cntl:U_CLKCT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_CLKCT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 487 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_rx_if nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX " "Elaborating entity \"altera_tse_mii_rx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_rx_if:U_MRX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MRX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mii_tx_if nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX " "Elaborating entity \"altera_tse_mii_tx_if\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_mii_tx_if:U_MTX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MTX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496111944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gmii_io nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF " "Elaborating entity \"altera_tse_gmii_io\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_gmii_io:U_GMIF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_GMIF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_w_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC " "Elaborating entity \"altera_tse_top_w_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "U_MAC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_top_1geth nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH " "Elaborating entity \"altera_tse_top_1geth\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_GETH" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_stat_extract nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT " "Elaborating entity \"altera_tse_rx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_rx_stat_extract:U_RXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RXSTAT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_rx nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX " "Elaborating entity \"altera_tse_mac_rx\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_RX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328checker nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC " "Elaborating entity \"altera_tse_crc328checker\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_CRC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 2758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32galois8 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS " "Elaborating entity \"altera_tse_crc32galois8\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_crc328checker:U_CRC\|altera_tse_crc32galois8:U_GALS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328checker.v" "U_GALS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328checker.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496112910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altshifttaps nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS " "Elaborating entity \"altera_tse_altshifttaps\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "U_SHIFTTAPS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 3207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_stat_extract nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT " "Elaborating entity \"altera_tse_tx_stat_extract\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_tx_stat_extract:U_TXSTAT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TXSTAT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_mac_tx nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX " "Elaborating entity \"altera_tse_mac_tx\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_1geth.v" "U_TX" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_1geth.v" 550 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_3\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_SYNC_3" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc328generator nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC " "Elaborating entity \"altera_tse_crc328generator\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "U_CRC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_crc32ctl8 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL " "Elaborating entity \"altera_tse_crc32ctl8\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_tx:U_TX\|altera_tse_crc328generator:U_CRC\|altera_tse_crc32ctl8:U_CTL\"" {  } { { "nios_system/synthesis/submodules/altera_tse_crc328generator.v" "U_CTL" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_crc328generator.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_magic_detection nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC " "Elaborating entity \"altera_tse_magic_detection\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_magic_detection:U_MAGIC\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_MAGIC" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_rx_min_ff nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF " "Elaborating entity \"altera_tse_rx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_RXFF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_2\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "U_SYNC_2" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 294 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496113960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_DATA" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114316 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114326 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 40 " "Parameter \"width_a\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 40 " "Parameter \"width_b\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114326 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496114326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_92i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_92i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_92i1 " "Found entity 1: altsyncram_92i1" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496114370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496114370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_92i1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated " "Elaborating entity \"altsyncram_92i1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_WRT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_34 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS " "Elaborating entity \"altera_tse_a_fifo_34\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "RX_STATUS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114828 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114948 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114958 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496114967 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 23 " "Parameter \"width_a\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 23 " "Parameter \"width_b\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496114967 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496114967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dsh1 " "Found entity 1: altsyncram_dsh1" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496115009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496115009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_dsh1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated " "Elaborating entity \"altsyncram_dsh1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_gray_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT " "Elaborating entity \"altera_tse_gray_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_gray_cnt:U_WRT\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_WRT" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_bin_cnt nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD " "Elaborating entity \"altera_tse_bin_cnt\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_bin_cnt:U_RD\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_RD" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "U_SYNC_WR_G_PTR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u " "Elaborating entity \"altera_eth_tse_std_synchronizer\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" "sync\[0\].u" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer_bundle.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_WR_G_PTR\|altera_eth_tse_std_synchronizer:sync\[0\].u\|altera_std_synchronizer_nocut:std_sync_no_cut\"" {  } { { "nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" "std_sync_no_cut" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_std_synchronizer.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_tx_min_ff nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF " "Elaborating entity \"altera_tse_tx_min_ff\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\"" {  } { { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "U_TXFF" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 695 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RTSM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115537 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115545 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 128 " "Parameter \"numwords_b\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 7 " "Parameter \"widthad_b\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496115554 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496115554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7sh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7sh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7sh1 " "Found entity 1: altsyncram_7sh1" {  } { { "db/altsyncram_7sh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_7sh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496115592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496115592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7sh1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated " "Elaborating entity \"altsyncram_7sh1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_altsyncram_dpm_fifo:U_RTSM\|altsyncram:altsyncram_component\|altsyncram_7sh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_retransmit_cntl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR " "Elaborating entity \"altera_tse_retransmit_cntl\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "U_RETR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_lfsr_10 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR " "Elaborating entity \"altera_tse_lfsr_10\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_retransmit_cntl:U_RETR\|altera_tse_lfsr_10:U_LFSR\"" {  } { { "nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" "U_LFSR" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_retransmit_cntl.v" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_opt_1246 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA " "Elaborating entity \"altera_tse_a_fifo_opt_1246\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_DATA" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 680 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115907 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496115991 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116000 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 2048 " "Parameter \"numwords_b\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 11 " "Parameter \"widthad_b\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116000 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496116000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j2i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j2i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j2i1 " "Found entity 1: altsyncram_j2i1" {  } { { "db/altsyncram_j2i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_j2i1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496116044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496116044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j2i1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated " "Elaborating entity \"altsyncram_j2i1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_opt_1246:TX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_j2i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_a_fifo_13 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS " "Elaborating entity \"altera_tse_a_fifo_13\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\"" {  } { { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "TX_STATUS" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_tse_altsyncram_dpm_fifo nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM " "Elaborating entity \"altera_tse_altsyncram_dpm_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_RAM" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "altsyncram_component" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116560 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\"" {  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116569 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 512 " "Parameter \"numwords_b\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 9 " "Parameter \"widthad_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 2 " "Parameter \"width_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 2 " "Parameter \"width_b\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496116569 ""}  } { { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496116569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7ph1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7ph1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7ph1 " "Found entity 1: altsyncram_7ph1" {  } { { "db/altsyncram_7ph1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_7ph1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496116606 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496116606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7ph1 nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated " "Elaborating entity \"altsyncram_7ph1\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_7ph1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_eth_tse_std_synchronizer_bundle nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1 " "Elaborating entity \"altera_eth_tse_std_synchronizer_bundle\" for hierarchy \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_tx_min_ff:U_TXFF\|altera_tse_a_fifo_13:TX_STATUS\|altera_eth_tse_std_synchronizer_bundle:U_SYNC_1\"" {  } { { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "U_SYNC_1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496116726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 699 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496121365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_read_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_read_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_read_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_write_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:sgdma_rx1_descriptor_write_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_write_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse0_control_port_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:tse0_control_port_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "tse0_control_port_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2321 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sgdma_rx0_csr_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_csr_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2449 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_jtag_debug_module_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:main_memory_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "main_memory_s1_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2769 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:descriptor_memory0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "descriptor_memory0_s1_translator" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_data_master_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3059 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3383 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_descriptor_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122253 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_descriptor_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_descriptor_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122276 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx0_m_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx0_m_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_m_read_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_tx1_m_read_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_tx1_m_read_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3869 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx0_m_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx0_m_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_m_write_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:sgdma_rx1_m_write_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sgdma_rx1_m_write_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4031 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122322 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122443 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009 " "Elaborating entity \"nios_system_mm_interconnect_0_router_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5566 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_009_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_009_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_009:router_009\|nios_system_mm_interconnect_0_router_009_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_009.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_010 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010 " "Elaborating entity \"nios_system_mm_interconnect_0_router_010\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_010" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_010_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\|nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_010_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_010:router_010\|nios_system_mm_interconnect_0_router_010_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_010.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014 " "Elaborating entity \"nios_system_mm_interconnect_0_router_014\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_014" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5646 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_014_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_014_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_014:router_014\|nios_system_mm_interconnect_0_router_014_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_014.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021 " "Elaborating entity \"nios_system_mm_interconnect_0_router_021\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_021" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_021_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_021_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_021:router_021\|nios_system_mm_interconnect_0_router_021_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_021.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_022 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022 " "Elaborating entity \"nios_system_mm_interconnect_0_router_022\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_022" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5774 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_022_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\|nios_system_mm_interconnect_0_router_022_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_022_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_022:router_022\|nios_system_mm_interconnect_0_router_022_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_022.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023 " "Elaborating entity \"nios_system_mm_interconnect_0_router_023\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_023" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_023_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_023_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_023:router_023\|nios_system_mm_interconnect_0_router_023_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_023.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_024 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024 " "Elaborating entity \"nios_system_mm_interconnect_0_router_024\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_024" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5806 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_024_default_decode nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\|nios_system_mm_interconnect_0_router_024_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_024_default_decode\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_024:router_024\|nios_system_mm_interconnect_0_router_024_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" "the_default_decode" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_024.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_instruction_master_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_instruction_master_limiter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5933 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5950 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_009:cmd_demux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_009:cmd_demux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_007 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_007\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_007" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_007.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_007:cmd_mux_007\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_008 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_008\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_008" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_008.sv" 343 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122797 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_008:cmd_mux_008\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6390 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_009.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_009:cmd_mux_009\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_007 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_007\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_007:rsp_demux_007\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_007" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_008 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_008\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_008:rsp_demux_008\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_008" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6620 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_009:rsp_demux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 454 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122944 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_009 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_009\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_009" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6938 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_009:rsp_mux_009\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" "arb" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_009.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 7035 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496122996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:system_inst\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:system_inst\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 710 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123028 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_avalon_st_adapter\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "avalon_st_adapter" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 746 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0 nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0 " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "timing_adapter_0" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_timing_adapter_0_fifo nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo " "Elaborating entity \"nios_system_avalon_st_adapter_timing_adapter_0_fifo\" for hierarchy \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" "nios_system_avalon_st_adapter_timing_adapter_0_fifo" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:system_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 845 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123055 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123062 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:system_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496123067 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_nios2_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_nios2_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_nios2.v" "the_nios_system_nios2_nios2_oci_itrace" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 3252 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1578496127352 "|tse_tutorial|nios_system:system_inst|nios_system_nios2:nios2|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci|nios_system_nios2_nios2_oci_itrace:the_nios_system_nios2_nios2_oci_itrace"}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578496128299 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.01.08.16:08:52 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl " "2020.01.08.16:08:52 Progress: Loading sld99e16912/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496132771 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496135038 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496135213 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136302 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136460 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136622 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136805 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136809 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496136809 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1578496137465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld99e16912/alt_sld_fab.v" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496137780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496137780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496137914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496137914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496137916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496137916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496138024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496138024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496138154 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496138154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496138154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tk-student/tse_tutorial/db/ip/sld99e16912/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496138266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496138266 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 553 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse1|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[4\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 163 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[5\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 194 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[6\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 225 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[7\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 256 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[8\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 287 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[9\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 318 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[10\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[11\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 380 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[12\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[13\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 442 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[14\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 473 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[15\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 504 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[16\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 535 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[17\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 566 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[18\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 597 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[19\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[20\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 659 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_34:RX_STATUS\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_dsh1:auto_generated\|q_b\[22\]\"" {  } { { "db/altsyncram_dsh1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_dsh1.tdf" 721 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 112 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 1123 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_34:RX_STATUS|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_dsh1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[33\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1062 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[34\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1093 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[35\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1124 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[36\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1155 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|q_b\[37\]\"" {  } { { "db/altsyncram_92i1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_92i1.tdf" 1186 2 0 } } { "altsyncram.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_altsyncram_dpm_fifo.v" 94 0 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 175 0 0 } } { "nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_rx_min_ff.v" 556 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo.v" 643 0 0 } } { "nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_w_fifo_10_100_1000.v" 820 0 0 } } { "nios_system/synthesis/submodules/altera_eth_tse_mac.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_eth_tse_mac.v" 1091 0 0 } } { "nios_system/synthesis/submodules/nios_system_tse0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_tse0.v" 185 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 500 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_tse0:tse0|altera_eth_tse_mac:i_tse_mac|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP|altera_tse_top_w_fifo:U_MAC|altera_tse_rx_min_ff:U_RXFF|altera_tse_a_fifo_opt_1246:RX_DATA|altera_tse_altsyncram_dpm_fifo:U_RAM|altsyncram:altsyncram_component|altsyncram_92i1:auto_generated|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1128 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1160 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1192 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1224 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1256 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1288 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1320 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1352 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1384 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1416 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1448 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1480 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1512 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1544 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1576 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1608 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1640 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1128 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1160 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1192 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1224 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1256 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1288 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1320 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1352 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1384 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1416 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1448 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1480 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1512 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1544 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1576 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1608 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1640 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 104 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 136 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 168 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 200 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 232 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 264 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 296 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 328 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 360 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 392 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 424 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 456 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 488 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 520 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 552 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 584 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 616 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3112 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3144 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 40 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 72 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 104 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 136 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 168 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 200 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 232 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 264 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 296 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 328 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 360 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 392 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 424 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 456 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 488 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 520 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 552 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 584 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 616 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1064 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1096 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[80\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2600 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a80"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[81\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2632 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a81"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[82\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2664 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a82"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[83\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2696 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a83"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[84\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2728 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a84"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[85\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2760 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a85"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[86\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2792 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a86"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[87\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2824 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a87"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[88\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2856 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a88"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[89\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2888 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a89"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[90\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2920 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a90"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[91\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2952 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a91"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[92\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2984 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a92"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[93\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3016 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a93"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[94\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3048 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a94"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[95\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3080 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a95"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[96\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3112 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a96"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[97\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3144 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a97"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[99\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3208 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a99"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[100\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3240 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a100"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[101\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3272 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a101"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[102\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3304 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a102"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[103\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 3336 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496141201 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a103"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578496141201 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578496141201 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk1 " "Found clock multiplexer tx_clk1" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578496142201 "|tse_tutorial|tx_clk1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk1~0 " "Found clock multiplexer tx_clk1~0" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578496142201 "|tse_tutorial|tx_clk1~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk " "Found clock multiplexer tx_clk" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578496142201 "|tse_tutorial|tx_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "tx_clk~0 " "Found clock multiplexer tx_clk~0" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1578496142201 "|tse_tutorial|tx_clk~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1578496142201 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 648 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 680 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 712 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 744 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 776 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 808 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 840 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 872 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 904 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 936 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 968 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1000 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo\|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1032 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1886 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2297 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_command_fifo:the_nios_system_sgdma_tx0_command_fifo|scfifo:nios_system_sgdma_tx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 348 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx0|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2056 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a63"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 2024 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1992 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1960 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1928 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1896 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1864 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1832 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1800 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1768 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1736 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1704 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\] " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo\|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo\|scfifo_kc31:auto_generated\|a_dpfifo_ri31:dpfifo\|altsyncram_t9h1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_t9h1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_t9h1.tdf" 1672 2 0 } } { "db/a_dpfifo_ri31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/a_dpfifo_ri31.tdf" 44 2 0 } } { "db/scfifo_kc31.tdf" "" { Text "/home/tk-student/tse_tutorial/db/scfifo_kc31.tdf" 37 2 0 } } { "scfifo.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 1849 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2233 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 381 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496156369 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_rx0:sgdma_rx1|nios_system_sgdma_rx0_command_fifo:the_nios_system_sgdma_rx0_command_fifo|scfifo:nios_system_sgdma_rx0_command_fifo_command_fifo|scfifo_kc31:auto_generated|a_dpfifo_ri31:dpfifo|altsyncram_t9h1:FIFOram|ram_block1a51"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578496156369 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578496156369 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "12 " "Inferred 12 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|mem_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 41 " "Parameter WIDTH_A set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Parameter WIDTHAD_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Parameter NUMWORDS_A set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 41 " "Parameter WIDTH_B set to 41" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Parameter WIDTHAD_B set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Parameter NUMWORDS_B set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|shift_reg_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_1\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 2 " "Parameter NUMBER_OF_TAPS set to 2" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|desc_assembler_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 8 " "Parameter WIDTH set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2 " "Inferred altshift_taps megafunction from the following design logic: \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|desc_assembler_rtl_2\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 4 " "Parameter TAP_DISTANCE set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 14 " "Parameter WIDTH set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157457 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578496157457 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157460 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496157460 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1578496157460 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496157496 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_avalon_st_adapter:avalon_st_adapter_001\|nios_system_avalon_st_adapter_timing_adapter_0:timing_adapter_0\|nios_system_avalon_st_adapter_timing_adapter_0_fifo:nios_system_avalon_st_adapter_timing_adapter_0_fifo\|altsyncram:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 41 " "Parameter \"WIDTH_A\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 41 " "Parameter \"WIDTH_B\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157496 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496157496 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gsg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gsg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gsg1 " "Found entity 1: altsyncram_gsg1" {  } { { "db/altsyncram_gsg1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_gsg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496157649 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_top_1geth:U_GETH\|altera_tse_mac_rx:U_RX\|altera_tse_altshifttaps:U_SHIFTTAPS\|altshift_taps:shift_reg_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157649 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496157649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_ulm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_ulm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_ulm " "Found entity 1: shift_taps_ulm" {  } { { "db/shift_taps_ulm.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_ulm.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cc81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cc81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cc81 " "Found entity 1: altsyncram_cc81" {  } { { "db/altsyncram_cc81.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_cc81.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qof.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qof.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qof " "Found entity 1: cntr_qof" {  } { { "db/cntr_qof.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_qof.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qec.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qec.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qec " "Found entity 1: cmpr_qec" {  } { { "db/cmpr_qec.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_qec.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157803 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496157954 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157954 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496157954 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496157954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_e4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_e4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_e4n " "Found entity 1: shift_taps_e4n" {  } { { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496157988 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496157988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_s1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_s1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_s1b1 " "Found entity 1: altsyncram_s1b1" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4pf " "Found entity 1: cntr_4pf" {  } { { "db/cntr_4pf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_4pf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_r8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_r8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_r8h " "Found entity 1: cntr_r8h" {  } { { "db/cntr_r8h.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_r8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158111 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496158261 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 2 " "Parameter \"NUMBER_OF_TAPS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158261 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158261 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496158261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_d4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_d4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_d4n " "Found entity 1: shift_taps_d4n" {  } { { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1961.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1961.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1961 " "Found entity 1: altsyncram_1961" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/add_sub_24e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_6pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cmpr_ogc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "/home/tk-student/tse_tutorial/db/cntr_p8h.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158495 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496158648 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|nios_system_sgdma_rx0_chain:the_nios_system_sgdma_rx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_rx0:the_descriptor_read_which_resides_within_nios_system_sgdma_rx0\|altshift_taps:desc_assembler_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158648 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 8 " "Parameter \"WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158648 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496158648 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_f4n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_f4n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_f4n " "Found entity 1: shift_taps_f4n" {  } { { "db/shift_taps_f4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_f4n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_uua1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_uua1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_uua1 " "Found entity 1: altsyncram_uua1" {  } { { "db/altsyncram_uua1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_uua1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496158877 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 4 " "Parameter \"TAP_DISTANCE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158877 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 14 " "Parameter \"WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496158877 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496158877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_q5n.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_q5n.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_q5n " "Found entity 1: shift_taps_q5n" {  } { { "db/shift_taps_q5n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_q5n.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_o1b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_o1b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_o1b1 " "Found entity 1: altsyncram_o1b1" {  } { { "db/altsyncram_o1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_o1b1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496158953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496158953 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496159065 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159065 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496159065 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mult_j011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496159100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496159100 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496159115 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_mult_cell:the_nios_system_nios2_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1578496159115 ""}  } { { "altera_mult_add_rtl.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1578496159115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "/home/tk-student/tse_tutorial/db/mult_jp01.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1578496159151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496159151 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 282 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 312 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 342 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 372 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 402 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 432 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 462 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 492 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a8\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 282 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a9\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 312 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a10\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 342 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a11\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 372 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a12\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 402 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a13\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 432 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a14\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 462 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_1\|shift_taps_d4n:auto_generated\|altsyncram_1961:altsyncram4\|ram_block7a15\"" {  } { { "db/altsyncram_1961.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_1961.tdf" 492 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 41 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_1|shift_taps_d4n:auto_generated|altsyncram_1961:altsyncram4|ram_block7a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 280 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 310 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 340 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 370 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 400 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 447 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx1|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a8\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 280 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a9\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 310 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a10\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 340 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a11\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 370 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12 " "Synthesized away node \"nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain\|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0\|altshift_taps:desc_assembler_rtl_0\|shift_taps_e4n:auto_generated\|altsyncram_s1b1:altsyncram2\|ram_block5a12\"" {  } { { "db/altsyncram_s1b1.tdf" "" { Text "/home/tk-student/tse_tutorial/db/altsyncram_s1b1.tdf" 400 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 39 2 0 } } { "altshift_taps.tdf" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altshift_taps.tdf" 104 3 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1113 0 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2226 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/nios_system.v" 414 0 0 } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 113 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1578496159421 "|tse_tutorial|nios_system:system_inst|nios_system_sgdma_tx0:sgdma_tx0|nios_system_sgdma_tx0_chain:the_nios_system_sgdma_tx0_chain|descriptor_read_which_resides_within_nios_system_sgdma_tx0:the_descriptor_read_which_resides_within_nios_system_sgdma_tx0|altshift_taps:desc_assembler_rtl_0|shift_taps_e4n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a12"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1578496159421 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1578496159421 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1578496161302 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 66 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 273 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 398 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4866 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 83 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 278 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 352 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 255 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 94 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4561 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_13.v" 245 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 183 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4604 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 155 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 127 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 193 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 1471 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_cntl.v" 65 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 762 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_tx_min_ff.v" 926 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 366 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_tx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_tx.v" 807 -1 0 } } { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_timing_adapter_0_fifo.sv" 88 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 4898 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_nios2.v" 6324 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_34.v" 193 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 899 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 2215 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 2178 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_register_map.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_register_map.v" 1220 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_a_fifo_opt_1246.v" 412 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_lfsr_10.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_lfsr_10.v" 67 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 378 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 187 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 395 -1 0 } } { "db/shift_taps_f4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_f4n.tdf" 40 2 0 } } { "db/shift_taps_e4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_e4n.tdf" 40 2 0 } } { "db/shift_taps_d4n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_d4n.tdf" 43 2 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 3222 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 1756 -1 0 } } { "db/shift_taps_q5n.tdf" "" { Text "/home/tk-student/tse_tutorial/db/shift_taps_q5n.tdf" 40 2 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 380 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 2386 -1 0 } } { "nios_system/synthesis/submodules/altera_tse_mac_rx.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mac_rx.v" 317 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578496161932 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578496161932 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496171768 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1277 " "1277 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1578496187249 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1578496188016 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1578496188016 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496188208 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tk-student/tse_tutorial/output_files/tse_tutorial.map.smsg " "Generated suppressed messages file /home/tk-student/tse_tutorial/output_files/tse_tutorial.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496192686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1578496200589 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1578496200589 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19823 " "Implemented 19823 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18302 " "Implemented 18302 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_RAMS" "1467 " "Implemented 1467 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1578496202763 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1578496202763 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1578496202763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 370 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 370 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1431 " "Peak virtual memory: 1431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578496202969 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 16:10:02 2020 " "Processing ended: Wed Jan  8 16:10:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578496202969 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:12 " "Elapsed time: 00:02:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578496202969 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:35 " "Total CPU time (on all processors): 00:02:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578496202969 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1578496202969 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1578496204204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578496204211 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 16:10:03 2020 " "Processing started: Wed Jan  8 16:10:03 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578496204211 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1578496204211 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial " "Command: quartus_fit --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1578496204211 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1578496204255 ""}
{ "Info" "0" "" "Project  = tse_tutorial" {  } {  } 0 0 "Project  = tse_tutorial" 0 0 "Fitter" 0 0 1578496204255 ""}
{ "Info" "0" "" "Revision = tse_tutorial" {  } {  } 0 0 "Revision = tse_tutorial" 0 0 "Fitter" 0 0 1578496204255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1578496204616 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1578496204617 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "tse_tutorial EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"tse_tutorial\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1578496204751 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578496204817 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1578496204817 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578496204887 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] 5 2 0 0 " "Implementing clock multiplication of 5, clock division of 2, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11870 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578496204887 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] 1 2 0 0 " "Implementing clock multiplication of 1, clock division of 2, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11871 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578496204887 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11872 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1578496204887 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1578496204887 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1578496205645 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1578496206731 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1578496206731 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57443 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578496206770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57445 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578496206770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57447 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578496206770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578496206770 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1578496206770 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1578496206770 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1578496206779 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1578496213950 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496218476 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1578496218476 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578496218891 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578496218978 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578496219928 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_tutorial.sdc " "Reading SDC File: 'tse_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1578496220084 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496220112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496220112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496220112 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496220112 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1578496220112 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1578496220113 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET1_RX_CLK " "Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg ENET1_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg is being clocked by ENET1_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496220195 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578496220195 "|tse_tutorial|ENET1_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg ENET0_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a39~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496220196 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1578496220196 "|tse_tutorial|ENET0_RX_CLK"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1578496220762 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1578496220788 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "   8.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  40.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 500.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1578496220789 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1578496220789 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224939 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224939 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224939 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224939 ""}  } { { "db/my_pll_altpll.v" "" { Text "/home/tk-student/tse_tutorial/db/my_pll_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11869 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224939 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk  " "Automatically promoted node tx_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 31 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11891 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tx_clk1  " "Automatically promoted node tx_clk1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 63 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11892 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n)) " "Automatically promoted node ENET0_RX_CLK~input (placed in PIN A15 (CLK8, DIFFCLK_5n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p)) " "Automatically promoted node ENET1_RX_CLK~input (placed in PIN B15 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 24 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 56953 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|altera_reset_controller:rst_controller\|r_sync_rst  " "Automatically promoted node nios_system:system_inst\|altera_reset_controller:rst_controller\|r_sync_rst " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:system_inst\|altera_reset_controller:rst_controller\|WideOr0~0 " "Destination node nios_system:system_inst\|altera_reset_controller:rst_controller\|WideOr0~0" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 290 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 23465 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578496224940 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1 " "Destination node nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" {  } { { "altera_std_synchronizer.v" "" { Text "/opt/intelFPGA/16.1/quartus/libraries/megafunctions/altera_std_synchronizer.v" 45 -1 0 } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "nios_system:system_inst\|nios_system_nios2:nios2\|nios_system_nios2_nios2_oci:the_nios_system_nios2_nios2_oci\|nios_system_nios2_nios2_oci_debug:the_nios_system_nios2_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\|din_s1" } } } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 9209 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_reset_controller.v" 288 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 2675 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 6934 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_0\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17606 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 19194 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17590 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 19206 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out  " "Automatically promoted node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_reset_synchronizer.v" 76 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 17602 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224940 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 7847 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224940 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_tx0:sgdma_tx1\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224941 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_tx0.v" 2142 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 20478 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx0\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224941 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2095 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 8877 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224941 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|reset_n  " "Automatically promoted node nios_system:system_inst\|nios_system_sgdma_rx0:sgdma_rx1\|reset_n " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1578496224941 ""}  } { { "nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/nios_system_sgdma_rx0.v" 2095 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 21922 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1578496224941 ""}
{ "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_TOP" "Input " "Following DDIO Input nodes are constrained by the Fitter to improve DDIO timing" { { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5409 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV~input IOIBUF_X81_Y73_N1 " "Node \"ENET0_RX_DV~input\" is constrained to location IOIBUF_X81_Y73_N1 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DV PIN C17 " "Node \"ENET0_RX_DV\" is constrained to location PIN C17 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DV } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DV" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1995 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5414 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\] LAB_X81_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X81_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\]~input IOIBUF_X81_Y73_N8 " "Node \"ENET0_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X81_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[2\] PIN D17 " "Node \"ENET0_RX_DATA\[2\]\" is constrained to location PIN D17 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[2\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1974 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5415 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\]~input IOIBUF_X62_Y73_N22 " "Node \"ENET0_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X62_Y73_N22 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[1\] PIN D16 " "Node \"ENET0_RX_DATA\[1\]\" is constrained to location PIN D16 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[1\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1973 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5413 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\] LAB_X58_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X58_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5421 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\]~input IOIBUF_X58_Y73_N15 " "Node \"ENET0_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X58_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[3\] PIN C15 " "Node \"ENET0_RX_DATA\[3\]\" is constrained to location PIN C15 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[3\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1975 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5416 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\] LAB_X62_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X62_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\]~input IOIBUF_X62_Y73_N15 " "Node \"ENET0_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X62_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57423 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET0_RX_DATA\[0\] PIN C16 " "Node \"ENET0_RX_DATA\[0\]\" is constrained to location PIN C16 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET0_RX_DATA[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_DATA\[0\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1972 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\] LAB_X89_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X89_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15422 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV~input IOIBUF_X89_Y73_N8 " "Node \"ENET1_RX_DV~input\" is constrained to location IOIBUF_X89_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DV PIN A22 " "Node \"ENET1_RX_DV\" is constrained to location PIN A22 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DV } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DV" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 2001 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15429 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[2\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15435 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\]~input IOIBUF_X102_Y73_N1 " "Node \"ENET1_RX_DATA\[2\]~input\" is constrained to location IOIBUF_X102_Y73_N1 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57425 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[2\] PIN A23 " "Node \"ENET1_RX_DATA\[2\]\" is constrained to location PIN A23 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[2] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[2\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1982 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15430 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\] LAB_X91_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[1\]\" is constrained to location LAB_X91_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15436 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\]~input IOIBUF_X91_Y73_N15 " "Node \"ENET1_RX_DATA\[1\]~input\" is constrained to location IOIBUF_X91_Y73_N15 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[1\] PIN C21 " "Node \"ENET1_RX_DATA\[1\]\" is constrained to location PIN C21 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[1] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[1\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1981 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15424 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\] LAB_X96_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[3\]\" is constrained to location LAB_X96_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\]~input IOIBUF_X96_Y73_N22 " "Node \"ENET1_RX_DATA\[3\]~input\" is constrained to location IOIBUF_X96_Y73_N22 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57427 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[3\] PIN D21 " "Node \"ENET1_RX_DATA\[3\]\" is constrained to location PIN D21 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[3] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[3\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1983 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_h\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 34 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15431 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\] LAB_X102_Y72_N0 " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_latch_l\[0\]\" is constrained to location LAB_X102_Y72_N0 to improve DDIO timing" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 36 15 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15437 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\]~input IOIBUF_X102_Y73_N8 " "Node \"ENET1_RX_DATA\[0\]~input\" is constrained to location IOIBUF_X102_Y73_N8 to improve DDIO timing" {  } { { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 57428 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""} { "Info" "IFSAC_FSAC_DDIO_LOCATION_CONSTRAINT_SUB" "ENET1_RX_DATA\[0\] PIN B23 " "Node \"ENET1_RX_DATA\[0\]\" is constrained to location PIN B23 to improve DDIO timing" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_RX_DATA[0] } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_DATA\[0\]" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 25 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1980 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176467 "Node \"%1!s!\" is constrained to location %2!s! to improve DDIO timing" 0 0 "Design Software" 0 -1 1578496225342 ""}  } {  } 0 176466 "Following DDIO %1!s! nodes are constrained by the Fitter to improve DDIO timing" 0 0 "Fitter" 0 -1 1578496225342 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1578496229906 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578496229969 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1578496229971 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578496230052 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230240 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS" "1 6 6 " "Can't globally route 1 more signal(s) into a region -- 6 global signals have been allocated to the region but the hardware only allows 6 global signals" { { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Can't globally route signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" into a region -- total global routing resources requested would exceed hardware limits" {  } {  } 1 171055 "Can't globally route signal \"%1!s!\" into a region -- total global routing resources requested would exceed hardware limits" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_HAS_GLOBAL_SIGNALS" "58 73 114 73 6 6 " "Region with lower-left corner at 58, 73 and upper-right corner at 114, 73 has been allocated 6 globally routed signals and can contain up to 6 globally routed signals" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" shares global routing with signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" and is globally routed to 1 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out 1 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 1 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk1~clkctrl tx_clk1 6 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" shares global routing with signal \"tx_clk1\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk~clkctrl tx_clk 6 58 73 114 73 " "Signal \"tx_clk~clkctrl\" shares global routing with signal \"tx_clk\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230240 ""}  } {  } 1 171052 "Region with lower-left corner at %1!d!, %2!d! and upper-right corner at %3!d!, %4!d! has been allocated %5!d! globally routed signals and can contain up to %6!d! globally routed signals" 0 0 "Design Software" 0 -1 1578496230240 ""}  } {  } 1 171053 "Can't globally route %1!d! more signal(s) into a region -- %2!d! global signals have been allocated to the region but the hardware only allows %3!d! global signals" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230240 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230240 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230243 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230243 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230243 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230243 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230243 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230243 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230243 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230243 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230243 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15522 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230243 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230243 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230243 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230243 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5418 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5419 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5417 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in1:the_rgmii_in1\|altddio_in:altddio_in_component\|ddio_in_u2e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_u2e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_u2e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15420 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[2\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15432 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[1\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15433 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230244 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230245 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[3\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15426 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230245 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230245 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_in4:the_rgmii_in4\|altddio_in:altddio_in_component\|ddio_in_13e:auto_generated\|input_cell_l\[0\] to I/O pin" {  } { { "db/ddio_in_13e.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_in_13e.tdf" 35 14 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15434 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230245 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230246 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS" "1 6 6 " "Can't globally route 1 more signal(s) into a region -- 6 global signals have been allocated to the region but the hardware only allows 6 global signals" { { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl " "Can't globally route signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" into a region -- total global routing resources requested would exceed hardware limits" {  } {  } 1 171055 "Can't globally route signal \"%1!s!\" into a region -- total global routing resources requested would exceed hardware limits" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_HAS_GLOBAL_SIGNALS" "58 73 114 73 6 6 " "Region with lower-left corner at 58, 73 and upper-right corner at 114, 73 has been allocated 6 globally routed signals and can contain up to 6 globally routed signals" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 2 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" shares global routing with signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]\" and is globally routed to 2 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"my_pll:pll_inst\|altpll:altpll_component\|my_pll_altpll:auto_generated\|wire_pll1_clk\[0\]~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out 2 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 2 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_4\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio:U_MDIO\|reg_data_rd\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5655 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5508 14176 15139 0 0 "" 0 "" "" }  }  } } { "nios_system/synthesis/submodules/altera_tse_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio.v" 119 -1 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out 5 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" shares global routing with signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out\" and is globally routed to 5 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_reset_synchronizer:reset_sync_1\|altera_tse_reset_synchronizer_chain_out~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk1~clkctrl tx_clk1 6 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" shares global routing with signal \"tx_clk1\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk1~clkctrl my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk1~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst1\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15408 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15407 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15406 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 15405 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 22118 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_ALIAS_SIGNAL" "tx_clk~clkctrl tx_clk 6 58 73 114 73 " "Signal \"tx_clk~clkctrl\" shares global routing with signal \"tx_clk\" and is globally routed to 6 nodes in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" { { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out1:the_rgmii_out1\|altddio_out:altddio_out_component\|ddio_out_unb:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[3\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[2\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[1\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_rgmii_module:U_RGMII\|altera_tse_rgmii_out4:the_rgmii_out4\|altddio_out:altddio_out_component\|ddio_out_1ob:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""} { "Extra Info" "IFITCC_CLOCK_REGION_OCCUPIED_WITH_THIS_SIGNAL_TO_THIS_ATOM" "tx_clk~clkctrl my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\] 58 73 114 73 " "Signal \"tx_clk~clkctrl\" is globally routed to node \"my_ddio_out:ddio_out_inst\|altddio_out:ALTDDIO_OUT_component\|ddio_out_0aj:auto_generated\|dataout\[0\]\" in the region with lower-left corner at 58, 73 and upper-right corner at 114, 73" {  } { { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } }  } 1 171059 "Signal \"%1!s!\" is globally routed to node \"%2!s!\" in the region with lower-left corner at %3!d!, %4!d! and upper-right corner at %5!d!, %6!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "db/ddio_out_unb.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_unb.tdf" 37 11 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 5382 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5391 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5390 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5389 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 5388 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 11864 14176 15139 0 0 "" 0 "" "" }  }  } } { "db/ddio_out_1ob.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_1ob.tdf" 37 11 0 } } { "db/ddio_out_0aj.tdf" "" { Text "/home/tk-student/tse_tutorial/db/ddio_out_0aj.tdf" 36 11 0 } }  } 1 171058 "Signal \"%1!s!\" shares global routing with signal \"%2!s!\" and is globally routed to %3!d! nodes in the region with lower-left corner at %4!d!, %5!d! and upper-right corner at %6!d!, %7!d!" 0 0 "Design Software" 0 -1 1578496230246 ""}  } {  } 1 171052 "Region with lower-left corner at %1!d!, %2!d! and upper-right corner at %3!d!, %4!d! has been allocated %5!d! globally routed signals and can contain up to %6!d! globally routed signals" 0 0 "Design Software" 0 -1 1578496230246 ""}  } {  } 1 171053 "Can't globally route %1!d! more signal(s) into a region -- %2!d! global signals have been allocated to the region but the hardware only allows %3!d! global signals" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230246 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230246 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230249 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230249 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230249 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230249 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230249 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230250 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230250 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230250 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230250 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230250 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230250 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk ENET1_MDC " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk and I/O node ENET1_MDC -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|altera_tse_mdio_clk_gen:U_CLKGEN\|mdio_clk\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230250 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDC PIN D23 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDC\" assigned to PIN D23 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230250 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1998 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDC } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDC" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 21 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230250 ""}  } { { "nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_mdio_clk_gen.v" 54 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15633 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230250 ""}
{ "Warning" "WFSAC_FSAC_CANT_PACK_FAST_REGISTER_IO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out to I/O pin" { { "Warning" "WFSAC_FSAC_REGISTER_PACKING_LOCATION_CONSTRAINT_VIOLATION_INFO" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out ENET1_MDIO " "Can't pack node nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out and I/O node ENET1_MDIO -- nodes have conflicting location assignments" { { "Info" "IFSAC_ATOM_LOCATION_NO_CONSTRAINT" "nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out " "Node \"nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_mdio:U_MDIO\|mdio_out\" has no location constraint." {  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 11217 "Node \"%1!s!\" has no location constraint." 0 0 "Design Software" 0 -1 1578496230251 ""} { "Info" "IFSAC_ATOM_LOCATION_CONSTRAINT_AND_SOURCES" "ENET1_MDIO PIN D25 User Location Constraints and IO standards pin placement " "Node \"ENET1_MDIO\" assigned to PIN D25 due to User Location Constraints and IO standards pin placement" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176253 "Node \"%1!s!\" assigned to %2!s! due to %3!s!" 0 0 "Design Software" 0 -1 1578496230251 ""} { "Extra Info" "IFITCC_CLOCK_REGION_CANT_ADD_THIS_MANY_SIGNALS_AVOIDING_REPETITION" "" "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" {  } {  } 1 171054 "Previous top-level message of the same type contains full explanation of why no more global signal can be routed in this region" 0 0 "Design Software" 0 -1 1578496230251 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" } { 0 { 0 ""} 0 1988 14176 15139 0 0 "" 0 "" "" }  }  } } { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { ENET1_MDIO } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_MDIO" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 22 0 0 } }  } 0 176229 "Can't pack node %1!s! and I/O node %2!s! -- nodes have conflicting location assignments" 0 0 "Design Software" 0 -1 1578496230251 ""}  } { { "nios_system/synthesis/submodules/altera_tse_top_mdio.v" "" { Text "/home/tk-student/tse_tutorial/nios_system/synthesis/submodules/altera_tse_top_mdio.v" 65 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 15636 14176 15139 0 0 "" 0 "" "" }  }  } }  } 2 176225 "Can't pack node %1!s! to I/O pin" 0 0 "Fitter" 0 -1 1578496230251 ""}
{ "Warning" "WFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring some wildcard destinations of fast I/O register assignments" { { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Output Register ON * " "Wildcard assignment \"Fast Output Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578496230254 ""} { "Info" "IFSAC_FSAC_INVALID_WILD_CARD_FAST_REGISTER_IO_ASSIGNMENTS_SUBMSG" "Fast Input Register ON * " "Wildcard assignment \"Fast Input Register=ON\" to \"*\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" {  } {  } 0 176252 "Wildcard assignment \"%1!s!=%2!s!\" to \"%3!s!\" matches multiple destination nodes -- some destinations are not valid targets for this assignment" 0 0 "Design Software" 0 -1 1578496230254 ""}  } {  } 0 176251 "Ignoring some wildcard destinations of fast I/O register assignments" 0 0 "Fitter" 0 -1 1578496230254 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1578496230255 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1578496230375 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1578496236279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "12 Block RAM " "Packed 12 registers into blocks of type Block RAM" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578496236345 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 Embedded multiplier block " "Packed 16 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578496236345 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "48 Embedded multiplier output " "Packed 48 registers into blocks of type Embedded multiplier output" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578496236345 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "1 I/O Input Buffer " "Packed 1 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578496236345 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Output Buffer " "Packed 2 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1578496236345 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "16 " "Created 16 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1578496236345 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1578496236345 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[0\] " "Node \"DRAM_DQM\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[1\] " "Node \"DRAM_DQM\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[2\] " "Node \"DRAM_DQM\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQM\[3\] " "Node \"DRAM_DQM\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQM\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[16\] " "Node \"DRAM_DQ\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[17\] " "Node \"DRAM_DQ\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[18\] " "Node \"DRAM_DQ\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[19\] " "Node \"DRAM_DQ\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[20\] " "Node \"DRAM_DQ\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[21\] " "Node \"DRAM_DQ\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[22\] " "Node \"DRAM_DQ\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[23\] " "Node \"DRAM_DQ\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[24\] " "Node \"DRAM_DQ\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[25\] " "Node \"DRAM_DQ\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[26\] " "Node \"DRAM_DQ\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[27\] " "Node \"DRAM_DQ\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[28\] " "Node \"DRAM_DQ\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[29\] " "Node \"DRAM_DQ\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[30\] " "Node \"DRAM_DQ\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[31\] " "Node \"DRAM_DQ\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SCLK " "Node \"EEP_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EEP_I2C_SDAT " "Node \"EEP_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EEP_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_INT_N " "Node \"ENET0_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_LINK100 " "Node \"ENET0_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_COL " "Node \"ENET0_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_CRS " "Node \"ENET0_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_RX_ER " "Node \"ENET0_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_CLK " "Node \"ENET0_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET0_TX_ER " "Node \"ENET0_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET0_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_INT_N " "Node \"ENET1_INT_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_INT_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_LINK100 " "Node \"ENET1_LINK100\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_LINK100" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_COL " "Node \"ENET1_RX_COL\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_COL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_CRS " "Node \"ENET1_RX_CRS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_CRS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_RX_ER " "Node \"ENET1_RX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_RX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_CLK " "Node \"ENET1_TX_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENET1_TX_ER " "Node \"ENET1_TX_ER\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENET1_TX_ER" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ENETCLK_25 " "Node \"ENETCLK_25\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ENETCLK_25" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[0\] " "Node \"EXT_IO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[1\] " "Node \"EXT_IO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[2\] " "Node \"EXT_IO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[3\] " "Node \"EXT_IO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[4\] " "Node \"EXT_IO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[5\] " "Node \"EXT_IO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "EXT_IO\[6\] " "Node \"EXT_IO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "EXT_IO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[0\] " "Node \"FL_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[10\] " "Node \"FL_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[11\] " "Node \"FL_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[12\] " "Node \"FL_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[13\] " "Node \"FL_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[14\] " "Node \"FL_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[15\] " "Node \"FL_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[16\] " "Node \"FL_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[17\] " "Node \"FL_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[18\] " "Node \"FL_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[19\] " "Node \"FL_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[1\] " "Node \"FL_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[20\] " "Node \"FL_ADDR\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[21\] " "Node \"FL_ADDR\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[22\] " "Node \"FL_ADDR\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[2\] " "Node \"FL_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[3\] " "Node \"FL_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[4\] " "Node \"FL_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[5\] " "Node \"FL_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[6\] " "Node \"FL_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[7\] " "Node \"FL_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[8\] " "Node \"FL_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_ADDR\[9\] " "Node \"FL_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_CE_N " "Node \"FL_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[0\] " "Node \"FL_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[1\] " "Node \"FL_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[2\] " "Node \"FL_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[3\] " "Node \"FL_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[4\] " "Node \"FL_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[5\] " "Node \"FL_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[6\] " "Node \"FL_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_DQ\[7\] " "Node \"FL_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_OE_N " "Node \"FL_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RESET_N " "Node \"FL_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_RY " "Node \"FL_RY\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_RY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WE_N " "Node \"FL_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FL_WP_N " "Node \"FL_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "FL_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[0\] " "Node \"GPIO\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[10\] " "Node \"GPIO\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[11\] " "Node \"GPIO\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[12\] " "Node \"GPIO\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[13\] " "Node \"GPIO\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[14\] " "Node \"GPIO\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[15\] " "Node \"GPIO\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[16\] " "Node \"GPIO\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[17\] " "Node \"GPIO\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[18\] " "Node \"GPIO\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[19\] " "Node \"GPIO\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[1\] " "Node \"GPIO\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[20\] " "Node \"GPIO\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[21\] " "Node \"GPIO\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[22\] " "Node \"GPIO\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[23\] " "Node \"GPIO\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[24\] " "Node \"GPIO\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[25\] " "Node \"GPIO\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[26\] " "Node \"GPIO\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[27\] " "Node \"GPIO\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[28\] " "Node \"GPIO\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[29\] " "Node \"GPIO\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[2\] " "Node \"GPIO\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[30\] " "Node \"GPIO\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[31\] " "Node \"GPIO\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[32\] " "Node \"GPIO\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[33\] " "Node \"GPIO\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[34\] " "Node \"GPIO\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[35\] " "Node \"GPIO\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[3\] " "Node \"GPIO\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[4\] " "Node \"GPIO\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[5\] " "Node \"GPIO\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[6\] " "Node \"GPIO\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[7\] " "Node \"GPIO\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[8\] " "Node \"GPIO\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO\[9\] " "Node \"GPIO\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "GPIO\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[0\] " "Node \"HEX0\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[1\] " "Node \"HEX0\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[2\] " "Node \"HEX0\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[3\] " "Node \"HEX0\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[4\] " "Node \"HEX0\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[5\] " "Node \"HEX0\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0\[6\] " "Node \"HEX0\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX0\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[0\] " "Node \"HEX1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[1\] " "Node \"HEX1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[2\] " "Node \"HEX1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[3\] " "Node \"HEX1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[4\] " "Node \"HEX1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[5\] " "Node \"HEX1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1\[6\] " "Node \"HEX1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[0\] " "Node \"HEX2\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[1\] " "Node \"HEX2\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[2\] " "Node \"HEX2\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[3\] " "Node \"HEX2\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[4\] " "Node \"HEX2\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[5\] " "Node \"HEX2\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2\[6\] " "Node \"HEX2\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX2\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[0\] " "Node \"HEX3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[1\] " "Node \"HEX3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[2\] " "Node \"HEX3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[3\] " "Node \"HEX3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[4\] " "Node \"HEX3\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[5\] " "Node \"HEX3\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3\[6\] " "Node \"HEX3\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX3\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[0\] " "Node \"HEX4\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[1\] " "Node \"HEX4\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[2\] " "Node \"HEX4\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[3\] " "Node \"HEX4\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[4\] " "Node \"HEX4\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[5\] " "Node \"HEX4\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX4\[6\] " "Node \"HEX4\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX4\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[0\] " "Node \"HEX5\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[1\] " "Node \"HEX5\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[2\] " "Node \"HEX5\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[3\] " "Node \"HEX5\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[4\] " "Node \"HEX5\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[5\] " "Node \"HEX5\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX5\[6\] " "Node \"HEX5\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX5\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[0\] " "Node \"HEX6\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[1\] " "Node \"HEX6\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[2\] " "Node \"HEX6\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[3\] " "Node \"HEX6\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[4\] " "Node \"HEX6\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[5\] " "Node \"HEX6\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX6\[6\] " "Node \"HEX6\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX6\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[0\] " "Node \"HEX7\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[1\] " "Node \"HEX7\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[2\] " "Node \"HEX7\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[3\] " "Node \"HEX7\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[4\] " "Node \"HEX7\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[5\] " "Node \"HEX7\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX7\[6\] " "Node \"HEX7\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HEX7\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN0 " "Node \"HSMC_CLKIN0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N1 " "Node \"HSMC_CLKIN_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_N2 " "Node \"HSMC_CLKIN_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P1 " "Node \"HSMC_CLKIN_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKIN_P2 " "Node \"HSMC_CLKIN_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKIN_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT0 " "Node \"HSMC_CLKOUT0\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N1 " "Node \"HSMC_CLKOUT_N1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_N2 " "Node \"HSMC_CLKOUT_N2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_N2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P1 " "Node \"HSMC_CLKOUT_P1\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_CLKOUT_P2 " "Node \"HSMC_CLKOUT_P2\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_CLKOUT_P2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[0\] " "Node \"HSMC_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[1\] " "Node \"HSMC_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[2\] " "Node \"HSMC_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_D\[3\] " "Node \"HSMC_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[0\] " "Node \"HSMC_RX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[10\] " "Node \"HSMC_RX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[11\] " "Node \"HSMC_RX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[12\] " "Node \"HSMC_RX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[13\] " "Node \"HSMC_RX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[14\] " "Node \"HSMC_RX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[15\] " "Node \"HSMC_RX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[16\] " "Node \"HSMC_RX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[1\] " "Node \"HSMC_RX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[2\] " "Node \"HSMC_RX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[3\] " "Node \"HSMC_RX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[4\] " "Node \"HSMC_RX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[5\] " "Node \"HSMC_RX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[6\] " "Node \"HSMC_RX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[7\] " "Node \"HSMC_RX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[8\] " "Node \"HSMC_RX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_N\[9\] " "Node \"HSMC_RX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[0\] " "Node \"HSMC_RX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[10\] " "Node \"HSMC_RX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[11\] " "Node \"HSMC_RX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[12\] " "Node \"HSMC_RX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[13\] " "Node \"HSMC_RX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[14\] " "Node \"HSMC_RX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[15\] " "Node \"HSMC_RX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[16\] " "Node \"HSMC_RX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[1\] " "Node \"HSMC_RX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[2\] " "Node \"HSMC_RX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[3\] " "Node \"HSMC_RX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[4\] " "Node \"HSMC_RX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[5\] " "Node \"HSMC_RX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[6\] " "Node \"HSMC_RX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[7\] " "Node \"HSMC_RX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[8\] " "Node \"HSMC_RX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_RX_D_P\[9\] " "Node \"HSMC_RX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_RX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[0\] " "Node \"HSMC_TX_D_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[10\] " "Node \"HSMC_TX_D_N\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[11\] " "Node \"HSMC_TX_D_N\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[12\] " "Node \"HSMC_TX_D_N\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[13\] " "Node \"HSMC_TX_D_N\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[14\] " "Node \"HSMC_TX_D_N\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[15\] " "Node \"HSMC_TX_D_N\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[16\] " "Node \"HSMC_TX_D_N\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[1\] " "Node \"HSMC_TX_D_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[2\] " "Node \"HSMC_TX_D_N\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[3\] " "Node \"HSMC_TX_D_N\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[4\] " "Node \"HSMC_TX_D_N\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[5\] " "Node \"HSMC_TX_D_N\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[6\] " "Node \"HSMC_TX_D_N\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[7\] " "Node \"HSMC_TX_D_N\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[8\] " "Node \"HSMC_TX_D_N\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_N\[9\] " "Node \"HSMC_TX_D_N\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_N\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[0\] " "Node \"HSMC_TX_D_P\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[10\] " "Node \"HSMC_TX_D_P\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[11\] " "Node \"HSMC_TX_D_P\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[12\] " "Node \"HSMC_TX_D_P\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[13\] " "Node \"HSMC_TX_D_P\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[14\] " "Node \"HSMC_TX_D_P\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[15\] " "Node \"HSMC_TX_D_P\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[16\] " "Node \"HSMC_TX_D_P\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[1\] " "Node \"HSMC_TX_D_P\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[2\] " "Node \"HSMC_TX_D_P\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[3\] " "Node \"HSMC_TX_D_P\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[4\] " "Node \"HSMC_TX_D_P\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[5\] " "Node \"HSMC_TX_D_P\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[6\] " "Node \"HSMC_TX_D_P\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[7\] " "Node \"HSMC_TX_D_P\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[8\] " "Node \"HSMC_TX_D_P\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HSMC_TX_D_P\[9\] " "Node \"HSMC_TX_D_P\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "HSMC_TX_D_P\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[1\] " "Node \"KEY\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[2\] " "Node \"KEY\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY\[3\] " "Node \"KEY\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_BLON " "Node \"LCD_BLON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_BLON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[0\] " "Node \"LCD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[1\] " "Node \"LCD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[2\] " "Node \"LCD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[3\] " "Node \"LCD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[4\] " "Node \"LCD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[5\] " "Node \"LCD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[6\] " "Node \"LCD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_DATA\[7\] " "Node \"LCD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_EN " "Node \"LCD_EN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_EN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_ON " "Node \"LCD_ON\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_ON" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RS " "Node \"LCD_RS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LCD_RW " "Node \"LCD_RW\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LCD_RW" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[0\] " "Node \"LEDG\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[1\] " "Node \"LEDG\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[2\] " "Node \"LEDG\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[0\] " "Node \"LEDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[10\] " "Node \"LEDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[11\] " "Node \"LEDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[12\] " "Node \"LEDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[13\] " "Node \"LEDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[14\] " "Node \"LEDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[15\] " "Node \"LEDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[16\] " "Node \"LEDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[17\] " "Node \"LEDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[1\] " "Node \"LEDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[2\] " "Node \"LEDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[3\] " "Node \"LEDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[4\] " "Node \"LEDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[5\] " "Node \"LEDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[6\] " "Node \"LEDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[7\] " "Node \"LEDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[8\] " "Node \"LEDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDR\[9\] " "Node \"LEDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "LEDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[0\] " "Node \"OTG_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_ADDR\[1\] " "Node \"OTG_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_CS_N " "Node \"OTG_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[0\] " "Node \"OTG_DACK_N\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DACK_N\[1\] " "Node \"OTG_DACK_N\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DACK_N\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[0\] " "Node \"OTG_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[10\] " "Node \"OTG_DATA\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[11\] " "Node \"OTG_DATA\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[12\] " "Node \"OTG_DATA\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[13\] " "Node \"OTG_DATA\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[14\] " "Node \"OTG_DATA\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[15\] " "Node \"OTG_DATA\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[1\] " "Node \"OTG_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[2\] " "Node \"OTG_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[3\] " "Node \"OTG_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[4\] " "Node \"OTG_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[5\] " "Node \"OTG_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[6\] " "Node \"OTG_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[7\] " "Node \"OTG_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[8\] " "Node \"OTG_DATA\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DATA\[9\] " "Node \"OTG_DATA\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DATA\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[0\] " "Node \"OTG_DREQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_DREQ\[1\] " "Node \"OTG_DREQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_DREQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_FSPEED " "Node \"OTG_FSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_FSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[0\] " "Node \"OTG_INT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_INT\[1\] " "Node \"OTG_INT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_INT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_LSPEED " "Node \"OTG_LSPEED\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_LSPEED" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_OE_N " "Node \"OTG_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_RST_N " "Node \"OTG_RST_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_RST_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OTG_WE_N " "Node \"OTG_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OTG_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBCLK " "Node \"PS2_KBCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_KBDAT " "Node \"PS2_KBDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_KBDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSCLK " "Node \"PS2_MSCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_MSDAT " "Node \"PS2_MSDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "PS2_MSDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CLK " "Node \"SD_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_CMD " "Node \"SD_CMD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_CMD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[0\] " "Node \"SD_DAT\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[1\] " "Node \"SD_DAT\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[2\] " "Node \"SD_DAT\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_DAT\[3\] " "Node \"SD_DAT\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_DAT\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SD_WP_N " "Node \"SD_WP_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SD_WP_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKIN " "Node \"SMA_CLKIN\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_CLKOUT " "Node \"SMA_CLKOUT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_CLKOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[0\] " "Node \"SRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[10\] " "Node \"SRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[11\] " "Node \"SRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[12\] " "Node \"SRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[13\] " "Node \"SRAM_ADDR\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[14\] " "Node \"SRAM_ADDR\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[15\] " "Node \"SRAM_ADDR\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[16\] " "Node \"SRAM_ADDR\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[17\] " "Node \"SRAM_ADDR\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[18\] " "Node \"SRAM_ADDR\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[19\] " "Node \"SRAM_ADDR\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[1\] " "Node \"SRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[2\] " "Node \"SRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[3\] " "Node \"SRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[4\] " "Node \"SRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[5\] " "Node \"SRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[6\] " "Node \"SRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[7\] " "Node \"SRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[8\] " "Node \"SRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_ADDR\[9\] " "Node \"SRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_CE_N " "Node \"SRAM_CE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_CE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[0\] " "Node \"SRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[10\] " "Node \"SRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[11\] " "Node \"SRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[12\] " "Node \"SRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[13\] " "Node \"SRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[14\] " "Node \"SRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[15\] " "Node \"SRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[1\] " "Node \"SRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[2\] " "Node \"SRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[3\] " "Node \"SRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[4\] " "Node \"SRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[5\] " "Node \"SRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[6\] " "Node \"SRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[7\] " "Node \"SRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[8\] " "Node \"SRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_DQ\[9\] " "Node \"SRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_LB_N " "Node \"SRAM_LB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_LB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_OE_N " "Node \"SRAM_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_UB_N " "Node \"SRAM_UB_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_UB_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SRAM_WE_N " "Node \"SRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[0\] " "Node \"SW\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[10\] " "Node \"SW\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[11\] " "Node \"SW\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[12\] " "Node \"SW\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[13\] " "Node \"SW\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[14\] " "Node \"SW\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[15\] " "Node \"SW\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[16\] " "Node \"SW\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[17\] " "Node \"SW\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[1\] " "Node \"SW\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[2\] " "Node \"SW\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[3\] " "Node \"SW\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[4\] " "Node \"SW\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[5\] " "Node \"SW\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[6\] " "Node \"SW\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[7\] " "Node \"SW\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[8\] " "Node \"SW\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SW\[9\] " "Node \"SW\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SW\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_CTS " "Node \"UART_CTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_CTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RTS " "Node \"UART_RTS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RTS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RXD " "Node \"UART_RXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TXD " "Node \"UART_TXD\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_BLANK_N " "Node \"VGA_BLANK_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_BLANK_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[4\] " "Node \"VGA_B\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[5\] " "Node \"VGA_B\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[6\] " "Node \"VGA_B\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[7\] " "Node \"VGA_B\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_B\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_CLK " "Node \"VGA_CLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[4\] " "Node \"VGA_G\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[5\] " "Node \"VGA_G\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[6\] " "Node \"VGA_G\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[7\] " "Node \"VGA_G\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_G\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[4\] " "Node \"VGA_R\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[5\] " "Node \"VGA_R\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[6\] " "Node \"VGA_R\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[7\] " "Node \"VGA_R\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_R\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_SYNC_N " "Node \"VGA_SYNC_N\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_SYNC_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1578496244481 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1578496244481 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:39 " "Fitter preparation operations ending: elapsed time is 00:00:39" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578496244493 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1578496244537 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1578496251280 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:08 " "Fitter placement preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578496259514 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1578496259799 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1578496312205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:53 " "Fitter placement operations ending: elapsed time is 00:00:53" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578496312205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1578496318144 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "0.05 " "Router is attempting to preserve 0.05 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1578496323149 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "43 X46_Y24 X57_Y36 " "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36" {  } { { "loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 1 { 0 "Router estimated peak interconnect usage is 43% of the available device resources in the region that extends from location X46_Y24 to location X57_Y36"} { { 12 { 0 ""} 46 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1578496341739 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1578496341739 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1578496370869 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1578496370869 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1578496370869 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:48 " "Fitter routing operations ending: elapsed time is 00:00:48" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578496370874 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 34.17 " "Total time spent on timing analysis during the Fitter is 34.17 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1578496371955 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578496372270 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578496374472 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1578496374487 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1578496376645 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:12 " "Fitter post-fit operations ending: elapsed time is 00:00:12" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1578496383619 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1578496392356 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "1 Cyclone IV E " "1 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_50 3.3-V LVTTL Y2 " "Pin CLOCK_50 uses I/O standard 3.3-V LVTTL at Y2" {  } { { "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/16.1/quartus/linux64/pin_planner.ppl" { CLOCK_50 } } } { "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "tse_tutorial.v" "" { Text "/home/tk-student/tse_tutorial/tse_tutorial.v" 3 0 0 } } { "temporary_test_loc" "" { Generic "/home/tk-student/tse_tutorial/" { { 0 { 0 ""} 0 1990 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1578496392487 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1578496392487 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tk-student/tse_tutorial/output_files/tse_tutorial.fit.smsg " "Generated suppressed messages file /home/tk-student/tse_tutorial/output_files/tse_tutorial.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1578496394568 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 539 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 539 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1763 " "Peak virtual memory: 1763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578496399309 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 16:13:19 2020 " "Processing ended: Wed Jan  8 16:13:19 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578496399309 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:16 " "Elapsed time: 00:03:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578496399309 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:31 " "Total CPU time (on all processors): 00:04:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578496399309 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1578496399309 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1578496400570 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578496400576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 16:13:20 2020 " "Processing started: Wed Jan  8 16:13:20 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578496400576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1578496400576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial " "Command: quartus_asm --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1578496400576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1578496401366 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1578496408292 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1578496408411 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "914 " "Peak virtual memory: 914 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578496408943 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 16:13:28 2020 " "Processing ended: Wed Jan  8 16:13:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578496408943 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578496408943 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578496408943 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1578496408943 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1578496409444 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1578496410238 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578496410240 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 16:13:29 2020 " "Processing started: Wed Jan  8 16:13:29 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578496410240 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496410240 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta tse_tutorial -c tse_tutorial " "Command: quartus_sta tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496410240 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1578496410289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496411134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496411134 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496411201 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496411202 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1578496412942 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496412942 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496413275 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/altera_eth_tse_mac.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/altera_eth_tse_mac.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496413371 ""}
{ "Info" "ISTA_SDC_FOUND" "nios_system/synthesis/submodules/nios_system_nios2.sdc " "Reading SDC File: 'nios_system/synthesis/submodules/nios_system_nios2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414310 ""}
{ "Info" "ISTA_SDC_FOUND" "tse_tutorial.sdc " "Reading SDC File: 'tse_tutorial.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414412 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496414418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496414418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 2 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496414418 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1578496414418 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414418 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414418 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET0_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496414490 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414490 "|tse_tutorial|ENET0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET1_RX_CLK " "Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET1_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET1_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496414490 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496414490 "|tse_tutorial|ENET1_RX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496415001 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1578496415027 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578496415092 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1578496415919 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496415919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.129 " "Worst-case setup slack is -0.129" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -0.401 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -0.129              -0.401 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.790               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.449               0.000 altera_reserved_tck  " "   46.449               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496415920 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496415920 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.266 " "Worst-case hold slack is 0.266" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.266               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.403               0.000 altera_reserved_tck  " "    0.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416077 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496416077 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 3.591 " "Worst-case recovery slack is 3.591" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.351               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.351               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   35.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   35.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.558               0.000 altera_reserved_tck  " "   47.558               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.392               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   96.392               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416139 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496416139 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.064 " "Worst-case removal slack is 1.064" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.064               0.000 altera_reserved_tck  " "    1.064               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.413               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416199 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496416199 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.649 " "Worst-case minimum pulse width slack is 3.649" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.649               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.649               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.626               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.819               0.000 CLOCK_50  " "    9.819               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.619               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.619               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.621               0.000 altera_reserved_tck  " "   49.621               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.620               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.620               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496416210 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496416210 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 643 synchronizer chains. " "Report Metastability: Found 643 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 643 " "Number of Synchronizer Chains Found: 643" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.078 ns " "Worst Case Available Settling Time: 14.078 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496416951 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496416951 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578496416962 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496417030 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496419247 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET0_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496420078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420078 "|tse_tutorial|ENET0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET1_RX_CLK " "Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET1_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET1_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496420078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420078 "|tse_tutorial|ENET1_RX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.627 " "Worst-case setup slack is 0.627" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.627               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.627               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.417               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.417               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    3.851               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.895               0.000 altera_reserved_tck  " "   46.895               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420535 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420535 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.271 " "Worst-case hold slack is 0.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.271               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.271               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.339               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420670 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420670 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 4.002 " "Worst-case recovery slack is 4.002" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.790               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.790               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   36.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   36.002               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.880               0.000 altera_reserved_tck  " "   47.880               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.747               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   96.747               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420723 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420723 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.970 " "Worst-case removal slack is 0.970" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.970               0.000 altera_reserved_tck  " "    0.970               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.035               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    1.035               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    2.145               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.525 " "Worst-case minimum pulse width slack is 3.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.525               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.525               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.652               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.652               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.799               0.000 CLOCK_50  " "    9.799               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.494               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.494               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.564               0.000 altera_reserved_tck  " "   49.564               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.502               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496420794 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496420794 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 643 synchronizer chains. " "Report Metastability: Found 643 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 643 " "Number of Synchronizer Chains Found: 643" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 14.267 ns " "Worst Case Available Settling Time: 14.267 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496421599 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496421599 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1578496421613 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET0_RX_CLK " "Node: ENET0_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET0_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse0\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET0_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496422199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422199 "|tse_tutorial|ENET0_RX_CLK"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "ENET1_RX_CLK " "Node: ENET1_RX_CLK was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg ENET1_RX_CLK " "Register nios_system:system_inst\|nios_system_tse0:tse1\|altera_eth_tse_mac:i_tse_mac\|altera_tse_top_w_fifo_10_100_1000:U_MAC_TOP\|altera_tse_top_w_fifo:U_MAC\|altera_tse_rx_min_ff:U_RXFF\|altera_tse_a_fifo_opt_1246:RX_DATA\|altera_tse_altsyncram_dpm_fifo:U_RAM\|altsyncram:altsyncram_component\|altsyncram_92i1:auto_generated\|ram_block1a7~porta_we_reg is being clocked by ENET1_RX_CLK" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1578496422199 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422199 "|tse_tutorial|ENET1_RX_CLK"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422235 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.314 " "Worst-case setup slack is 4.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.314               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.314               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.896               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.896               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.233               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.233               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.233               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    5.233               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.448               0.000 altera_reserved_tck  " "   48.448               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422398 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422398 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.090 " "Worst-case hold slack is 0.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.090               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.090               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.131               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.179               0.000 altera_reserved_tck  " "    0.179               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422537 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422537 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.722 " "Worst-case recovery slack is 5.722" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.722               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.722               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.525               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.525               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   37.722               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   37.722               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.934               0.000 altera_reserved_tck  " "   48.934               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.071               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "   98.071               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.504 " "Worst-case removal slack is 0.504" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.504               0.000 altera_reserved_tck  " "    0.504               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.546               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.285               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422665 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422665 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 3.508 " "Worst-case minimum pulse width slack is 3.508" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    3.508               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.749               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.400               0.000 CLOCK_50  " "    9.400               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.561               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   19.561               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.473               0.000 altera_reserved_tck  " "   49.473               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  249.546               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "  249.546               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1578496422686 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496422686 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 643 synchronizer chains. " "Report Metastability: Found 643 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 643 " "Number of Synchronizer Chains Found: 643" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.529" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 15.040 ns " "Worst Case Available Settling Time: 15.040 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1578496423572 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496423572 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496423993 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496423994 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1168 " "Peak virtual memory: 1168 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578496424329 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 16:13:44 2020 " "Processing ended: Wed Jan  8 16:13:44 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578496424329 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578496424329 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578496424329 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496424329 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1578496425582 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1578496425588 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan  8 16:13:45 2020 " "Processing started: Wed Jan  8 16:13:45 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1578496425588 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578496425588 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial " "Command: quartus_eda --read_settings_files=off --write_settings_files=off tse_tutorial -c tse_tutorial" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1578496425588 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1578496426536 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_7_1200mv_85c_slow.vo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_7_1200mv_85c_slow.vo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496432557 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_7_1200mv_0c_slow.vo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_7_1200mv_0c_slow.vo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496434431 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_min_1200mv_0c_fast.vo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_min_1200mv_0c_fast.vo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496436366 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial.vo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial.vo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496438258 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_7_1200mv_85c_v_slow.sdo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_7_1200mv_85c_v_slow.sdo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496440314 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_7_1200mv_0c_v_slow.sdo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_7_1200mv_0c_v_slow.sdo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496442384 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_min_1200mv_0c_v_fast.sdo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_min_1200mv_0c_v_fast.sdo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496444408 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "tse_tutorial_v.sdo /home/tk-student/tse_tutorial/simulation/modelsim/ simulation " "Generated file tse_tutorial_v.sdo in folder \"/home/tk-student/tse_tutorial/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1578496446531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1269 " "Peak virtual memory: 1269 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1578496452307 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan  8 16:14:12 2020 " "Processing ended: Wed Jan  8 16:14:12 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1578496452307 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1578496452307 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1578496452307 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578496452307 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 919 s " "Quartus Prime Full Compilation was successful. 0 errors, 919 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1578496452621 ""}
