INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_wr_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_rd_4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp2_3
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_arb_hp0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ssw_hp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ssw_hp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_sparse_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_sparse_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_reg_map.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_reg_map
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocm_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocm_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_wr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_intr_rd_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_fmsw_gp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_regc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_regc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ocmc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ocmc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_interconnect_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_interconnect_model
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_gen_clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_gen_clock
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_ddrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_ddrc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_slave
INFO: [VRFC 10-2458] undeclared symbol read_fifo_empty, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_slave.v:707]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_axi_master.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_axi_master
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_afi_slave
INFO: [VRFC 10-2458] undeclared symbol bresp_fifo_full, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_afi_slave.v:438]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processing_system7_bfm_v2_0_5_processing_system7_bfm
INFO: [VRFC 10-2458] undeclared symbol DMA0_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:284]
INFO: [VRFC 10-2458] undeclared symbol DMA1_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:294]
INFO: [VRFC 10-2458] undeclared symbol DMA2_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:304]
INFO: [VRFC 10-2458] undeclared symbol DMA3_RSTN, assumed default net type wire [../../../project_1.ip_user_files/ipstatic/processing_system7_bfm_v2_0/hdl/processing_system7_bfm_v2_0_5_unused_ports.v:314]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dft_top
INFO: [VRFC 10-311] analyzing module rc79718
INFO: [VRFC 10-311] analyzing module swNet79716
INFO: [VRFC 10-311] analyzing module perm79716
INFO: [VRFC 10-2458] undeclared symbol tm0_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:662]
INFO: [VRFC 10-2458] undeclared symbol tm0_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:663]
INFO: [VRFC 10-311] analyzing module memMod
INFO: [VRFC 10-311] analyzing module memMod_dist
INFO: [VRFC 10-311] analyzing module shiftRegFIFO
INFO: [VRFC 10-311] analyzing module nextReg
INFO: [VRFC 10-311] analyzing module codeBlock79720
INFO: [VRFC 10-311] analyzing module rc79802
INFO: [VRFC 10-311] analyzing module swNet79800
INFO: [VRFC 10-311] analyzing module perm79800
INFO: [VRFC 10-2458] undeclared symbol tm1_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1216]
INFO: [VRFC 10-2458] undeclared symbol tm1_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1217]
INFO: [VRFC 10-311] analyzing module DirSum_79983
INFO: [VRFC 10-311] analyzing module D18_79973
INFO: [VRFC 10-311] analyzing module D20_79981
INFO: [VRFC 10-311] analyzing module codeBlock79805
INFO: [VRFC 10-311] analyzing module codeBlock79986
INFO: [VRFC 10-311] analyzing module rc80068
INFO: [VRFC 10-311] analyzing module swNet80066
INFO: [VRFC 10-311] analyzing module perm80066
INFO: [VRFC 10-2458] undeclared symbol tm6_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1788]
INFO: [VRFC 10-2458] undeclared symbol tm6_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:1789]
INFO: [VRFC 10-311] analyzing module DirSum_80257
INFO: [VRFC 10-311] analyzing module D14_80243
INFO: [VRFC 10-311] analyzing module D16_80255
INFO: [VRFC 10-311] analyzing module codeBlock80071
INFO: [VRFC 10-311] analyzing module codeBlock80260
INFO: [VRFC 10-311] analyzing module rc80342
INFO: [VRFC 10-311] analyzing module swNet80340
INFO: [VRFC 10-311] analyzing module perm80340
INFO: [VRFC 10-2458] undeclared symbol tm11_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2376]
INFO: [VRFC 10-2458] undeclared symbol tm11_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2377]
INFO: [VRFC 10-311] analyzing module DirSum_80547
INFO: [VRFC 10-311] analyzing module D10_80525
INFO: [VRFC 10-311] analyzing module D12_80545
INFO: [VRFC 10-311] analyzing module codeBlock80345
INFO: [VRFC 10-311] analyzing module codeBlock80550
INFO: [VRFC 10-311] analyzing module rc80632
INFO: [VRFC 10-311] analyzing module swNet80630
INFO: [VRFC 10-311] analyzing module perm80630
INFO: [VRFC 10-2458] undeclared symbol tm16_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2996]
INFO: [VRFC 10-2458] undeclared symbol tm16_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:2997]
INFO: [VRFC 10-311] analyzing module DirSum_80869
INFO: [VRFC 10-311] analyzing module D6_80831
INFO: [VRFC 10-311] analyzing module D8_80867
INFO: [VRFC 10-311] analyzing module codeBlock80635
INFO: [VRFC 10-311] analyzing module codeBlock80872
INFO: [VRFC 10-311] analyzing module rc80954
INFO: [VRFC 10-311] analyzing module swNet80952
INFO: [VRFC 10-311] analyzing module perm80952
INFO: [VRFC 10-2458] undeclared symbol tm21_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3680]
INFO: [VRFC 10-2458] undeclared symbol tm21_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:3681]
INFO: [VRFC 10-311] analyzing module DirSum_81254
INFO: [VRFC 10-311] analyzing module D2_81184
INFO: [VRFC 10-311] analyzing module D4_81252
INFO: [VRFC 10-311] analyzing module codeBlock80956
INFO: [VRFC 10-311] analyzing module codeBlock81257
INFO: [VRFC 10-311] analyzing module rc81339
INFO: [VRFC 10-311] analyzing module swNet81337
INFO: [VRFC 10-311] analyzing module perm81337
INFO: [VRFC 10-2458] undeclared symbol tm26_d, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4460]
INFO: [VRFC 10-2458] undeclared symbol tm26_dd, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/spiral_dft_size64_forward_8bfixunscaled_fullstream_radix2_streamwidth2_naturalinnaturalout.v:4461]
INFO: [VRFC 10-311] analyzing module multfix
INFO: [VRFC 10-311] analyzing module addfxp
INFO: [VRFC 10-311] analyzing module subfxp
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fifo_buffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_buffer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_S00_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_S00_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fft_wrapper
INFO: [VRFC 10-2458] undeclared symbol out_fifo_full, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:149]
INFO: [VRFC 10-2458] undeclared symbol out_fifo_empty, assumed default net type wire [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:153]
WARNING: [VRFC 10-756] identifier next_out is used before its declaration [/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/fft_wrapper.v:49]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M00_AXI_LITE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M00_AXI_LITE
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0_M01_AXI.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0_M01_AXI
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/user.org/myip_v1_0/hdl/myip_v1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myip_v1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_myip_0_0/sim/design_1_myip_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_myip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ipshared/xilinx.com/xlconstant_v1_1/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_0
INFO: [VRFC 10-311] analyzing module design_1_axi_mem_intercon_1_0
INFO: [VRFC 10-311] analyzing module design_1_processing_system7_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1CFO1MB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1FI55ZU
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_7HNO1D
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_and
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_latch_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry_or
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_carry.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_carry
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_command_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_mask
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_sel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator_static
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_comparator.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_comparator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux_enc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/generic_baseblocks_v2_1/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" into library generic_baseblocks_v2_1_0
INFO: [VRFC 10-311] analyzing module generic_baseblocks_v2_1_0_nto1_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_fifo_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axic_reg_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_ndeep_srl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_data_fifo_v2_1/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" into library axi_data_fifo_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_data_fifo_v2_1_6_axi_data_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axi2vector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_axic_srl_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_infrastructure_v1_1/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" into library axi_infrastructure_v1_1_0
INFO: [VRFC 10-311] analyzing module axi_infrastructure_v1_1_0_vector2axi
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axic_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_register_slice_v2_1/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" into library axi_register_slice_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_register_slice_v2_1_7_axi_register_slice
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_a_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axilite_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_r_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_w_axi3_conv
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_decerr_slave
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_simple_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wrap_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_incr_cmd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_wr_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_rd_cmd_fsm
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_cmd_translator
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_b_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_r_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_aw_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s_ar_channel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_b2s
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_protocol_converter_v2_1/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" into library axi_protocol_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_protocol_converter_v2_1_7_axi_protocol_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sync_clock_converter.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axic_sync_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axic_sample_cycle_ratio.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axic_sample_cycle_ratio
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_clock_converter_v2_1/hdl/verilog/axi_clock_converter_v2_1_axi_clock_converter.v" into library axi_clock_converter_v2_1_6
INFO: [VRFC 10-311] analyzing module axi_clock_converter_v2_1_6_axi_clock_converter
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_a_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_b_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_b_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_downsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi4lite_downsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi4lite_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi4lite_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_a_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_a_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_w_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_w_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_r_upsizer_pktfifo.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_r_upsizer_pktfifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_axi_upsizer.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_axi_upsizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/axi_dwidth_converter_v2_1/hdl/verilog/axi_dwidth_converter_v2_1_top.v" into library axi_dwidth_converter_v2_1_7
INFO: [VRFC 10-311] analyzing module axi_dwidth_converter_v2_1_7_top
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_us_0/sim/design_1_auto_us_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_us_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_auto_pc_2/sim/design_1_auto_pc_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_auto_pc_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/node003/work/proj/spiral/dma/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/lib_cdc_v1_0/hdl/src/vhdl/cdc_sync.vhd" into library lib_cdc_v1_0_2
INFO: [VRFC 10-307] analyzing entity cdc_sync
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/upcnt_n.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity upcnt_n
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/sequence_psr.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity sequence_psr
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/lpf.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity lpf
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/proc_sys_reset_v5_0/hdl/src/vhdl/proc_sys_reset.vhd" into library proc_sys_reset_v5_0_8
INFO: [VRFC 10-307] analyzing entity proc_sys_reset
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/bd/design_1/ip/design_1_rst_processing_system7_0_50M_0/sim/design_1_rst_processing_system7_0_50M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity design_1_rst_processing_system7_0_50M_0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0/simulation/fifo_generator_vhdl_beh.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_as
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_ss
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_bhv_preload0
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_conv
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_axic_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_vhdl_beh
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/fifo_generator_v13_0/hdl/fifo_generator_v13_0_rfs.vhd" into library fifo_generator_v13_0_1
INFO: [VRFC 10-307] analyzing entity input_blk
INFO: [VRFC 10-307] analyzing entity output_blk
INFO: [VRFC 10-307] analyzing entity shft_wrapper
INFO: [VRFC 10-307] analyzing entity shft_ram
INFO: [VRFC 10-307] analyzing entity wr_pf_as
INFO: [VRFC 10-307] analyzing entity wr_pf_ss
INFO: [VRFC 10-307] analyzing entity rd_pe_as
INFO: [VRFC 10-307] analyzing entity rd_pe_ss
INFO: [VRFC 10-307] analyzing entity synchronizer_ff
INFO: [VRFC 10-307] analyzing entity delay
INFO: [VRFC 10-307] analyzing entity bin_cntr
INFO: [VRFC 10-307] analyzing entity clk_x_pntrs_builtin
INFO: [VRFC 10-307] analyzing entity logic_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim
INFO: [VRFC 10-307] analyzing entity builtin_extdepth
INFO: [VRFC 10-307] analyzing entity builtin_top
INFO: [VRFC 10-307] analyzing entity reset_builtin
INFO: [VRFC 10-307] analyzing entity builtin_prim_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_v6
INFO: [VRFC 10-307] analyzing entity builtin_extdepth_low_latency
INFO: [VRFC 10-307] analyzing entity builtin_top_v6
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_builtin
INFO: [VRFC 10-307] analyzing entity bram_sync_reg
INFO: [VRFC 10-307] analyzing entity bram_fifo_rstlogic
INFO: [VRFC 10-307] analyzing entity reset_blk_ramfifo
INFO: [VRFC 10-307] analyzing entity axi_reg_slice
INFO: [VRFC 10-307] analyzing entity fifo_generator_top
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1_synth
INFO: [VRFC 10-307] analyzing entity fifo_generator_v13_0_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/node003/work/proj/spiral/dma/project_1/project_1.ip_user_files/ipstatic/blk_mem_gen_v8_3/simulation/blk_mem_gen_v8_3.vhd" into library blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_regs_fwd_v8_3
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_write_wrapper_beh
INFO: [VRFC 10-307] analyzing entity write_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_axi_read_wrapper_beh
INFO: [VRFC 10-307] analyzing entity read_netlist
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_output_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_softecc_output_reg_stage
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1_mem_module
INFO: [VRFC 10-307] analyzing entity blk_mem_gen_v8_3_1
INFO: [VRFC 10-307] analyzing entity beh_ff_clr
INFO: [VRFC 10-307] analyzing entity beh_ff_ce
INFO: [VRFC 10-307] analyzing entity beh_ff_pre
INFO: [VRFC 10-307] analyzing entity beh_muxf7
INFO: [VRFC 10-307] analyzing entity STATE_LOGIC
