

================================================================
== Vitis HLS Report for 'radix_sort_seperate_bucket_parallel'
================================================================
* Date:           Mon Apr 17 11:21:07 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        sort_seperate_bucket
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.731 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1878|     5590|  18.780 us|  55.900 us|  1879|  5591|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |                                                                              |                                                                   |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |                                   Instance                                   |                               Module                              |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_1_fu_166                     |radix_sort_seperate_bucket_parallel_Pipeline_1                     |       18|       18|   0.180 us|   0.180 us|   18|   18|        no|
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_2_fu_172                     |radix_sort_seperate_bucket_parallel_Pipeline_2                     |       18|       18|   0.180 us|   0.180 us|   18|   18|        no|
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_initialization_fu_178        |radix_sort_seperate_bucket_parallel_Pipeline_initialization        |       52|       52|   0.520 us|   0.520 us|   52|   52|        no|
        |grp_input_bucket_parallel_1_fu_186                                            |input_bucket_parallel_1                                            |      126|      126|   1.260 us|   1.260 us|  127|  127|  dataflow|
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer_fu_195  |radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer  |       18|       18|   0.180 us|   0.180 us|   18|   18|        no|
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1_fu_201      |radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1      |        3|       26|  30.000 ns|   0.260 us|    3|   26|        no|
        |grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_fu_213      |radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2      |        3|        3|  30.000 ns|  30.000 ns|    3|    3|        no|
        +------------------------------------------------------------------------------+-------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration |  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency  |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+
        |- sort_procedure  |     1824|     5536|  228 ~ 692|          -|          -|     8|        no|
        | + output_bucket  |       80|      544|     5 ~ 34|          -|          -|    16|        no|
        +------------------+---------+---------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 10 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 5 
10 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.29ns)   --->   "%bucket1 = alloca i64 1"   --->   Operation 12 'alloca' 'bucket1' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 13 [1/1] (0.73ns)   --->   "%bucket_pointer1 = alloca i64 1" [sort_seperate_bucket/radix_sort.c:119]   --->   Operation 13 'alloca' 'bucket_pointer1' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_1 : Operation 14 [1/1] (0.73ns)   --->   "%bucket_pointer2 = alloca i64 1" [sort_seperate_bucket/radix_sort.c:120]   --->   Operation 14 'alloca' 'bucket_pointer2' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_1 : Operation 15 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_1, i32 %bucket_pointer1"   --->   Operation 15 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_2, i1 %bucket_pointer2"   --->   Operation 16 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 17 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 17 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 18 [1/1] (0.46ns)   --->   "%store_ln129 = store i4 0, i4 %i" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 18 'store' 'store_ln129' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%spectopmodule_ln116 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [sort_seperate_bucket/radix_sort.c:116]   --->   Operation 19 'spectopmodule' 'spectopmodule_ln116' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %data"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sorted_data, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sorted_data"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_1, i32 %bucket_pointer1"   --->   Operation 24 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_2, i1 %bucket_pointer2"   --->   Operation 25 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 26 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_initialization, i32 %data, i32 %sorted_data"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln129 = br void %output_bucket" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 27 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.80>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 28 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln129 = icmp_eq  i4 %i_1, i4 8" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 29 'icmp' 'icmp_ln129' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 30 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (0.80ns)   --->   "%i_2 = add i4 %i_1, i4 1" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 31 'add' 'i_2' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln129 = br i1 %icmp_ln129, void %output_bucket.split, void %for.end61" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 32 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i4 %i_1" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 33 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln129)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln131 = call void @input_bucket_parallel.1, i3 %trunc_ln129, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort.c:131]   --->   Operation 34 'call' 'call_ln131' <Predicate = (!icmp_ln129)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln155 = ret" [sort_seperate_bucket/radix_sort.c:155]   --->   Operation 35 'ret' 'ret_ln155' <Predicate = (icmp_ln129)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 0.46>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln129 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 36 'specloopname' 'specloopname_ln129' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln131 = call void @input_bucket_parallel.1, i3 %trunc_ln129, i32 %sorted_data, i32 %bucket1, i32 %bucket_pointer1" [sort_seperate_bucket/radix_sort.c:131]   --->   Operation 37 'call' 'call_ln131' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.46ns)   --->   "%br_ln134 = br void %VITIS_LOOP_135_1" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 38 'br' 'br_ln134' <Predicate = true> <Delay = 0.46>

State 5 <SV = 4> <Delay = 1.18>
ST_5 : Operation 39 [1/1] (0.00ns)   --->   "%l = phi i5 %add_ln134_1, void %for.inc45, i5 0, void %output_bucket.split" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 39 'phi' 'l' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%k = phi i32 %k_3, void %for.inc45, i32 0, void %output_bucket.split"   --->   Operation 40 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 %add_ln134_2, void %for.inc45, i9 0, void %output_bucket.split" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 41 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 42 [1/1] (0.90ns)   --->   "%add_ln134_2 = add i9 %phi_mul, i9 25" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 42 'add' 'add_ln134_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 43 [1/1] (0.72ns)   --->   "%icmp_ln134 = icmp_eq  i5 %l, i5 16" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 43 'icmp' 'icmp_ln134' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.82ns)   --->   "%add_ln134_1 = add i5 %l, i5 1" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 45 'add' 'add_ln134_1' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln134 = br i1 %icmp_ln134, void %VITIS_LOOP_135_1.split, void %for.inc56.preheader" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 46 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i5 %l" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 47 'zext' 'zext_ln134' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%bucket_pointer1_addr = getelementptr i32 %bucket_pointer1, i64 0, i64 %zext_ln134" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 48 'getelementptr' 'bucket_pointer1_addr' <Predicate = (!icmp_ln134)> <Delay = 0.00>
ST_5 : Operation 49 [2/2] (0.73ns)   --->   "%bucket_pointer1_load = load i4 %bucket_pointer1_addr" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 49 'load' 'bucket_pointer1_load' <Predicate = (!icmp_ln134)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_5 : Operation 50 [2/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer, i32 %bucket_pointer1, i1 %bucket_pointer2"   --->   Operation 50 'call' 'call_ln0' <Predicate = (icmp_ln134)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.46ns)   --->   "%store_ln129 = store i4 %i_2, i4 %i" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 51 'store' 'store_ln129' <Predicate = (icmp_ln134)> <Delay = 0.46>

State 6 <SV = 5> <Delay = 3.73>
ST_6 : Operation 52 [1/1] (0.00ns)   --->   "%specloopname_ln134 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 52 'specloopname' 'specloopname_ln134' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 53 [1/2] (0.73ns)   --->   "%bucket_pointer1_load = load i4 %bucket_pointer1_addr" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 53 'load' 'bucket_pointer1_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 16> <RAM>
ST_6 : Operation 54 [1/1] (0.80ns)   --->   "%icmp_ln135 = icmp_sgt  i32 %bucket_pointer1_load, i32 0" [sort_seperate_bucket/radix_sort.c:135]   --->   Operation 54 'icmp' 'icmp_ln135' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/1] (0.46ns)   --->   "%br_ln135 = br i1 %icmp_ln135, void %VITIS_LOOP_140_2, void %for.body19.lr.ph" [sort_seperate_bucket/radix_sort.c:135]   --->   Operation 55 'br' 'br_ln135' <Predicate = true> <Delay = 0.46>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln135 = trunc i32 %bucket_pointer1_load" [sort_seperate_bucket/radix_sort.c:135]   --->   Operation 56 'trunc' 'trunc_ln135' <Predicate = (icmp_ln135)> <Delay = 0.00>
ST_6 : Operation 57 [2/2] (2.19ns)   --->   "%call_ln134 = call void @radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1, i32 %k, i31 %trunc_ln135, i9 %phi_mul, i32 %bucket1, i32 %sorted_data" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 57 'call' 'call_ln134' <Predicate = (icmp_ln135)> <Delay = 2.19> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 1.14>
ST_7 : Operation 58 [1/2] (0.00ns)   --->   "%call_ln134 = call void @radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1, i32 %k, i31 %trunc_ln135, i9 %phi_mul, i32 %bucket1, i32 %sorted_data" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 58 'call' 'call_ln134' <Predicate = (icmp_ln135)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 59 [1/1] (1.14ns)   --->   "%empty = add i32 %bucket_pointer1_load, i32 %k" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 59 'add' 'empty' <Predicate = (icmp_ln135)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 60 [1/1] (0.46ns)   --->   "%br_ln0 = br void %VITIS_LOOP_140_2"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln135)> <Delay = 0.46>
ST_7 : Operation 61 [1/1] (0.00ns)   --->   "%bucket_pointer2_addr = getelementptr i1 %bucket_pointer2, i64 0, i64 %zext_ln134" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 61 'getelementptr' 'bucket_pointer2_addr' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 62 [2/2] (0.73ns)   --->   "%bucket_pointer2_load = load i4 %bucket_pointer2_addr" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 62 'load' 'bucket_pointer2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>

State 8 <SV = 7> <Delay = 1.60>
ST_8 : Operation 63 [1/1] (0.00ns)   --->   "%k_2 = phi i32 %empty, void %for.body19.lr.ph, i32 %k, void %VITIS_LOOP_135_1.split"   --->   Operation 63 'phi' 'k_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 64 [1/2] (0.73ns)   --->   "%bucket_pointer2_load = load i4 %bucket_pointer2_addr" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 64 'load' 'bucket_pointer2_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 16> <RAM>
ST_8 : Operation 65 [1/1] (0.00ns)   --->   "%bucket_pointer2_load_cast3 = zext i1 %bucket_pointer2_load" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 65 'zext' 'bucket_pointer2_load_cast3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 66 [1/1] (0.46ns)   --->   "%br_ln140 = br i1 %bucket_pointer2_load, void %for.inc45, void %for.body34.lr.ph" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 66 'br' 'br_ln140' <Predicate = true> <Delay = 0.46>
ST_8 : Operation 67 [1/1] (1.14ns)   --->   "%add_ln140 = add i32 %k_2, i32 1" [sort_seperate_bucket/radix_sort.c:140]   --->   Operation 67 'add' 'add_ln140' <Predicate = (bucket_pointer2_load)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [2/2] (0.46ns)   --->   "%call_ln134 = call void @radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, i32 %k_2, i32 %add_ln140, i9 %phi_mul, i32 %sorted_data" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 68 'call' 'call_ln134' <Predicate = (bucket_pointer2_load)> <Delay = 0.46> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 1.60>
ST_9 : Operation 69 [1/2] (0.00ns)   --->   "%call_ln134 = call void @radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2, i32 %k_2, i32 %add_ln140, i9 %phi_mul, i32 %sorted_data" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 69 'call' 'call_ln134' <Predicate = (bucket_pointer2_load)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 70 [1/1] (1.14ns)   --->   "%add_ln134 = add i32 %k_2, i32 %bucket_pointer2_load_cast3" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 70 'add' 'add_ln134' <Predicate = (bucket_pointer2_load)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 71 [1/1] (0.46ns)   --->   "%br_ln134 = br void %for.inc45" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 71 'br' 'br_ln134' <Predicate = (bucket_pointer2_load)> <Delay = 0.46>
ST_9 : Operation 72 [1/1] (0.00ns)   --->   "%k_3 = phi i32 %add_ln134, void %for.body34.lr.ph, i32 %k_2, void %VITIS_LOOP_140_2"   --->   Operation 72 'phi' 'k_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln134 = br void %VITIS_LOOP_135_1" [sort_seperate_bucket/radix_sort.c:134]   --->   Operation 73 'br' 'br_ln134' <Predicate = true> <Delay = 0.00>

State 10 <SV = 5> <Delay = 0.00>
ST_10 : Operation 74 [1/2] (0.00ns)   --->   "%call_ln0 = call void @radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer, i32 %bucket_pointer1, i1 %bucket_pointer2"   --->   Operation 74 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln129 = br void %output_bucket" [sort_seperate_bucket/radix_sort.c:129]   --->   Operation 75 'br' 'br_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ sorted_data]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                          (alloca           ) [ 01111111111]
bucket1                    (alloca           ) [ 00111111111]
bucket_pointer1            (alloca           ) [ 00111111111]
bucket_pointer2            (alloca           ) [ 00111111111]
store_ln129                (store            ) [ 00000000000]
spectopmodule_ln116        (spectopmodule    ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000]
specinterface_ln0          (specinterface    ) [ 00000000000]
specbitsmap_ln0            (specbitsmap      ) [ 00000000000]
call_ln0                   (call             ) [ 00000000000]
call_ln0                   (call             ) [ 00000000000]
call_ln0                   (call             ) [ 00000000000]
br_ln129                   (br               ) [ 00000000000]
i_1                        (load             ) [ 00000000000]
icmp_ln129                 (icmp             ) [ 00011111111]
speclooptripcount_ln0      (speclooptripcount) [ 00000000000]
i_2                        (add              ) [ 00001111110]
br_ln129                   (br               ) [ 00000000000]
trunc_ln129                (trunc            ) [ 00001000000]
ret_ln155                  (ret              ) [ 00000000000]
specloopname_ln129         (specloopname     ) [ 00000000000]
call_ln131                 (call             ) [ 00000000000]
br_ln134                   (br               ) [ 00011111111]
l                          (phi              ) [ 00000100000]
k                          (phi              ) [ 00000111100]
phi_mul                    (phi              ) [ 00000111110]
add_ln134_2                (add              ) [ 00011111111]
icmp_ln134                 (icmp             ) [ 00011111111]
speclooptripcount_ln0      (speclooptripcount) [ 00000000000]
add_ln134_1                (add              ) [ 00011111111]
br_ln134                   (br               ) [ 00000000000]
zext_ln134                 (zext             ) [ 00000011000]
bucket_pointer1_addr       (getelementptr    ) [ 00000010000]
store_ln129                (store            ) [ 00000000000]
specloopname_ln134         (specloopname     ) [ 00000000000]
bucket_pointer1_load       (load             ) [ 00000001000]
icmp_ln135                 (icmp             ) [ 00011111111]
br_ln135                   (br               ) [ 00011111111]
trunc_ln135                (trunc            ) [ 00000001000]
call_ln134                 (call             ) [ 00000000000]
empty                      (add              ) [ 00011111111]
br_ln0                     (br               ) [ 00011111111]
bucket_pointer2_addr       (getelementptr    ) [ 00000000100]
k_2                        (phi              ) [ 00000000110]
bucket_pointer2_load       (load             ) [ 00011111111]
bucket_pointer2_load_cast3 (zext             ) [ 00000000010]
br_ln140                   (br               ) [ 00011111111]
add_ln140                  (add              ) [ 00000000010]
call_ln134                 (call             ) [ 00000000000]
add_ln134                  (add              ) [ 00000000000]
br_ln134                   (br               ) [ 00000000000]
k_3                        (phi              ) [ 00011100011]
br_ln134                   (br               ) [ 00011111111]
call_ln0                   (call             ) [ 00000000000]
br_ln129                   (br               ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sorted_data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sorted_data"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_initialization"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_bucket_parallel.1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="i_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="bucket1_alloca_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket1/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="bucket_pointer1_alloca_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_pointer1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="bucket_pointer2_alloca_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="bucket_pointer2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="bucket_pointer1_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="5" slack="0"/>
<pin id="88" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer1_addr/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_access_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="93" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="94" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_pointer1_load/5 "/>
</bind>
</comp>

<comp id="96" class="1004" name="bucket_pointer2_addr_gep_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="98" dir="0" index="1" bw="1" slack="0"/>
<pin id="99" dir="0" index="2" bw="5" slack="2"/>
<pin id="100" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="bucket_pointer2_addr/7 "/>
</bind>
</comp>

<comp id="102" class="1004" name="grp_access_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="4" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="105" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="bucket_pointer2_load/7 "/>
</bind>
</comp>

<comp id="108" class="1005" name="l_reg_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="5" slack="1"/>
<pin id="110" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="l (phireg) "/>
</bind>
</comp>

<comp id="112" class="1004" name="l_phi_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="5" slack="0"/>
<pin id="114" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="115" dir="0" index="2" bw="1" slack="1"/>
<pin id="116" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="l/5 "/>
</bind>
</comp>

<comp id="119" class="1005" name="k_reg_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="1"/>
<pin id="121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="123" class="1004" name="k_phi_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="126" dir="0" index="2" bw="1" slack="1"/>
<pin id="127" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="131" class="1005" name="phi_mul_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="9" slack="1"/>
<pin id="133" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="135" class="1004" name="phi_mul_phi_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="9" slack="0"/>
<pin id="137" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="138" dir="0" index="2" bw="1" slack="1"/>
<pin id="139" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/5 "/>
</bind>
</comp>

<comp id="143" class="1005" name="k_2_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="1"/>
<pin id="145" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_2 (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="k_2_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="32" slack="3"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_2/8 "/>
</bind>
</comp>

<comp id="154" class="1005" name="k_3_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="1"/>
<pin id="156" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="k_3 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="k_3_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="32" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_3/9 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_1_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="32" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_2_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_initialization_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="32" slack="0"/>
<pin id="181" dir="0" index="2" bw="32" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_input_bucket_parallel_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="3" slack="0"/>
<pin id="189" dir="0" index="2" bw="32" slack="0"/>
<pin id="190" dir="0" index="3" bw="32" slack="2147483647"/>
<pin id="191" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="192" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln131/3 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="0" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="1" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="0" slack="0"/>
<pin id="203" dir="0" index="1" bw="32" slack="1"/>
<pin id="204" dir="0" index="2" bw="31" slack="0"/>
<pin id="205" dir="0" index="3" bw="9" slack="1"/>
<pin id="206" dir="0" index="4" bw="32" slack="2147483647"/>
<pin id="207" dir="0" index="5" bw="32" slack="0"/>
<pin id="208" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/6 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="0" slack="0"/>
<pin id="215" dir="0" index="1" bw="32" slack="0"/>
<pin id="216" dir="0" index="2" bw="32" slack="0"/>
<pin id="217" dir="0" index="3" bw="9" slack="3"/>
<pin id="218" dir="0" index="4" bw="32" slack="0"/>
<pin id="219" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln134/8 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln129_store_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="4" slack="0"/>
<pin id="227" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="i_1_load_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="2"/>
<pin id="231" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="icmp_ln129_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="4" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="0"/>
<pin id="235" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln129/3 "/>
</bind>
</comp>

<comp id="238" class="1004" name="i_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="4" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="trunc_ln129_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln129/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="add_ln134_2_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="9" slack="0"/>
<pin id="251" dir="0" index="1" bw="6" slack="0"/>
<pin id="252" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_2/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="icmp_ln134_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="5" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln134/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="add_ln134_1_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="0" index="1" bw="1" slack="0"/>
<pin id="264" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134_1/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln134_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="5" slack="0"/>
<pin id="269" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln134/5 "/>
</bind>
</comp>

<comp id="272" class="1004" name="store_ln129_store_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="4" slack="2"/>
<pin id="274" dir="0" index="1" bw="4" slack="4"/>
<pin id="275" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln129/5 "/>
</bind>
</comp>

<comp id="276" class="1004" name="icmp_ln135_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="32" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln135/6 "/>
</bind>
</comp>

<comp id="282" class="1004" name="trunc_ln135_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln135/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="empty_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="32" slack="1"/>
<pin id="289" dir="0" index="1" bw="32" slack="2"/>
<pin id="290" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty/7 "/>
</bind>
</comp>

<comp id="292" class="1004" name="bucket_pointer2_load_cast3_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="1" slack="0"/>
<pin id="294" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="bucket_pointer2_load_cast3/8 "/>
</bind>
</comp>

<comp id="296" class="1004" name="add_ln140_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="32" slack="0"/>
<pin id="298" dir="0" index="1" bw="1" slack="0"/>
<pin id="299" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln140/8 "/>
</bind>
</comp>

<comp id="303" class="1004" name="add_ln134_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="32" slack="1"/>
<pin id="305" dir="0" index="1" bw="1" slack="1"/>
<pin id="306" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln134/9 "/>
</bind>
</comp>

<comp id="309" class="1005" name="i_reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="4" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="319" class="1005" name="i_2_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="2"/>
<pin id="321" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="trunc_ln129_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="3" slack="1"/>
<pin id="326" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln129 "/>
</bind>
</comp>

<comp id="329" class="1005" name="add_ln134_2_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="9" slack="0"/>
<pin id="331" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="add_ln134_2 "/>
</bind>
</comp>

<comp id="337" class="1005" name="add_ln134_1_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln134_1 "/>
</bind>
</comp>

<comp id="342" class="1005" name="zext_ln134_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="64" slack="2"/>
<pin id="344" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln134 "/>
</bind>
</comp>

<comp id="347" class="1005" name="bucket_pointer1_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="4" slack="1"/>
<pin id="349" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer1_addr "/>
</bind>
</comp>

<comp id="352" class="1005" name="bucket_pointer1_load_reg_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="32" slack="1"/>
<pin id="354" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer1_load "/>
</bind>
</comp>

<comp id="357" class="1005" name="icmp_ln135_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="1" slack="1"/>
<pin id="359" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln135 "/>
</bind>
</comp>

<comp id="361" class="1005" name="trunc_ln135_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="31" slack="1"/>
<pin id="363" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln135 "/>
</bind>
</comp>

<comp id="366" class="1005" name="empty_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="32" slack="1"/>
<pin id="368" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="371" class="1005" name="bucket_pointer2_addr_reg_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="4" slack="1"/>
<pin id="373" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer2_addr "/>
</bind>
</comp>

<comp id="376" class="1005" name="bucket_pointer2_load_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="1" slack="1"/>
<pin id="378" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="bucket_pointer2_load "/>
</bind>
</comp>

<comp id="380" class="1005" name="bucket_pointer2_load_cast3_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="32" slack="1"/>
<pin id="382" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bucket_pointer2_load_cast3 "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln140_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="32" slack="1"/>
<pin id="387" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln140 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="6" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="89"><net_src comp="58" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="84" pin="3"/><net_sink comp="90" pin=0"/></net>

<net id="101"><net_src comp="58" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="107"><net_src comp="96" pin="3"/><net_sink comp="102" pin=0"/></net>

<net id="111"><net_src comp="46" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="118"><net_src comp="108" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="129"><net_src comp="119" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="130"><net_src comp="123" pin="4"/><net_sink comp="119" pin=0"/></net>

<net id="134"><net_src comp="48" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="141"><net_src comp="131" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="142"><net_src comp="135" pin="4"/><net_sink comp="131" pin=0"/></net>

<net id="152"><net_src comp="119" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="153"><net_src comp="146" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="157"><net_src comp="154" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="164"><net_src comp="143" pin="1"/><net_sink comp="158" pin=2"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="154" pin=0"/></net>

<net id="170"><net_src comp="8" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="171"><net_src comp="76" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="176"><net_src comp="10" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="80" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="12" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="0" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="193"><net_src comp="40" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="194"><net_src comp="2" pin="0"/><net_sink comp="186" pin=2"/></net>

<net id="200"><net_src comp="60" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="209"><net_src comp="64" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="210"><net_src comp="119" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="131" pin="1"/><net_sink comp="201" pin=3"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="201" pin=5"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="221"><net_src comp="146" pin="4"/><net_sink comp="213" pin=1"/></net>

<net id="222"><net_src comp="131" pin="1"/><net_sink comp="213" pin=3"/></net>

<net id="223"><net_src comp="2" pin="0"/><net_sink comp="213" pin=4"/></net>

<net id="228"><net_src comp="14" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="236"><net_src comp="229" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="237"><net_src comp="32" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="242"><net_src comp="229" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="38" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="247"><net_src comp="229" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="248"><net_src comp="244" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="253"><net_src comp="135" pin="4"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="50" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="112" pin="4"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="52" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="112" pin="4"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="56" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="270"><net_src comp="112" pin="4"/><net_sink comp="267" pin=0"/></net>

<net id="271"><net_src comp="267" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="280"><net_src comp="90" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="24" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="285"><net_src comp="90" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="291"><net_src comp="119" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="295"><net_src comp="102" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="146" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="4" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="302"><net_src comp="296" pin="2"/><net_sink comp="213" pin=2"/></net>

<net id="307"><net_src comp="143" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="303" pin="2"/><net_sink comp="158" pin=0"/></net>

<net id="312"><net_src comp="68" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="224" pin=1"/></net>

<net id="314"><net_src comp="309" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="315"><net_src comp="309" pin="1"/><net_sink comp="272" pin=1"/></net>

<net id="322"><net_src comp="238" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="327"><net_src comp="244" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="186" pin=1"/></net>

<net id="332"><net_src comp="249" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="135" pin=0"/></net>

<net id="340"><net_src comp="261" pin="2"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="112" pin=0"/></net>

<net id="345"><net_src comp="267" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="350"><net_src comp="84" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="355"><net_src comp="90" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="360"><net_src comp="276" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="282" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="369"><net_src comp="287" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="374"><net_src comp="96" pin="3"/><net_sink comp="371" pin=0"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="102" pin=0"/></net>

<net id="379"><net_src comp="102" pin="3"/><net_sink comp="376" pin=0"/></net>

<net id="383"><net_src comp="292" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="388"><net_src comp="296" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="213" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sorted_data | {1 2 6 7 8 9 }
 - Input state : 
	Port: radix_sort_seperate_bucket_parallel : data | {1 2 }
	Port: radix_sort_seperate_bucket_parallel : sorted_data | {3 4 }
  - Chain level:
	State 1
		call_ln0 : 1
		call_ln0 : 1
		store_ln129 : 1
	State 2
	State 3
		icmp_ln129 : 1
		i_2 : 1
		br_ln129 : 2
		trunc_ln129 : 1
		call_ln131 : 2
	State 4
	State 5
		add_ln134_2 : 1
		icmp_ln134 : 1
		add_ln134_1 : 1
		br_ln134 : 2
		zext_ln134 : 1
		bucket_pointer1_addr : 2
		bucket_pointer1_load : 3
	State 6
		icmp_ln135 : 1
		br_ln135 : 2
		trunc_ln135 : 1
		call_ln134 : 2
	State 7
		bucket_pointer2_load : 1
	State 8
		bucket_pointer2_load_cast3 : 1
		br_ln140 : 1
		add_ln140 : 1
		call_ln134 : 2
	State 9
		k_3 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|                                Functional Unit                               |   BRAM  |   DSP   |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |           grp_radix_sort_seperate_bucket_parallel_Pipeline_1_fu_166          |    0    |    0    |    0    |    5    |    21   |    0    |
|          |           grp_radix_sort_seperate_bucket_parallel_Pipeline_2_fu_172          |    0    |    0    |    0    |    5    |    21   |    0    |
|          |    grp_radix_sort_seperate_bucket_parallel_Pipeline_initialization_fu_178    |    0    |    0    |   0.46  |    76   |    32   |    0    |
|   call   |                      grp_input_bucket_parallel_1_fu_186                      |    0    |    1    |   2.3   |   104   |   205   |    0    |
|          | grp_radix_sort_seperate_bucket_parallel_Pipeline_clear_bucket_pointer_fu_195 |    0    |    0    |    0    |    5    |    21   |    0    |
|          |   grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1_fu_201   |    0    |    0    |   0.46  |    73   |   122   |    0    |
|          |   grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_fu_213   |    1    |    0    |   0.46  |    91   |    85   |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                                  i_2_fu_238                                  |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                              add_ln134_2_fu_249                              |    0    |    0    |    0    |    0    |    16   |    0    |
|    add   |                              add_ln134_1_fu_261                              |    0    |    0    |    0    |    0    |    12   |    0    |
|          |                                 empty_fu_287                                 |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                               add_ln140_fu_296                               |    0    |    0    |    0    |    0    |    39   |    0    |
|          |                               add_ln134_fu_303                               |    0    |    0    |    0    |    0    |    39   |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|          |                               icmp_ln129_fu_232                              |    0    |    0    |    0    |    0    |    9    |    0    |
|   icmp   |                               icmp_ln134_fu_255                              |    0    |    0    |    0    |    0    |    9    |    0    |
|          |                               icmp_ln135_fu_276                              |    0    |    0    |    0    |    0    |    20   |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   trunc  |                              trunc_ln129_fu_244                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                              trunc_ln135_fu_282                              |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |                               zext_ln134_fu_267                              |    0    |    0    |    0    |    0    |    0    |    0    |
|          |                       bucket_pointer2_load_cast3_fu_292                      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                                                              |    1    |    1    |   3.68  |   359   |   702   |    0    |
|----------|------------------------------------------------------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------+--------+--------+--------+--------+
|               |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------+--------+--------+--------+--------+
|    bucket1    |    1   |    0   |    0   |    0   |
|bucket_pointer1|    0   |   32   |    8   |    0   |
|bucket_pointer2|    0   |    1   |    1   |    0   |
+---------------+--------+--------+--------+--------+
|     Total     |    1   |   33   |    9   |    0   |
+---------------+--------+--------+--------+--------+

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|        add_ln134_1_reg_337       |    5   |
|        add_ln134_2_reg_329       |    9   |
|         add_ln140_reg_385        |   32   |
|   bucket_pointer1_addr_reg_347   |    4   |
|   bucket_pointer1_load_reg_352   |   32   |
|   bucket_pointer2_addr_reg_371   |    4   |
|bucket_pointer2_load_cast3_reg_380|   32   |
|   bucket_pointer2_load_reg_376   |    1   |
|           empty_reg_366          |   32   |
|            i_2_reg_319           |    4   |
|             i_reg_309            |    4   |
|        icmp_ln135_reg_357        |    1   |
|            k_2_reg_143           |   32   |
|            k_3_reg_154           |   32   |
|             k_reg_119            |   32   |
|             l_reg_108            |    5   |
|          phi_mul_reg_131         |    9   |
|        trunc_ln129_reg_324       |    3   |
|        trunc_ln135_reg_361       |   31   |
|        zext_ln134_reg_342        |   64   |
+----------------------------------+--------+
|               Total              |   368  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Comp                                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                             grp_access_fu_90                             |  p0  |   2  |   4  |    8   ||    9    |
|                             grp_access_fu_102                            |  p0  |   2  |   4  |    8   ||    9    |
|                                 k_reg_119                                |  p0  |   2  |  32  |   64   ||    9    |
|                              phi_mul_reg_131                             |  p0  |   2  |   9  |   18   ||    9    |
|                    grp_input_bucket_parallel_1_fu_186                    |  p1  |   2  |   3  |    6   ||    9    |
| grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_135_1_fu_201 |  p2  |   2  |  31  |   62   ||    9    |
| grp_radix_sort_seperate_bucket_parallel_Pipeline_VITIS_LOOP_140_2_fu_213 |  p2  |   2  |  32  |   64   ||    9    |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                   Total                                  |      |      |      |   230  ||   3.22  ||    63   |
|--------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    1   |    1   |    3   |   359  |   702  |    0   |
|   Memory  |    1   |    -   |    -   |   33   |    9   |    0   |
|Multiplexer|    -   |    -   |    3   |    -   |   63   |    -   |
|  Register |    -   |    -   |    -   |   368  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |    2   |    1   |    6   |   760  |   774  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
