Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Mon Feb 14 17:20:59 2022
| Host         : dsoukup-ThinkPad running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -pb system_wrapper_timing_summary_routed.pb -rpx system_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : system_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.450       -4.862                      2                25816       -1.038       -2.033                      2                25699        0.000        0.000                       0                 11276  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk_fpga_0                        {0.000 5.000}        10.000          100.000         
  clk_out1_system_clk_wiz_0_0     {0.000 10.000}       20.000          50.000          
  clk_out2_system_clk_wiz_0_0     {0.000 3.333}        6.667           150.000         
  clk_out3_system_clk_wiz_0_0     {0.000 2.500}        5.000           200.000         
  clkfbout_system_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_system_video_dynclk_0  {0.000 25.000}       50.000          20.000          
dphy_hs_clock_p                   {0.000 2.380}        4.761           210.040         
  MIPI_D_PHY_RX_0_RxByteClkHS     {0.000 9.522}        19.044          52.510          
pixel_dynclk                      {0.000 3.367}        6.734           148.500         
video_dynclk                      {0.000 0.834}        1.667           599.880         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                                                                                                          3.000        0.000                       0                     3  
  clk_out1_system_clk_wiz_0_0           9.972        0.000                      0                 6456        0.057        0.000                      0                 6456        7.500        0.000                       0                  2896  
  clk_out2_system_clk_wiz_0_0           0.373        0.000                      0                12690        0.055        0.000                      0                12690        2.083        0.000                       0                  5173  
  clk_out3_system_clk_wiz_0_0           0.717        0.000                      0                  187        0.122        0.000                      0                  187        0.264        0.000                       0                   140  
  clkfbout_system_clk_wiz_0_0                                                                                                                                                       8.751        0.000                       0                     2  
  clkfbout_system_video_dynclk_0                                                                                                                                                   48.751        0.000                       0                     2  
dphy_hs_clock_p                        -2.450       -4.862                      2                    2       -1.038       -2.033                      2                    2        3.094        0.000                       0                    14  
  MIPI_D_PHY_RX_0_RxByteClkHS          11.322        0.000                      0                 1138        0.071        0.000                      0                 1138        8.272        0.000                       0                   379  
pixel_dynclk                            0.580        0.000                      0                 4805        0.105        0.000                      0                 4805        2.387        0.000                       0                  2656  
video_dynclk                                                                                                                                                                        0.000        0.000                       0                    11  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
pixel_dynclk                 clk_out1_system_clk_wiz_0_0        4.758        0.000                      0                   34                                                                        
clk_out1_system_clk_wiz_0_0  clk_out2_system_clk_wiz_0_0        1.175        0.000                      0                  403        0.180        0.000                      0                  403  
MIPI_D_PHY_RX_0_RxByteClkHS  clk_out2_system_clk_wiz_0_0       17.655        0.000                      0                    5                                                                        
pixel_dynclk                 clk_out2_system_clk_wiz_0_0        5.213        0.000                      0                   10                                                                        
clk_out2_system_clk_wiz_0_0  MIPI_D_PHY_RX_0_RxByteClkHS        5.527        0.000                      0                    5                                                                        
clk_out1_system_clk_wiz_0_0  pixel_dynclk                      18.563        0.000                      0                   42                                                                        
clk_out2_system_clk_wiz_0_0  pixel_dynclk                       5.075        0.000                      0                   21                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   ----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**            MIPI_D_PHY_RX_0_RxByteClkHS  MIPI_D_PHY_RX_0_RxByteClkHS       17.030        0.000                      0                   32        0.365        0.000                      0                   32  
**async_default**            clk_out2_system_clk_wiz_0_0  clk_out2_system_clk_wiz_0_0        2.865        0.000                      0                  119        0.330        0.000                      0                  119  
**async_default**            clk_out3_system_clk_wiz_0_0  clk_out3_system_clk_wiz_0_0        3.009        0.000                      0                    4        0.497        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16   system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        9.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.057ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.972ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.593ns  (logic 1.370ns (14.281%)  route 8.223ns (85.719%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.710    11.998    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X31Y121        LUT6 (Prop_lut6_I4_O)        0.124    12.122 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_9/O
                         net (fo=1, routed)           0.000    12.122    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_9_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I1_O)      0.217    12.339 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_4/O
                         net (fo=1, routed)           1.116    13.455    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[8]_i_4_n_0
    SLICE_X34Y117        LUT6 (Prop_lut6_I0_O)        0.299    13.754 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[8]_i_3/O
                         net (fo=1, routed)           0.901    14.656    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[8]
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.124    14.780 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_2/O
                         net (fo=1, routed)           0.971    15.751    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_2_n_0
    SLICE_X44Y96         LUT5 (Prop_lut5_I0_O)        0.150    15.901 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[8]_i_1/O
                         net (fo=1, routed)           0.524    16.425    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[23]
    SLICE_X45Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.481    26.171    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]/C
                         clock pessimism              0.602    26.773    
                         clock uncertainty           -0.107    26.666    
    SLICE_X45Y95         FDRE (Setup_fdre_C_D)       -0.269    26.397    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[8]
  -------------------------------------------------------------------
                         required time                         26.397    
                         arrival time                         -16.425    
  -------------------------------------------------------------------
                         slack                                  9.972    

Slack (MET) :             10.118ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.746ns  (logic 1.339ns (13.738%)  route 8.407ns (86.262%))
  Logic Levels:           5  (LUT5=2 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.605    11.893    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X30Y119        LUT6 (Prop_lut6_I4_O)        0.124    12.017 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_9/O
                         net (fo=1, routed)           0.000    12.017    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_9_n_0
    SLICE_X30Y119        MUXF7 (Prop_muxf7_I1_O)      0.214    12.231 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_4/O
                         net (fo=1, routed)           1.279    13.510    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[13]_i_4_n_0
    SLICE_X37Y118        LUT6 (Prop_lut6_I0_O)        0.297    13.807 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[13]_i_3/O
                         net (fo=1, routed)           1.513    15.320    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[13]
    SLICE_X41Y102        LUT5 (Prop_lut5_I4_O)        0.124    15.444 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_2/O
                         net (fo=1, routed)           1.011    16.454    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_2_n_0
    SLICE_X45Y96         LUT5 (Prop_lut5_I0_O)        0.124    16.578 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[13]_i_1/O
                         net (fo=1, routed)           0.000    16.578    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[18]
    SLICE_X45Y96         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.481    26.171    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y96         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]/C
                         clock pessimism              0.602    26.773    
                         clock uncertainty           -0.107    26.666    
    SLICE_X45Y96         FDRE (Setup_fdre_C_D)        0.031    26.697    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[13]
  -------------------------------------------------------------------
                         required time                         26.697    
                         arrival time                         -16.578    
  -------------------------------------------------------------------
                         slack                                 10.118    

Slack (MET) :             10.399ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.297ns  (logic 1.312ns (14.112%)  route 7.985ns (85.888%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.339ns = ( 26.339 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.651    11.844    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3_n_0
    SLICE_X41Y101        LUT3 (Prop_lut3_I0_O)        0.124    11.968 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[14][31]_i_2/O
                         net (fo=2, routed)           0.555    12.523    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[4][0]
    SLICE_X43Y101        LUT6 (Prop_lut6_I0_O)        0.124    12.647 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[14][31]_i_1/O
                         net (fo=32, routed)          3.482    16.129    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][31]_0[0]
    SLICE_X44Y116        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.648    26.339    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X44Y116        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]/C
                         clock pessimism              0.501    26.840    
                         clock uncertainty           -0.107    26.733    
    SLICE_X44Y116        FDRE (Setup_fdre_C_CE)      -0.205    26.528    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[14][7]
  -------------------------------------------------------------------
                         required time                         26.528    
                         arrival time                         -16.129    
  -------------------------------------------------------------------
                         slack                                 10.399    

Slack (MET) :             10.452ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.411ns  (logic 1.344ns (14.281%)  route 8.067ns (85.719%))
  Logic Levels:           5  (LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.171ns = ( 26.171 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X40Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/Q
                         net (fo=301, routed)         4.956    12.244    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[0]_2[0]
    SLICE_X33Y109        LUT6 (Prop_lut6_I4_O)        0.124    12.368 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_15/O
                         net (fo=1, routed)           0.000    12.368    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_15_n_0
    SLICE_X33Y109        MUXF7 (Prop_muxf7_I1_O)      0.217    12.585 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_7/O
                         net (fo=1, routed)           0.886    13.472    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i_reg[11]_i_7_n_0
    SLICE_X30Y109        LUT6 (Prop_lut6_I5_O)        0.299    13.771 r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_rdata_i[11]_i_3/O
                         net (fo=1, routed)           1.233    15.004    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i_reg[11]
    SLICE_X40Y101        LUT5 (Prop_lut5_I4_O)        0.124    15.128 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_2/O
                         net (fo=1, routed)           0.991    16.119    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_2_n_0
    SLICE_X45Y96         LUT6 (Prop_lut6_I3_O)        0.124    16.243 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_rdata_i[11]_i_1/O
                         net (fo=1, routed)           0.000    16.243    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/IP2Bus_Data[20]
    SLICE_X45Y96         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.481    26.171    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X45Y96         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
                         clock pessimism              0.602    26.773    
                         clock uncertainty           -0.107    26.666    
    SLICE_X45Y96         FDRE (Setup_fdre_C_D)        0.029    26.695    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]
  -------------------------------------------------------------------
                         required time                         26.695    
                         arrival time                         -16.243    
  -------------------------------------------------------------------
                         slack                                 10.452    

Slack (MET) :             10.471ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.258ns  (logic 1.508ns (16.289%)  route 7.750ns (83.711%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.336ns = ( 26.336 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.718    11.912    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.118    12.030 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.815    12.845    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X38Y100        LUT6 (Prop_lut6_I1_O)        0.326    13.171 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[29][31]_i_1/O
                         net (fo=32, routed)          2.919    16.090    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]_0[0]
    SLICE_X32Y120        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.645    26.336    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y120        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]/C
                         clock pessimism              0.501    26.837    
                         clock uncertainty           -0.107    26.730    
    SLICE_X32Y120        FDRE (Setup_fdre_C_CE)      -0.169    26.561    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][8]
  -------------------------------------------------------------------
                         required time                         26.561    
                         arrival time                         -16.090    
  -------------------------------------------------------------------
                         slack                                 10.471    

Slack (MET) :             10.479ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.508ns (16.372%)  route 7.703ns (83.628%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 26.333 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.718    11.912    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.118    12.030 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.756    12.786    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.112 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[30][31]_i_1/O
                         net (fo=32, routed)          2.931    16.043    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]_0[0]
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.642    26.333    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][10]/C
                         clock pessimism              0.501    26.834    
                         clock uncertainty           -0.107    26.727    
    SLICE_X40Y122        FDRE (Setup_fdre_C_CE)      -0.205    26.522    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][10]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 10.479    

Slack (MET) :             10.479ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.508ns (16.372%)  route 7.703ns (83.628%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 26.333 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.718    11.912    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.118    12.030 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.756    12.786    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.112 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[30][31]_i_1/O
                         net (fo=32, routed)          2.931    16.043    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]_0[0]
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.642    26.333    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][2]/C
                         clock pessimism              0.501    26.834    
                         clock uncertainty           -0.107    26.727    
    SLICE_X40Y122        FDRE (Setup_fdre_C_CE)      -0.205    26.522    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][2]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 10.479    

Slack (MET) :             10.479ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.508ns (16.372%)  route 7.703ns (83.628%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 26.333 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.718    11.912    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.118    12.030 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.756    12.786    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.112 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[30][31]_i_1/O
                         net (fo=32, routed)          2.931    16.043    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]_0[0]
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.642    26.333    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][4]/C
                         clock pessimism              0.501    26.834    
                         clock uncertainty           -0.107    26.727    
    SLICE_X40Y122        FDRE (Setup_fdre_C_CE)      -0.205    26.522    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][4]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 10.479    

Slack (MET) :             10.479ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        9.211ns  (logic 1.508ns (16.372%)  route 7.703ns (83.628%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.333ns = ( 26.333 - 20.000 ) 
    Source Clock Delay      (SCD):    6.832ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.654     6.832    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y95         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y95         FDRE (Prop_fdre_C_Q)         0.456     7.288 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[5]/Q
                         net (fo=73, routed)          1.619     8.907    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]_0[3]
    SLICE_X39Y99         LUT5 (Prop_lut5_I3_O)        0.152     9.059 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5/O
                         net (fo=3, routed)           0.847     9.906    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[0][31]_i_5_n_0
    SLICE_X37Y100        LUT6 (Prop_lut6_I0_O)        0.332    10.238 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[2][31]_i_4/O
                         net (fo=15, routed)          0.831    11.069    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]_0
    SLICE_X39Y100        LUT6 (Prop_lut6_I1_O)        0.124    11.193 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/ram_clk_config[5][31]_i_3/O
                         net (fo=4, routed)           0.718    11.912    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config_reg[16][31]
    SLICE_X39Y102        LUT2 (Prop_lut2_I0_O)        0.118    12.030 f  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2/O
                         net (fo=11, routed)          0.756    12.786    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[1][31]_i_2_n_0
    SLICE_X41Y104        LUT6 (Prop_lut6_I0_O)        0.326    13.112 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ram_clk_config[30][31]_i_1/O
                         net (fo=32, routed)          2.931    16.043    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][31]_0[0]
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.642    26.333    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X40Y122        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][7]/C
                         clock pessimism              0.501    26.834    
                         clock uncertainty           -0.107    26.727    
    SLICE_X40Y122        FDRE (Setup_fdre_C_CE)      -0.205    26.522    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[30][7]
  -------------------------------------------------------------------
                         required time                         26.522    
                         arrival time                         -16.043    
  -------------------------------------------------------------------
                         slack                                 10.479    

Slack (MET) :             10.487ns  (required time - arrival time)
  Source:                 system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_system_clk_wiz_0_0 rise@20.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.888ns  (logic 0.642ns (7.223%)  route 8.246ns (92.777%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.335ns = ( 26.335 - 20.000 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.501ns
  Clock Uncertainty:      0.107ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.652     6.830    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X46Y89         FDRE                                         r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y89         FDRE (Prop_fdre_C_Q)         0.518     7.348 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg/Q
                         net (fo=75, routed)          1.623     8.971    system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]
    SLICE_X44Y93         LUT2 (Prop_lut2_I0_O)        0.124     9.095 r  system_i/video_dynclk/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/current_state[3]_i_1/O
                         net (fo=1090, routed)        6.622    15.718    system_i/video_dynclk/inst/CLK_CORE_DRP_I/SR[0]
    SLICE_X32Y121        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    PS7_X0Y0             PS7                          0.000    20.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    21.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    21.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612    22.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    22.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.725    24.600    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    24.691 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.644    26.335    system_i/video_dynclk/inst/CLK_CORE_DRP_I/s_axi_aclk
    SLICE_X32Y121        FDRE                                         r  system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][8]/C
                         clock pessimism              0.501    26.836    
                         clock uncertainty           -0.107    26.729    
    SLICE_X32Y121        FDRE (Setup_fdre_C_R)       -0.524    26.205    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[31][8]
  -------------------------------------------------------------------
                         required time                         26.205    
                         arrival time                         -15.718    
  -------------------------------------------------------------------
                         slack                                 10.487    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.249ns (57.753%)  route 0.182ns (42.247%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.553     2.090    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X50Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     2.238 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[31]/Q
                         net (fo=1, routed)           0.182     2.420    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg_n_0_[31]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.101     2.521 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     2.521    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/reg_data_out[31]
    SLICE_X49Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.825     2.713    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X49Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[31]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.107     2.464    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.521    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.141ns (44.688%)  route 0.175ns (55.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.184ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.735ns
    Source Clock Delay      (SCD):    2.196ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.658     2.195    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X27Y100        FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y100        FDRE (Prop_fdre_C_Q)         0.141     2.336 r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[56]/Q
                         net (fo=1, routed)           0.175     2.511    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_0[26]
    SLICE_X29Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.847     2.735    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y99         FDRE                                         r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]/C
                         clock pessimism             -0.356     2.379    
    SLICE_X29Y99         FDRE (Hold_fdre_C_D)         0.070     2.449    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.511    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.246ns (56.985%)  route 0.186ns (43.015%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.553     2.090    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X50Y90         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     2.238 r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[20]/Q
                         net (fo=1, routed)           0.186     2.424    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg_n_0_[20]
    SLICE_X49Y91         LUT3 (Prop_lut3_I0_O)        0.098     2.522 r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata[20]_i_1/O
                         net (fo=1, routed)           0.000     2.522    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/reg_data_out[20]
    SLICE_X49Y91         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.825     2.713    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X49Y91         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[20]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.092     2.449    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.522    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.141ns (29.967%)  route 0.330ns (70.033%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.796ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.558     2.095    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/aclk
    SLICE_X47Y94         FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y94         FDRE (Prop_fdre_C_Q)         0.141     2.236 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[3]/Q
                         net (fo=1, routed)           0.330     2.566    system_i/vtg/U0/U_VIDEO_CTRL/ipif_proc_Addr_int[3]
    SLICE_X50Y106        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.908     2.796    system_i/vtg/U0/U_VIDEO_CTRL/aclk
    SLICE_X50Y106        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                         clock pessimism             -0.356     2.440    
    SLICE_X50Y106        FDRE (Hold_fdre_C_D)         0.052     2.492    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.141ns (46.711%)  route 0.161ns (53.289%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.094ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.557     2.094    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y91         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y91         FDRE (Prop_fdre_C_Q)         0.141     2.235 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.161     2.396    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.825     2.713    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y91         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.585     2.128    
    SLICE_X36Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     2.311    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -2.311    
                         arrival time                           2.396    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.461ns  (logic 0.247ns (53.558%)  route 0.214ns (46.442%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.553     2.090    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X50Y90         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90         FDRE (Prop_fdre_C_Q)         0.148     2.238 r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[23]/Q
                         net (fo=1, routed)           0.214     2.452    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg_n_0_[23]
    SLICE_X48Y90         LUT3 (Prop_lut3_I0_O)        0.099     2.551 r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000     2.551    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/reg_data_out[23]
    SLICE_X48Y90         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.825     2.713    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X48Y90         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[23]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X48Y90         FDRE (Hold_fdre_C_D)         0.107     2.464    system_i/MIPI_CSI_2_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.551    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.186ns (41.401%)  route 0.263ns (58.599%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.121ns
    Clock Pessimism Removal (CPR):    0.351ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.584     2.121    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/s_axi_lite_aclk
    SLICE_X60Y49         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y49         FDRE (Prop_fdre_C_Q)         0.141     2.262 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out/Q
                         net (fo=2, routed)           0.263     2.525    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/p_6_out
    SLICE_X60Y50         LUT4 (Prop_lut4_I1_O)        0.045     2.570 r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_i_1__0/O
                         net (fo=1, routed)           0.000     2.570    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I_n_1
    SLICE_X60Y50         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.851     2.739    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_axi_lite_aclk
    SLICE_X60Y50         FDRE                                         r  system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg/C
                         clock pessimism             -0.351     2.388    
    SLICE_X60Y50         FDRE (Hold_fdre_C_D)         0.092     2.480    system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_assert_sftrst_reg
  -------------------------------------------------------------------
                         required time                         -2.480    
                         arrival time                           2.570    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.281%)  route 0.127ns (49.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.558     2.095    system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X40Y94         FDRE                                         r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y94         FDRE (Prop_fdre_C_Q)         0.128     2.223 r  system_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[29]/Q
                         net (fo=1, routed)           0.127     2.350    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[26]
    SLICE_X36Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.826     2.714    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y94         SRLC32E                                      r  system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32/CLK
                         clock pessimism             -0.585     2.129    
    SLICE_X36Y94         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.130     2.259    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.246ns (54.802%)  route 0.203ns (45.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.713ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.553     2.090    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X50Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.148     2.238 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[30]/Q
                         net (fo=1, routed)           0.203     2.441    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg_n_0_[30]
    SLICE_X49Y92         LUT3 (Prop_lut3_I0_O)        0.098     2.539 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata[30]_i_1/O
                         net (fo=1, routed)           0.000     2.539    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/reg_data_out[30]
    SLICE_X49Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.825     2.713    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X49Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[30]/C
                         clock pessimism             -0.356     2.357    
    SLICE_X49Y92         FDRE (Hold_fdre_C_D)         0.091     2.448    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.448    
                         arrival time                           2.539    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.209ns (46.106%)  route 0.244ns (53.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.553     2.090    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X50Y92         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y92         FDRE (Prop_fdre_C_Q)         0.164     2.254 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg[24]/Q
                         net (fo=1, routed)           0.244     2.498    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/control_reg_reg_n_0_[24]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     2.543 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata[24]_i_1/O
                         net (fo=1, routed)           0.000     2.543    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/reg_data_out[24]
    SLICE_X48Y93         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.826     2.714    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/s_axi_lite_aclk
    SLICE_X48Y93         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[24]/C
                         clock pessimism             -0.356     2.358    
    SLICE_X48Y93         FDRE (Hold_fdre_C_D)         0.091     2.449    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.AXI_Lite_Control/axi_rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.543    
  -------------------------------------------------------------------
                         slack                                  0.094    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         20.000      15.001     MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1    system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y99     system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][27]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X47Y99     system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][28]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y100    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][29]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y120    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y100    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][30]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X29Y119    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][31]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X40Y118    system_i/video_dynclk/inst/CLK_CORE_DRP_I/ram_clk_config_reg[29][3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y100    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y100    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y100    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y100    system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.500      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         10.000      7.501      MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/DCLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y86     system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.prepare_wrce_pulse_lite_d6_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X42Y86     system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.sig_arvalid_arrived_d4_reg_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X38Y92     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         10.000      9.020      SLICE_X30Y98     system_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.373ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.083ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.213ns  (logic 2.480ns (39.919%)  route 3.733ns (60.081%))
  Logic Levels:           8  (CARRY4=3 LUT4=3 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.169ns = ( 12.836 - 6.667 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.635ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.652     6.830    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X41Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     7.286 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.869     8.155    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.279 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.279    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.811 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.030     9.955    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.079 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.079    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.659 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/O[2]
                         net (fo=1, routed)           0.574    11.233    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[2]
    SLICE_X38Y61         LUT4 (Prop_lut4_I3_O)        0.302    11.535 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[2]_i_1/O
                         net (fo=3, routed)           0.810    12.344    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[2]
    SLICE_X40Y61         LUT6 (Prop_lut6_I4_O)        0.124    12.468 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_i_3/O
                         net (fo=1, routed)           0.450    12.919    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_reg_1
    SLICE_X41Y61         LUT6 (Prop_lut6_I4_O)        0.124    13.043 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_eq_0_i_1/O
                         net (fo=1, routed)           0.000    13.043    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF_n_56
    SLICE_X41Y61         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.479    12.836    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X41Y61         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg/C
                         clock pessimism              0.635    13.471    
                         clock uncertainty           -0.085    13.386    
    SLICE_X41Y61         FDRE (Setup_fdre_C_D)        0.029    13.415    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_eq_0_reg
  -------------------------------------------------------------------
                         required time                         13.415    
                         arrival time                         -13.043    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.473ns  (required time - arrival time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.944ns  (logic 2.765ns (46.516%)  route 3.179ns (53.484%))
  Logic Levels:           9  (CARRY4=6 LUT4=3)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.168ns = ( 12.835 - 6.667 ) 
    Source Clock Delay      (SCD):    6.830ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.652     6.830    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X41Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y59         FDRE (Prop_fdre_C_Q)         0.456     7.286 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_max_first_increment_reg[1]/Q
                         net (fo=4, routed)           0.869     8.155    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_0
    SLICE_X40Y59         LUT4 (Prop_lut4_I0_O)        0.124     8.279 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_btt_lteq_max_first_incr0_carry_i_6/O
                         net (fo=1, routed)           0.000     8.279    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION_n_8
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.811 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry/CO[3]
                         net (fo=1, routed)           0.000     8.811    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.925 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr0_carry__0/CO[3]
                         net (fo=23, routed)          1.030     9.955    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_lteq_max_first_incr
    SLICE_X39Y59         LUT4 (Prop_lut4_I2_O)        0.124    10.079 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3/O
                         net (fo=1, routed)           0.000    10.079    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_i_3_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.629 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.629    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.743 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.743    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__0_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.857 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.857    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__1_n_0
    SLICE_X39Y62         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.191 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0_carry__2/O[1]
                         net (fo=1, routed)           0.307    11.498    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_prv0[13]
    SLICE_X40Y62         LUT4 (Prop_lut4_I3_O)        0.303    11.801 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr[13]_i_1/O
                         net (fo=3, routed)           0.973    12.774    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sel0[13]
    SLICE_X39Y62         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.478    12.835    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/m_axi_s2mm_aclk
    SLICE_X39Y62         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]/C
                         clock pessimism              0.602    13.437    
                         clock uncertainty           -0.085    13.352    
    SLICE_X39Y62         FDRE (Setup_fdre_C_D)       -0.105    13.247    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr_dup_reg[13]
  -------------------------------------------------------------------
                         required time                         13.247    
                         arrival time                         -12.774    
  -------------------------------------------------------------------
                         slack                                  0.473    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_last_strb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[4]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[5]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[6]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.693ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.917ns  (logic 1.697ns (34.512%)  route 3.220ns (65.488%))
  Logic Levels:           4  (LUT2=1 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.268ns = ( 12.935 - 6.667 ) 
    Source Clock Delay      (SCD):    7.001ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.823     7.001    system_i/processing_system7_0/inst/S_AXI_HP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/SAXIHP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_SAXIHP0ACLK_SAXIHP0RVALID)
                                                      1.175     8.176 f  system_i/processing_system7_0/inst/PS7_i/SAXIHP0RVALID
                         net (fo=4, routed)           1.095     9.271    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rvalid
    SLICE_X19Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.395 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/s_axi_rvalid_INST_0/O
                         net (fo=4, routed)           0.418     9.813    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rvalid
    SLICE_X17Y47         LUT4 (Prop_lut4_I2_O)        0.124     9.937 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_3/O
                         net (fo=6, routed)           0.503    10.440    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg
    SLICE_X17Y47         LUT5 (Prop_lut5_I0_O)        0.124    10.564 f  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_2/O
                         net (fo=40, routed)          0.541    11.105    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg
    SLICE_X17Y47         LUT4 (Prop_lut4_I0_O)        0.150    11.255 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_cmd_cmplt_reg_i_1/O
                         net (fo=22, routed)          0.664    11.918    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO_n_2
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.577    12.935    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/m_axi_mm2s_aclk
    SLICE_X18Y46         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[7]/C
                         clock pessimism              0.487    13.422    
                         clock uncertainty           -0.085    13.338    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.726    12.612    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_next_strt_strb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         12.612    
                         arrival time                         -11.918    
  -------------------------------------------------------------------
                         slack                                  0.693    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.128ns (36.033%)  route 0.227ns (63.967%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.559     2.096    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y58         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.128     2.224 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][8]/Q
                         net (fo=1, routed)           0.227     2.451    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[40]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.867     2.755    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.602     2.154    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.243     2.397    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.451    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.128ns (35.957%)  route 0.228ns (64.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.559     2.096    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y57         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y57         FDRE (Prop_fdre_C_Q)         0.128     2.224 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][2]/Q
                         net (fo=1, routed)           0.228     2.452    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[34]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.867     2.755    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.602     2.154    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.243     2.397    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.452    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.128ns (35.765%)  route 0.230ns (64.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.558     2.095    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y61         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y61         FDRE (Prop_fdre_C_Q)         0.128     2.223 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][7]/Q
                         net (fo=1, routed)           0.230     2.453    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[39]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.867     2.755    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.602     2.154    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.243     2.397    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.453    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.332%)  route 0.270ns (65.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.559     2.096    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X33Y58         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y58         FDRE (Prop_fdre_C_Q)         0.141     2.237 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][12]/Q
                         net (fo=1, routed)           0.270     2.507    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[44]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.867     2.755    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.602     2.154    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296     2.450    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.450    
                         arrival time                           2.507    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.853%)  route 0.231ns (62.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.095ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.558     2.095    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X47Y56         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y56         FDRE (Prop_fdre_C_Q)         0.141     2.236 r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/reg_module_vsize_reg[12]/Q
                         net (fo=2, routed)           0.231     2.468    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]_0[12]
    SLICE_X51Y56         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.822     2.710    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/m_axi_mm2s_aclk
    SLICE_X51Y56         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]/C
                         clock pessimism             -0.356     2.354    
    SLICE_X51Y56         FDRE (Hold_fdre_C_D)         0.047     2.401    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/vsize_vid_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.401    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.148ns (40.300%)  route 0.219ns (59.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.755ns
    Source Clock Delay      (SCD):    2.096ns
    Clock Pessimism Removal (CPR):    0.602ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.559     2.096    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/m_axi_s2mm_aclk
    SLICE_X32Y59         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y59         FDRE (Prop_fdre_C_Q)         0.148     2.244 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/INCLUDE_PACKING.DO_REG_SLICES[1].lsig_data_slice_reg_reg[1][14]/Q
                         net (fo=1, routed)           0.219     2.463    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/dina[46]
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/DIBDI[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.867     2.755    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X2Y12         RAMB36E1                                     r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKBWRCLK
                         clock pessimism             -0.602     2.154    
    RAMB36_X2Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[14])
                                                      0.243     2.397    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0
  -------------------------------------------------------------------
                         required time                         -2.397    
                         arrival time                           2.463    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.092ns
    Clock Pessimism Removal (CPR):    0.605ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.555     2.092    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X43Y62         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y62         FDRE (Prop_fdre_C_Q)         0.141     2.233 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_btt_reg_reg[12]/Q
                         net (fo=1, routed)           0.056     2.289    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[12]
    SLICE_X42Y62         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.822     2.710    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X42Y62         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4/CLK
                         clock pessimism             -0.605     2.105    
    SLICE_X42Y62         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.222    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][8]_srl4
  -------------------------------------------------------------------
                         required time                         -2.222    
                         arrival time                           2.289    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.724ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.570     2.107    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X31Y69         FDRE                                         r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y69         FDRE (Prop_fdre_C_Q)         0.141     2.248 r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.056     2.304    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/in[11]
    SLICE_X30Y69         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.836     2.724    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/m_axi_s2mm_aclk
    SLICE_X30Y69         SRL16E                                       r  system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4/CLK
                         clock pessimism             -0.604     2.120    
    SLICE_X30Y69         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     2.237    system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[3][43]_srl4
  -------------------------------------------------------------------
                         required time                         -2.237    
                         arrival time                           2.304    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.351%)  route 0.170ns (54.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.777ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.604ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.578     2.115    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X55Y93         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDRE (Prop_fdre_C_Q)         0.141     2.256 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[10]/Q
                         net (fo=6, routed)           0.170     2.426    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[10]
    RAMB36_X3Y18         RAMB36E1                                     r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.889     2.777    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y18         RAMB36E1                                     r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
                         clock pessimism             -0.604     2.174    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     2.357    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1
  -------------------------------------------------------------------
                         required time                         -2.357    
                         arrival time                           2.426    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.233%)  route 0.259ns (64.767%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.705ns
    Source Clock Delay      (SCD):    2.090ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.553     2.090    system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/m_axi_mm2s_aclk
    SLICE_X48Y65         FDRE                                         r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y65         FDRE (Prop_fdre_C_Q)         0.141     2.231 r  system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_ASYNC_LITE_ACCESS.mm2s_axi2ip_wrdata_cdc_tig_reg[18]/Q
                         net (fo=6, routed)           0.259     2.490    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/D[18]
    SLICE_X52Y64         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.817     2.705    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/m_axi_mm2s_aclk
    SLICE_X52Y64         FDRE                                         r  system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]/C
                         clock pessimism             -0.356     2.349    
    SLICE_X52Y64         FDRE (Hold_fdre_C_D)         0.070     2.419    system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/GEN_REG_DIRECT_MODE.REGDIRECT_I/GEN_NUM_FSTORES_3.reg_module_start_address1_i_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.490    
  -------------------------------------------------------------------
                         slack                                  0.071    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_system_clk_wiz_0_0
Waveform(ns):       { 0.000 3.333 }
Period(ns):         6.667
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X3Y38     system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X3Y20     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y15     system_i/AXI_BayerToRGB_1/U0/LineBufferInst/pLineBuffer_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X2Y9      system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB18_X2Y16     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y17     system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y18     system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         6.667       3.723      RAMB36_X3Y11     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X3Y38     system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/LineBufferFIFO/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_2/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         6.667       4.091      RAMB18_X3Y20     system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_SYNC_FIFO_FLUSH_SOF.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_1/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       6.667       206.693    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y40     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y40     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y40     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y40     system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         3.333       2.083      SLICE_X26Y78     system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X36Y61     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         3.333       2.083      SLICE_X36Y61     system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_8/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  clk_out3_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.717ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.138ns (28.664%)  route 2.832ns (71.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.119    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X100Y117       FDRE (Setup_fdre_C_CE)      -0.169    11.837    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.138ns (28.664%)  route 2.832ns (71.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.119    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X100Y117       FDRE (Setup_fdre_C_CE)      -0.169    11.837    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.138ns (28.664%)  route 2.832ns (71.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.119    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X100Y117       FDRE (Setup_fdre_C_CE)      -0.169    11.837    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.717ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.970ns  (logic 1.138ns (28.664%)  route 2.832ns (71.336%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.541    11.119    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X100Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[8]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X100Y117       FDRE (Setup_fdre_C_CE)      -0.169    11.837    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[8]
  -------------------------------------------------------------------
                         required time                         11.837    
                         arrival time                         -11.119    
  -------------------------------------------------------------------
                         slack                                  0.717    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDSE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.138ns (30.099%)  route 2.643ns (69.901%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.352    10.930    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X101Y117       FDSE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X101Y117       FDSE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X101Y117       FDSE (Setup_fdse_C_CE)      -0.205    11.801    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.138ns (30.099%)  route 2.643ns (69.901%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.352    10.930    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X101Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X101Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X101Y117       FDRE (Setup_fdre_C_CE)      -0.205    11.801    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.871ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 1.138ns (30.099%)  route 2.643ns (69.901%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.352    10.930    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X101Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X101Y117       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X101Y117       FDRE (Setup_fdre_C_CE)      -0.205    11.801    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.930    
  -------------------------------------------------------------------
                         slack                                  0.871    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.138ns (30.160%)  route 2.635ns (69.840%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.344    10.922    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X99Y117        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X99Y117        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X99Y117        FDRE (Setup_fdre_C_CE)      -0.205    11.801    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 1.138ns (30.160%)  route 2.635ns (69.840%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.468ns = ( 11.468 - 5.000 ) 
    Source Clock Delay      (SCD):    7.149ns
    Clock Pessimism Removal (CPR):    0.619ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.971     7.149    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X96Y116        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y116        FDRE (Prop_fdre_C_Q)         0.518     7.667 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]/Q
                         net (fo=2, routed)           0.843     8.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/cDelayCnt_reg[11]
    SLICE_X97Y116        LUT4 (Prop_lut4_I0_O)        0.124     8.634 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13/O
                         net (fo=1, routed)           0.151     8.785    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_13_n_0
    SLICE_X97Y116        LUT5 (Prop_lut5_I4_O)        0.124     8.909 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12/O
                         net (fo=1, routed)           0.433     9.342    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_12_n_0
    SLICE_X97Y116        LUT6 (Prop_lut6_I5_O)        0.124     9.466 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9/O
                         net (fo=1, routed)           0.434     9.899    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_9_n_0
    SLICE_X98Y117        LUT6 (Prop_lut6_I4_O)        0.124    10.023 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state[1]_i_6/O
                         net (fo=1, routed)           0.431    10.454    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state_reg[0]_1
    SLICE_X100Y118       LUT6 (Prop_lut6_I5_O)        0.124    10.578 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked/FSM_onehot_state[1]_i_2/O
                         net (fo=9, routed)           0.344    10.922    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/SyncAsyncLocked_n_1
    SLICE_X99Y117        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.777    11.468    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/RefClk
    SLICE_X99Y117        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.619    12.087    
                         clock uncertainty           -0.081    12.006    
    SLICE_X99Y117        FDRE (Setup_fdre_C_CE)      -0.205    11.801    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         11.801    
                         arrival time                         -10.922    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.883ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.583ns  (logic 0.828ns (23.112%)  route 2.755ns (76.888%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.475ns = ( 11.475 - 5.000 ) 
    Source Clock Delay      (SCD):    7.155ns
    Clock Pessimism Removal (CPR):    0.656ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.977     7.155    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X95Y110        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y110        FDRE (Prop_fdre_C_Q)         0.456     7.611 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/Q
                         net (fo=4, routed)           0.884     8.495    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[14]
    SLICE_X94Y108        LUT6 (Prop_lut6_I1_O)        0.124     8.619 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5/O
                         net (fo=1, routed)           0.452     9.071    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt[0]_i_5_n_0
    SLICE_X94Y108        LUT6 (Prop_lut6_I0_O)        0.124     9.195 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt[0]_i_3/O
                         net (fo=3, routed)           0.608     9.803    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt_reg[0]_3
    SLICE_X96Y110        LUT6 (Prop_lut6_I2_O)        0.124     9.927 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC/cDelayCnt[0]_i_1/O
                         net (fo=15, routed)          0.811    10.738    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].GlitchFilterLPC_n_3
    SLICE_X95Y107        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.784    11.475    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X95Y107        FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]/C
                         clock pessimism              0.656    12.131    
                         clock uncertainty           -0.081    12.050    
    SLICE_X95Y107        FDRE (Setup_fdre_C_R)       -0.429    11.621    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cDelayCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.621    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.737ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.580     2.117    system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X65Y91         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y91         FDPE (Prop_fdpe_C_Q)         0.141     2.258 r  system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.314    system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y91         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.849     2.737    system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/RefClk
    SLICE_X65Y91         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.620     2.117    
    SLICE_X65Y91         FDPE (Hold_fdpe_C_D)         0.075     2.192    system_i/MIPI_D_PHY_RX_0/U0/CoreAsyncReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.192    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.141     2.367 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.422    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.960     2.848    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.622     2.226    
    SLICE_X99Y115        FDPE (Hold_fdpe_C_D)         0.075     2.301    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.301    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.844ns
    Source Clock Delay      (SCD):    2.222ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.684     2.221    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X101Y119       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y119       FDRE (Prop_fdre_C_Q)         0.141     2.362 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.418    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X101Y119       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.956     2.844    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X101Y119       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.622     2.221    
    SLICE_X101Y119       FDRE (Hold_fdre_C_D)         0.075     2.296    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/UseOwnLP.GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.418    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.118ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.581     2.118    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X65Y94         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y94         FDPE (Prop_fdpe_C_Q)         0.141     2.259 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.315    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages[0]
    SLICE_X65Y94         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.850     2.738    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/RefClk
    SLICE_X65Y94         FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.620     2.118    
    SLICE_X65Y94         FDPE (Hold_fdpe_C_D)         0.075     2.193    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.193    
                         arrival time                           2.315    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.622ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.141     2.367 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.422    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages[0]
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.960     2.848    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.622     2.226    
    SLICE_X99Y115        FDPE (Hold_fdpe_C_D)         0.071     2.297    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.297    
                         arrival time                           2.422    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.620ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.582     2.119    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X64Y99         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.141     2.260 r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.065     2.325    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages[0]
    SLICE_X64Y99         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.851     2.739    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/RefClk
    SLICE_X64Y99         FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/C
                         clock pessimism             -0.620     2.119    
    SLICE_X64Y99         FDRE (Hold_fdre_C_D)         0.075     2.194    system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.194    
                         arrival time                           2.325    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X101Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.141     2.367 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/Q
                         net (fo=3, routed)           0.098     2.465    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg_n_0
    SLICE_X100Y115       LUT5 (Prop_lut5_I4_O)        0.048     2.513 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods[1]_i_1/O
                         net (fo=1, routed)           0.000     2.513    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods[1]_i_1_n_0
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.960     2.848    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[1]/C
                         clock pessimism             -0.609     2.239    
    SLICE_X100Y115       FDRE (Hold_fdre_C_D)         0.131     2.370    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.370    
                         arrival time                           2.513    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X101Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.141     2.367 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/Q
                         net (fo=3, routed)           0.098     2.465    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg_n_0
    SLICE_X100Y115       LUT5 (Prop_lut5_I4_O)        0.045     2.510 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods[0]_i_1/O
                         net (fo=1, routed)           0.000     2.510    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods[0]_i_1_n_0
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.960     2.848    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[0]/C
                         clock pessimism             -0.609     2.239    
    SLICE_X100Y115       FDRE (Hold_fdre_C_D)         0.120     2.359    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.cntPeriods_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.359    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.848ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.609ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X101Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y115       FDRE (Prop_fdre_C_Q)         0.141     2.367 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg/Q
                         net (fo=3, routed)           0.102     2.469    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sIn_q_reg_n_0
    SLICE_X100Y115       LUT4 (Prop_lut4_I0_O)        0.045     2.514 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_i_1__0/O
                         net (fo=1, routed)           0.000     2.514    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_i_1__0_n_0
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.960     2.848    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/RefClk
    SLICE_X100Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_reg/C
                         clock pessimism             -0.609     2.239    
    SLICE_X100Y115       FDRE (Hold_fdre_C_D)         0.121     2.360    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[1].GlitchFilterLP/Filter.sOut_reg
  -------------------------------------------------------------------
                         required time                         -2.360    
                         arrival time                           2.514    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out3_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.838ns
    Source Clock Delay      (SCD):    2.217ns
    Clock Pessimism Removal (CPR):    0.621ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.679     2.217    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X102Y124       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y124       FDRE (Prop_fdre_C_Q)         0.164     2.381 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[0]/Q
                         net (fo=1, routed)           0.056     2.436    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages[0]
    SLICE_X102Y124       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.950     2.838    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/RefClk
    SLICE_X102Y124       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]/C
                         clock pessimism             -0.621     2.217    
    SLICE_X102Y124       FDRE (Hold_fdre_C_D)         0.060     2.277    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].SyncAsyncx/oSyncStages_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.436    
  -------------------------------------------------------------------
                         slack                                  0.160    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_system_clk_wiz_0_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK   n/a            3.225         5.000       1.775      IDELAYCTRL_X1Y2  system_i/MIPI_D_PHY_RX_0/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y122    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y136    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         5.000       2.640      IDELAY_X1Y128    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/C
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y2    system_i/clk_wiz_0/inst/clkout3_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X65Y94     system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         5.000       4.000      SLICE_X65Y94     system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.CoreSoftReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y99     system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X64Y99     system_i/MIPI_D_PHY_RX_0/U0/YesAXILITE.SyncAsyncClkEnable/oSyncStages_reg[1]/C
Max Period        n/a     IDELAYCTRL/REFCLK   n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y2  system_i/MIPI_D_PHY_RX_0/U0/GenIDELAYCTRL.IDelayCtrlX/REFCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y122    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y122    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y123    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y123    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y123    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y122    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y122    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cDelayCnt_reg[9]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X80Y95     system_i/MIPI_D_PHY_RX_0/U0/GenIDELAYCTRL.rDlyRstCnt_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X80Y95     system_i/MIPI_D_PHY_RX_0/U0/GenIDELAYCTRL.rDlyRstCnt_reg[1]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X80Y95     system_i/MIPI_D_PHY_RX_0/U0/GenIDELAYCTRL.rDlyRstCnt_reg[2]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         2.500       2.000      SLICE_X101Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y117    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X99Y117    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X101Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y117   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/FSM_onehot_state_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X100Y116   system_i/MIPI_D_PHY_RX_0/U0/ClockLane/GenSyncLP[0].GlitchFilterLP/Filter.cntPeriods_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_clk_wiz_0_0
  To Clock:  clkfbout_system_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_video_dynclk_0
  To Clock:  clkfbout_system_video_dynclk_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       48.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_video_dynclk_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dphy_hs_clock_p
  To Clock:  dphy_hs_clock_p

Setup :            2  Failing Endpoints,  Worst Slack       -2.450ns,  Total Violation       -4.862ns
Hold  :            2  Failing Endpoints,  Worst Slack       -1.038ns,  Total Violation       -2.033ns
PW    :            0  Failing Endpoints,  Worst Slack        3.094ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.450ns  (required time - arrival time)
  Source:                 dphy_data_hs_n[1]
                            (input port clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Path Group:             dphy_hs_clock_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.380ns  (dphy_hs_clock_p fall@2.380ns - dphy_hs_clock_p rise@0.000ns)
  Data Path Delay:        1.853ns  (logic 1.853ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            4.250ns
  Clock Path Skew:        1.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.364ns = ( 3.744 - 2.380 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.250     4.250    
    L17                                               0.000     4.250 f  dphy_data_hs_n[1] (IN)
                         net (fo=0)                   0.000     4.250    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].InputBufferDataX/dphy_data_hs_n[0]
    L16                  IBUFDS (Prop_ibufds_IB_O)    0.497     4.747 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].InputBufferDataX/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     4.747    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/aHS
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.356     6.103 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     6.103    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly
    ILOGIC_X1Y128        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock dphy_hs_clock_p fall edge)
                                                      2.380     2.380 f  
    J18                                               0.000     2.380 f  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.380    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     2.752 f  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     2.752    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     2.996 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.179     3.175    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     3.658 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.086     3.744    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLKB
    ILOGIC_X1Y128        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     3.744    
                         clock uncertainty           -0.035     3.709    
    ILOGIC_X1Y128        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     3.653    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer
  -------------------------------------------------------------------
                         required time                          3.653    
                         arrival time                          -6.103    
  -------------------------------------------------------------------
                         slack                                 -2.450    

Slack (VIOLATED) :        -2.411ns  (required time - arrival time)
  Source:                 dphy_data_hs_n[0]
                            (input port clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
                            (falling edge-triggered cell ISERDESE2 clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Path Group:             dphy_hs_clock_p
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            2.380ns  (dphy_hs_clock_p fall@2.380ns - dphy_hs_clock_p rise@0.000ns)
  Data Path Delay:        1.822ns  (logic 1.822ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            4.250ns
  Clock Path Skew:        1.372ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.372ns = ( 3.752 - 2.380 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  4.250     4.250    
    M20                                               0.000     4.250 f  dphy_data_hs_n[0] (IN)
                         net (fo=0)                   0.000     4.250    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/dphy_data_hs_n[0]
    M19                  IBUFDS (Prop_ibufds_IB_O)    0.466     4.716 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     4.716    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/aHS
    IDELAY_X1Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.356     6.072 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     6.072    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly
    ILOGIC_X1Y136        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock dphy_hs_clock_p fall edge)
                                                      2.380     2.380 f  
    J18                                               0.000     2.380 f  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     2.380    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     2.752 f  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     2.752    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     2.996 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.179     3.175    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       0.483     3.658 f  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.094     3.752    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLKB
    ILOGIC_X1Y136        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKB  (IS_INVERTED)
                         clock pessimism              0.000     3.752    
                         clock uncertainty           -0.035     3.717    
    ILOGIC_X1Y136        ISERDESE2 (Setup_iserdese2_CLKB_DDLY)
                                                     -0.056     3.661    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer
  -------------------------------------------------------------------
                         required time                          3.661    
                         arrival time                          -6.072    
  -------------------------------------------------------------------
                         slack                                 -2.411    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.038ns  (arrival time - required time)
  Source:                 dphy_data_hs_p[0]
                            (input port clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Path Group:             dphy_hs_clock_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_hs_clock_p rise@0.000ns - dphy_hs_clock_p rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 2.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.750ns
  Clock Path Skew:        4.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.123ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.750     0.750    
    M19                                               0.000     0.750 r  dphy_data_hs_p[0] (IN)
                         net (fo=0)                   0.000     0.750    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/dphy_data_hs_p[0]
    M19                  IBUFDS (Prop_ibufds_I_O)     0.958     1.708 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].InputBufferDataX/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     1.708    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/aHS
    IDELAY_X1Y136        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     3.285 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     3.285    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly
    ILOGIC_X1Y136        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.417     2.177    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609     3.786 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.336     4.123    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][0]_0
    ILOGIC_X1Y136        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLK
                         clock pessimism              0.000     4.123    
                         clock uncertainty            0.035     4.158    
    ILOGIC_X1Y136        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     4.323    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer
  -------------------------------------------------------------------
                         required time                         -4.323    
                         arrival time                           3.285    
  -------------------------------------------------------------------
                         slack                                 -1.038    

Slack (VIOLATED) :        -0.995ns  (arrival time - required time)
  Source:                 dphy_data_hs_p[1]
                            (input port clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
                            (rising edge-triggered cell ISERDESE2 clocked by dphy_hs_clock_p  {rise@0.000ns fall@2.380ns period=4.761ns})
  Path Group:             dphy_hs_clock_p
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (dphy_hs_clock_p rise@0.000ns - dphy_hs_clock_p rise@0.000ns)
  Data Path Delay:        2.565ns  (logic 2.565ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUFDS=1 IDELAYE2=1)
  Input Delay:            0.750ns
  Clock Path Skew:        4.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.110ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
                         input delay                  0.750     0.750    
    L16                                               0.000     0.750 r  dphy_data_hs_p[1] (IN)
                         net (fo=0)                   0.000     0.750    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].InputBufferDataX/dphy_data_hs_p[0]
    L16                  IBUFDS (Prop_ibufds_I_O)     0.988     1.738 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].InputBufferDataX/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     1.738    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/aHS
    IDELAY_X1Y128        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.577     3.315 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/InputDelay/DATAOUT
                         net (fo=1, routed)           0.000     3.315    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/DataInDly
    ILOGIC_X1Y128        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/DDLY
  -------------------------------------------------------------------    -------------------

                         (clock dphy_hs_clock_p rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.417     2.177    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFIO_X1Y8           BUFIO (Prop_bufio_I_O)       1.609     3.786 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/SerialClkBuffer/O
                         net (fo=12, routed)          0.323     4.110    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/oSyncStages_reg[0]
    ILOGIC_X1Y128        ISERDESE2                                    r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLK
                         clock pessimism              0.000     4.110    
                         clock uncertainty            0.035     4.145    
    ILOGIC_X1Y128        ISERDESE2 (Hold_iserdese2_CLK_DDLY)
                                                      0.165     4.310    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           3.315    
  -------------------------------------------------------------------
                         slack                                 -0.995    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dphy_hs_clock_p
Waveform(ns):       { 0.000 2.380 }
Period(ns):         4.761
Sources:            { dphy_hs_clock_clk_p }

Check Type  Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y136  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y136  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y133  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y133  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y132  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[1].LP_DeserializerX/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y132  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[1].LP_DeserializerX/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y128  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y128  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKB
Min Period  n/a     ISERDESE2/CLK   n/a            1.667         4.761       3.094      ILOGIC_X1Y131  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLK
Min Period  n/a     ISERDESE2/CLKB  n/a            1.667         4.761       3.094      ILOGIC_X1Y131  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLKB



---------------------------------------------------------------------------------------------------
From Clock:  MIPI_D_PHY_RX_0_RxByteClkHS
  To Clock:  MIPI_D_PHY_RX_0_RxByteClkHS

Setup :            0  Failing Endpoints,  Worst Slack       11.322ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.272ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.322ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.705ns  (logic 1.764ns (22.895%)  route 5.941ns (77.105%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.799ns = ( 22.843 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.152     6.856 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9/O
                         net (fo=2, routed)           1.085     7.941    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9_n_0
    SLICE_X108Y113       LUT5 (Prop_lut5_I1_O)        0.332     8.273 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_8/O
                         net (fo=5, routed)           1.240     9.513    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_8_n_0
    SLICE_X104Y113       LUT4 (Prop_lut4_I3_O)        0.152     9.665 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_2/O
                         net (fo=3, routed)           0.451    10.116    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_2_n_0
    SLICE_X104Y114       LUT5 (Prop_lut5_I4_O)        0.341    10.457 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_2/O
                         net (fo=1, routed)           1.044    11.500    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_2_n_0
    SLICE_X108Y113       LUT4 (Prop_lut4_I2_O)        0.331    11.831 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_1/O
                         net (fo=1, routed)           0.000    11.831    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_1_n_0
    SLICE_X108Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.757    22.843    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X108Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/C
                         clock pessimism              0.269    23.111    
                         clock uncertainty           -0.035    23.076    
    SLICE_X108Y113       FDRE (Setup_fdre_C_D)        0.077    23.153    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg
  -------------------------------------------------------------------
                         required time                         23.153    
                         arrival time                         -11.831    
  -------------------------------------------------------------------
                         slack                                 11.322    

Slack (MET) :             11.730ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.358ns  (logic 1.306ns (17.749%)  route 6.052ns (82.251%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 22.905 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT4 (Prop_lut4_I0_O)        0.124     6.828 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11/O
                         net (fo=4, routed)           0.830     7.658    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11_n_0
    SLICE_X106Y113       LUT5 (Prop_lut5_I0_O)        0.152     7.810 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5/O
                         net (fo=3, routed)           0.688     8.498    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.326     8.824 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2/O
                         net (fo=7, routed)           1.721    10.545    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2_n_0
    SLICE_X104Y114       LUT6 (Prop_lut6_I3_O)        0.124    10.669 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[1]_i_1/O
                         net (fo=2, routed)           0.692    11.361    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[1]
    SLICE_X104Y114       LUT4 (Prop_lut4_I0_O)        0.124    11.485 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[1]_i_1/O
                         net (fo=1, routed)           0.000    11.485    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[1]_i_1_n_0
    SLICE_X104Y114       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.819    22.905    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y114       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[1]/C
                         clock pessimism              0.269    23.173    
                         clock uncertainty           -0.035    23.138    
    SLICE_X104Y114       FDRE (Setup_fdre_C_D)        0.077    23.215    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[1]
  -------------------------------------------------------------------
                         required time                         23.215    
                         arrival time                         -11.485    
  -------------------------------------------------------------------
                         slack                                 11.730    

Slack (MET) :             11.767ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.768ns (24.350%)  route 5.493ns (75.650%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=2)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.789ns = ( 22.833 - 19.044 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.805     4.115    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y126       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456     4.571 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/Q
                         net (fo=22, routed)          1.881     6.452    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/word[6]
    SLICE_X108Y120       LUT3 (Prop_lut3_I0_O)        0.150     6.602 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0/O
                         net (fo=2, routed)           0.962     7.564    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0_n_0
    SLICE_X109Y123       LUT5 (Prop_lut5_I1_O)        0.328     7.892 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_8__0/O
                         net (fo=5, routed)           1.001     8.893    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_8__0_n_0
    SLICE_X108Y122       LUT4 (Prop_lut4_I3_O)        0.146     9.039 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_2__0/O
                         net (fo=3, routed)           0.816     9.855    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_2__0_n_0
    SLICE_X107Y122       LUT5 (Prop_lut5_I4_O)        0.356    10.211 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_2__0/O
                         net (fo=1, routed)           0.833    11.044    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_2__0_n_0
    SLICE_X108Y123       LUT4 (Prop_lut4_I2_O)        0.332    11.376 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_1__0/O
                         net (fo=1, routed)           0.000    11.376    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_i_1__0_n_0
    SLICE_X108Y123       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.747    22.833    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X108Y123       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg/C
                         clock pessimism              0.269    23.101    
                         clock uncertainty           -0.035    23.066    
    SLICE_X108Y123       FDRE (Setup_fdre_C_D)        0.077    23.143    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncErr_int_reg
  -------------------------------------------------------------------
                         required time                         23.143    
                         arrival time                         -11.376    
  -------------------------------------------------------------------
                         slack                                 11.767    

Slack (MET) :             11.868ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.225ns  (logic 1.306ns (18.075%)  route 5.919ns (81.925%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 22.906 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT4 (Prop_lut4_I0_O)        0.124     6.828 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11/O
                         net (fo=4, routed)           0.830     7.658    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11_n_0
    SLICE_X106Y113       LUT5 (Prop_lut5_I0_O)        0.152     7.810 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5/O
                         net (fo=3, routed)           0.688     8.498    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.326     8.824 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2/O
                         net (fo=7, routed)           1.318    10.142    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2_n_0
    SLICE_X104Y113       LUT5 (Prop_lut5_I2_O)        0.124    10.266 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_2/O
                         net (fo=2, routed)           0.962    11.228    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_2_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I0_O)        0.124    11.352 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[0]_i_1/O
                         net (fo=1, routed)           0.000    11.352    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[0]
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.820    22.906    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/C
                         clock pessimism              0.269    23.174    
                         clock uncertainty           -0.035    23.139    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)        0.081    23.220    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.220    
                         arrival time                         -11.352    
  -------------------------------------------------------------------
                         slack                                 11.868    

Slack (MET) :             11.941ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.147ns  (logic 1.306ns (18.273%)  route 5.841ns (81.727%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 22.905 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT4 (Prop_lut4_I0_O)        0.124     6.828 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11/O
                         net (fo=4, routed)           0.830     7.658    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11_n_0
    SLICE_X106Y113       LUT5 (Prop_lut5_I0_O)        0.152     7.810 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5/O
                         net (fo=3, routed)           0.688     8.498    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.326     8.824 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2/O
                         net (fo=7, routed)           1.318    10.142    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2_n_0
    SLICE_X104Y113       LUT5 (Prop_lut5_I2_O)        0.124    10.266 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_2/O
                         net (fo=2, routed)           0.884    11.150    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_2_n_0
    SLICE_X104Y113       LUT6 (Prop_lut6_I0_O)        0.124    11.274 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_1/O
                         net (fo=1, routed)           0.000    11.274    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[0]_i_1_n_0
    SLICE_X104Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.819    22.905    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[0]/C
                         clock pessimism              0.269    23.173    
                         clock uncertainty           -0.035    23.138    
    SLICE_X104Y113       FDRE (Setup_fdre_C_D)        0.077    23.215    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[0]
  -------------------------------------------------------------------
                         required time                         23.215    
                         arrival time                         -11.274    
  -------------------------------------------------------------------
                         slack                                 11.941    

Slack (MET) :             11.955ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.026ns  (logic 1.182ns (16.823%)  route 5.844ns (83.177%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 22.906 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT4 (Prop_lut4_I0_O)        0.124     6.828 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11/O
                         net (fo=4, routed)           0.830     7.658    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_11_n_0
    SLICE_X106Y113       LUT5 (Prop_lut5_I0_O)        0.152     7.810 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5/O
                         net (fo=3, routed)           0.688     8.498    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_5_n_0
    SLICE_X107Y113       LUT6 (Prop_lut6_I1_O)        0.326     8.824 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2/O
                         net (fo=7, routed)           1.721    10.545    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncHard_int_i_2_n_0
    SLICE_X104Y114       LUT6 (Prop_lut6_I3_O)        0.124    10.669 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[1]_i_1/O
                         net (fo=2, routed)           0.484    11.153    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[1]
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.820    22.906    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[1]/C
                         clock pessimism              0.269    23.174    
                         clock uncertainty           -0.035    23.139    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)       -0.031    23.108    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[1]
  -------------------------------------------------------------------
                         required time                         23.108    
                         arrival time                         -11.153    
  -------------------------------------------------------------------
                         slack                                 11.955    

Slack (MET) :             12.056ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.405ns (20.284%)  route 5.522ns (79.716%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.862ns = ( 22.906 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.152     6.856 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9/O
                         net (fo=2, routed)           1.039     7.895    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9_n_0
    SLICE_X105Y112       LUT5 (Prop_lut5_I2_O)        0.332     8.227 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3/O
                         net (fo=5, routed)           0.774     9.001    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3_n_0
    SLICE_X104Y114       LUT3 (Prop_lut3_I1_O)        0.117     9.118 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3/O
                         net (fo=4, routed)           0.963    10.081    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I1_O)        0.348    10.429 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_1/O
                         net (fo=2, routed)           0.624    11.053    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[2]
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.820    22.906    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y112       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/C
                         clock pessimism              0.269    23.174    
                         clock uncertainty           -0.035    23.139    
    SLICE_X104Y112       FDRE (Setup_fdre_C_D)       -0.030    23.109    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]
  -------------------------------------------------------------------
                         required time                         23.109    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                 12.056    

Slack (MET) :             12.062ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        7.029ns  (logic 1.529ns (21.753%)  route 5.500ns (78.247%))
  Logic Levels:           5  (LUT3=2 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.861ns = ( 22.905 - 19.044 ) 
    Source Clock Delay      (SCD):    4.126ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.816     4.126    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y115       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y115       FDRE (Prop_fdre_C_Q)         0.456     4.582 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[1][1]/Q
                         net (fo=16, routed)          2.122     6.704    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/p_0_in25_in
    SLICE_X106Y112       LUT3 (Prop_lut3_I1_O)        0.152     6.856 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9/O
                         net (fo=2, routed)           1.039     7.895    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9_n_0
    SLICE_X105Y112       LUT5 (Prop_lut5_I2_O)        0.332     8.227 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3/O
                         net (fo=5, routed)           0.774     9.001    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3_n_0
    SLICE_X104Y114       LUT3 (Prop_lut3_I1_O)        0.117     9.118 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3/O
                         net (fo=4, routed)           0.963    10.081    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3_n_0
    SLICE_X104Y112       LUT6 (Prop_lut6_I1_O)        0.348    10.429 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_1/O
                         net (fo=2, routed)           0.602    11.031    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[2]
    SLICE_X104Y113       LUT4 (Prop_lut4_I0_O)        0.124    11.155 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[2]_i_1/O
                         net (fo=1, routed)           0.000    11.155    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment[2]_i_1_n_0
    SLICE_X104Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.819    22.905    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X104Y113       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[2]/C
                         clock pessimism              0.269    23.173    
                         clock uncertainty           -0.035    23.138    
    SLICE_X104Y113       FDRE (Setup_fdre_C_D)        0.079    23.217    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/alignment_reg[2]
  -------------------------------------------------------------------
                         required time                         23.217    
                         arrival time                         -11.155    
  -------------------------------------------------------------------
                         slack                                 12.062    

Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        6.862ns  (logic 1.772ns (25.823%)  route 5.090ns (74.177%))
  Logic Levels:           5  (LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 22.834 - 19.044 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.805     4.115    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y126       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456     4.571 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/Q
                         net (fo=22, routed)          1.881     6.452    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/word[6]
    SLICE_X108Y120       LUT3 (Prop_lut3_I0_O)        0.150     6.602 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0/O
                         net (fo=2, routed)           1.084     7.686    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0_n_0
    SLICE_X107Y123       LUT5 (Prop_lut5_I2_O)        0.328     8.014 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3__0/O
                         net (fo=5, routed)           0.808     8.822    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3__0_n_0
    SLICE_X106Y122       LUT3 (Prop_lut3_I1_O)        0.152     8.974 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3__0/O
                         net (fo=4, routed)           0.884     9.858    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3__0_n_0
    SLICE_X107Y122       LUT2 (Prop_lut2_I1_O)        0.360    10.218 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[0]_i_2__0/O
                         net (fo=1, routed)           0.433    10.651    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[0]_i_2__0_n_0
    SLICE_X107Y122       LUT6 (Prop_lut6_I1_O)        0.326    10.977 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.977    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[0]
    SLICE_X107Y122       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.748    22.834    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X107Y122       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]/C
                         clock pessimism              0.269    23.102    
                         clock uncertainty           -0.035    23.067    
    SLICE_X107Y122       FDRE (Setup_fdre_C_D)        0.031    23.098    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[0]
  -------------------------------------------------------------------
                         required time                         23.098    
                         arrival time                         -10.977    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.259ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        6.625ns  (logic 1.418ns (21.403%)  route 5.207ns (78.597%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.790ns = ( 22.834 - 19.044 ) 
    Source Clock Delay      (SCD):    4.115ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.805     4.115    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X110Y126       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y126       FDRE (Prop_fdre_C_Q)         0.456     4.571 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dDataIn_reg_reg[0][7]/Q
                         net (fo=22, routed)          1.881     6.452    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/word[6]
    SLICE_X108Y120       LUT3 (Prop_lut3_I0_O)        0.150     6.602 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0/O
                         net (fo=2, routed)           1.084     7.686    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_9__0_n_0
    SLICE_X107Y123       LUT5 (Prop_lut5_I2_O)        0.328     8.014 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3__0/O
                         net (fo=5, routed)           0.808     8.822    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSyncSoft_int_i_3__0_n_0
    SLICE_X106Y122       LUT3 (Prop_lut3_I1_O)        0.152     8.974 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3__0/O
                         net (fo=4, routed)           0.619     9.594    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_3__0_n_0
    SLICE_X108Y122       LUT6 (Prop_lut6_I1_O)        0.332     9.926 r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int[2]_i_1__0/O
                         net (fo=2, routed)           0.815    10.741    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/alignment_out[2]
    SLICE_X107Y122       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.748    22.834    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X107Y122       FDRE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]/C
                         clock pessimism              0.269    23.102    
                         clock uncertainty           -0.035    23.067    
    SLICE_X107Y122       FDRE (Setup_fdre_C_D)       -0.067    23.000    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dAlignment_int_reg[2]
  -------------------------------------------------------------------
                         required time                         23.000    
                         arrival time                         -10.741    
  -------------------------------------------------------------------
                         slack                                 12.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (54.984%)  route 0.115ns (45.016%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.321     1.413    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/RxByteClkHS
    SLICE_X65Y103        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDRE (Prop_fdre_C_Q)         0.141     1.554 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/rbMAxisTdata_reg[19]/Q
                         net (fo=1, routed)           0.115     1.670    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/DIA0
    SLICE_X62Y103        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/WCLK
    SLICE_X62Y103        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.364     1.451    
    SLICE_X62Y103        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.598    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.670    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMS32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMS32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.286%)  route 0.259ns (64.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.811ns
    Source Clock Delay      (SCD):    1.409ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.317     1.409    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y107        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y107        FDRE (Prop_fdre_C_Q)         0.141     1.550 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/iWrA_reg[0]/Q
                         net (fo=24, routed)          0.259     1.809    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/ADDRD0
    SLICE_X82Y106        RAMS32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.355     1.811    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/WCLK
    SLICE_X82Y106        RAMS32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
                         clock pessimism             -0.385     1.426    
    SLICE_X82Y106        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.736    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.259%)  route 0.218ns (60.741%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.810ns
    Source Clock Delay      (SCD):    1.410ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.318     1.410    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/RxByteClkHS
    SLICE_X85Y106        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y106        FDRE (Prop_fdre_C_Q)         0.141     1.551 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/iWrA_reg[3]/Q
                         net (fo=20, routed)          0.218     1.769    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/ADDRD3
    SLICE_X86Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.354     1.810    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/WCLK
    SLICE_X86Y106        RAMD32                                       r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
                         clock pessimism             -0.364     1.446    
    SLICE_X86Y106        RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240     1.686    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[1].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA
  -------------------------------------------------------------------
                         required time                         -1.686    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.083    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MIPI_D_PHY_RX_0_RxByteClkHS
Waveform(ns):       { 0.000 9.522 }
Period(ns):         19.044
Sources:            { system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y136  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y133  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y132  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[1].LP_DeserializerX/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y128  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/Deserializer/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y131  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[0].LP_DeserializerX/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV  n/a            1.667         19.044      17.377     ILOGIC_X1Y116  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/UseOwnLP.LPxx[1].LP_DeserializerX/CLKDIV
Min Period        n/a     FDPE/C            n/a            1.000         19.044      18.044     SLICE_X61Y101  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[0]/C
Min Period        n/a     FDPE/C            n/a            1.000         19.044      18.044     SLICE_X61Y101  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
Min Period        n/a     FDCE/C            n/a            1.000         19.044      18.044     SLICE_X63Y105  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/C
Min Period        n/a     FDCE/C            n/a            1.000         19.044      18.044     SLICE_X63Y105  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y107  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y107  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_6_10/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK        n/a            1.250         9.522       8.272      SLICE_X82Y106  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LM_inst/DeskewFIFOs[0].DeskewFIFOx/FIFO_reg_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  pixel_dynclk
  To Clock:  pixel_dynclk

Setup :            0  Failing Endpoints,  Worst Slack        0.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.387ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.580ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        6.054ns  (logic 0.752ns (12.423%)  route 5.302ns (87.577%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.899ns = ( 7.633 - 6.734 ) 
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.968     0.968    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X55Y116        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     1.424 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/Q
                         net (fo=49, routed)          5.302     6.726    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]
    SLICE_X81Y116        MUXF7 (Prop_muxf7_S_O)       0.296     7.022 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_i_1__0/O
                         net (fo=1, routed)           0.000     7.022    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]_0
    SLICE_X81Y116        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.899     7.633    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X81Y116        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]/C
                         clock pessimism              0.024     7.657    
                         clock uncertainty           -0.119     7.538    
    SLICE_X81Y116        FDRE (Setup_fdre_C_D)        0.064     7.602    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][3]
  -------------------------------------------------------------------
                         required time                          7.602    
                         arrival time                          -7.022    
  -------------------------------------------------------------------
                         slack                                  0.580    

Slack (MET) :             0.652ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.976ns  (logic 1.018ns (17.036%)  route 4.958ns (82.964%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 7.635 - 6.734 ) 
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.976     0.976    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X58Y107        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.478     1.454 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         4.958     6.412    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0
    SLICE_X61Y132        LUT5 (Prop_lut5_I3_O)        0.295     6.707 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[16]_i_3/O
                         net (fo=1, routed)           0.000     6.707    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_0
    SLICE_X61Y132        MUXF7 (Prop_muxf7_I1_O)      0.245     6.952 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]_i_1/O
                         net (fo=1, routed)           0.000     6.952    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_655
    SLICE_X61Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.901     7.635    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X61Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                         clock pessimism              0.024     7.659    
                         clock uncertainty           -0.119     7.540    
    SLICE_X61Y132        FDRE (Setup_fdre_C_D)        0.064     7.604    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]
  -------------------------------------------------------------------
                         required time                          7.604    
                         arrival time                          -6.952    
  -------------------------------------------------------------------
                         slack                                  0.652    

Slack (MET) :             0.719ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.715ns (12.443%)  route 5.031ns (87.557%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 7.553 - 6.734 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        1.024     1.024    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y100        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.419     1.443 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         5.031     6.474    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X93Y118        LUT3 (Prop_lut3_I1_O)        0.296     6.770 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg[46][8]_i_1/O
                         net (fo=1, routed)           0.000     6.770    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]_0
    SLICE_X93Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.819     7.553    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X93Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]/C
                         clock pessimism              0.024     7.577    
                         clock uncertainty           -0.119     7.458    
    SLICE_X93Y118        FDRE (Setup_fdre_C_D)        0.031     7.489    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[46].GEN_MUX_REG.data_out_reg_reg[46][8]
  -------------------------------------------------------------------
                         required time                          7.489    
                         arrival time                          -6.770    
  -------------------------------------------------------------------
                         slack                                  0.719    

Slack (MET) :             0.757ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 0.773ns (13.239%)  route 5.066ns (86.761%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.636 - 6.734 ) 
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.976     0.976    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X58Y107        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.478     1.454 f  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         5.066     6.520    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X59Y132        LUT6 (Prop_lut6_I2_O)        0.295     6.815 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1/O
                         net (fo=1, routed)           0.000     6.815    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg[5][25]_i_1_n_0
    SLICE_X59Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.902     7.636    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X59Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]/C
                         clock pessimism              0.024     7.660    
                         clock uncertainty           -0.119     7.541    
    SLICE_X59Y132        FDRE (Setup_fdre_C_D)        0.031     7.572    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][25]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -6.815    
  -------------------------------------------------------------------
                         slack                                  0.757    

Slack (MET) :             0.802ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.826ns  (logic 0.925ns (15.878%)  route 4.901ns (84.122%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.901ns = ( 7.635 - 6.734 ) 
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.976     0.976    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X58Y107        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.478     1.454 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         4.901     6.355    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[5].GEN_MUX_REG.data_out_reg_reg[5][0]_1
    SLICE_X64Y132        MUXF7 (Prop_muxf7_S_O)       0.447     6.802 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1/O
                         net (fo=1, routed)           0.000     6.802    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]_i_1_n_0
    SLICE_X64Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.901     7.635    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X64Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]/C
                         clock pessimism              0.024     7.659    
                         clock uncertainty           -0.119     7.540    
    SLICE_X64Y132        FDRE (Setup_fdre_C_D)        0.064     7.604    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[4].GEN_MUX_REG.data_out_reg_reg[4][25]
  -------------------------------------------------------------------
                         required time                          7.604    
                         arrival time                          -6.802    
  -------------------------------------------------------------------
                         slack                                  0.802    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.850ns  (logic 0.987ns (16.872%)  route 4.863ns (83.128%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.902ns = ( 7.636 - 6.734 ) 
    Source Clock Delay      (SCD):    0.976ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.976     0.976    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X58Y107        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDRE (Prop_fdre_C_Q)         0.478     1.454 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]/Q
                         net (fo=128, routed)         4.863     6.317    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0
    SLICE_X58Y132        LUT5 (Prop_lut5_I3_O)        0.295     6.612 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/AXI4_LITE_INTERFACE.ipif_RdData[25]_i_3/O
                         net (fo=1, routed)           0.000     6.612    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_0
    SLICE_X58Y132        MUXF7 (Prop_muxf7_I1_O)      0.214     6.826 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]_i_1/O
                         net (fo=1, routed)           0.000     6.826    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I_n_646
    SLICE_X58Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.902     7.636    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X58Y132        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                         clock pessimism              0.024     7.660    
                         clock uncertainty           -0.119     7.541    
    SLICE_X58Y132        FDRE (Setup_fdre_C_D)        0.113     7.654    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]
  -------------------------------------------------------------------
                         required time                          7.654    
                         arrival time                          -6.826    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.833ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.711ns  (logic 0.715ns (12.519%)  route 4.996ns (87.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.898ns = ( 7.632 - 6.734 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        1.024     1.024    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y100        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.419     1.443 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         4.996     6.439    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X61Y129        LUT3 (Prop_lut3_I1_O)        0.296     6.735 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][26]_i_1/O
                         net (fo=1, routed)           0.000     6.735    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]_0
    SLICE_X61Y129        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.898     7.632    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X61Y129        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]/C
                         clock pessimism              0.024     7.656    
                         clock uncertainty           -0.119     7.537    
    SLICE_X61Y129        FDRE (Setup_fdre_C_D)        0.031     7.568    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][26]
  -------------------------------------------------------------------
                         required time                          7.568    
                         arrival time                          -6.735    
  -------------------------------------------------------------------
                         slack                                  0.833    

Slack (MET) :             0.910ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.601ns  (logic 0.715ns (12.766%)  route 4.886ns (87.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 7.553 - 6.734 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        1.024     1.024    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y100        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.419     1.443 f  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         4.886     6.329    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X92Y118        LUT2 (Prop_lut2_I0_O)        0.296     6.625 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][8]_i_1/O
                         net (fo=1, routed)           0.000     6.625    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]_0
    SLICE_X92Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.819     7.553    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X92Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]/C
                         clock pessimism              0.024     7.577    
                         clock uncertainty           -0.119     7.458    
    SLICE_X92Y118        FDRE (Setup_fdre_C_D)        0.077     7.535    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][8]
  -------------------------------------------------------------------
                         required time                          7.535    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                  0.910    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.599ns  (logic 0.715ns (12.770%)  route 4.884ns (87.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.819ns = ( 7.553 - 6.734 ) 
    Source Clock Delay      (SCD):    1.024ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        1.024     1.024    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/vid_aclk
    SLICE_X53Y100        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y100        FDRE (Prop_fdre_C_Q)         0.419     1.443 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]/Q
                         net (fo=364, routed)         4.884     6.327    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]
    SLICE_X92Y118        LUT3 (Prop_lut3_I1_O)        0.296     6.623 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][8]_i_1/O
                         net (fo=1, routed)           0.000     6.623    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]_0
    SLICE_X92Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.819     7.553    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X92Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]/C
                         clock pessimism              0.024     7.577    
                         clock uncertainty           -0.119     7.458    
    SLICE_X92Y118        FDRE (Setup_fdre_C_D)        0.081     7.539    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][8]
  -------------------------------------------------------------------
                         required time                          7.539    
                         arrival time                          -6.623    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.932ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (pixel_dynclk rise@6.734ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        5.746ns  (logic 0.748ns (13.019%)  route 4.998ns (86.981%))
  Logic Levels:           1  (MUXF7=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.894ns = ( 7.628 - 6.734 ) 
    Source Clock Delay      (SCD):    0.968ns
    Clock Pessimism Removal (CPR):    0.024ns
  Clock Uncertainty:      0.119ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.228ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.968     0.968    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X55Y116        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y116        FDRE (Prop_fdre_C_Q)         0.456     1.424 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg[2][0]/Q
                         net (fo=49, routed)          4.998     6.422    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[2].sel_int_reg_n_0_[2][0]
    SLICE_X82Y118        MUXF7 (Prop_muxf7_S_O)       0.292     6.714 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_i_1__0/O
                         net (fo=1, routed)           0.000     6.714    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]_0
    SLICE_X82Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      6.734     6.734 r  
    BUFR_X1Y8            BUFR                         0.000     6.734 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.894     7.628    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/vid_aclk
    SLICE_X82Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]/C
                         clock pessimism              0.024     7.652    
                         clock uncertainty           -0.119     7.533    
    SLICE_X82Y118        FDRE (Setup_fdre_C_D)        0.113     7.646    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_TREE.GEN_BRANCH[3].GEN_MUX_REG.data_out_reg_reg[3][3]
  -------------------------------------------------------------------
                         required time                          7.646    
                         arrival time                          -6.714    
  -------------------------------------------------------------------
                         slack                                  0.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.164ns (47.401%)  route 0.182ns (52.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.370ns
    Source Clock Delay      (SCD):    0.290ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.290     0.290    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/rd_clk
    SLICE_X90Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y102        FDRE (Prop_fdre_C_Q)         0.164     0.454 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/count_value_i_reg[5]/Q
                         net (fo=8, routed)           0.182     0.636    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[5]
    RAMB36_X4Y20         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/ADDRBWRADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.370     0.370    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clkb
    RAMB36_X4Y20         RAMB36E1                                     r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
                         clock pessimism             -0.022     0.348    
    RAMB36_X4Y20         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[10])
                                                      0.183     0.531    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg
  -------------------------------------------------------------------
                         required time                         -0.531    
                         arrival time                           0.636    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][22]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.351ns
    Source Clock Delay      (SCD):    0.314ns
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.314     0.314    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y130        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y130        FDRE (Prop_fdre_C_Q)         0.141     0.455 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[28][22]/Q
                         net (fo=1, routed)           0.054     0.509    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[230]
    SLICE_X54Y130        LUT3 (Prop_lut3_I2_O)        0.045     0.554 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg[49][22]_i_1/O
                         net (fo=1, routed)           0.000     0.554    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/p_0_in[22]
    SLICE_X54Y130        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.351     0.351    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y130        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]/C
                         clock pessimism             -0.024     0.327    
    SLICE_X54Y130        FDRE (Hold_fdre_C_D)         0.121     0.448    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[49].GEN_MUX_REG.data_out_reg_reg[49][22]
  -------------------------------------------------------------------
                         required time                         -0.448    
                         arrival time                           0.554    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.318ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.318     0.318    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X55Y114        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y114        FDRE (Prop_fdre_C_Q)         0.141     0.459 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[16][28]/Q
                         net (fo=1, routed)           0.054     0.513    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28][24]
    SLICE_X54Y114        LUT2 (Prop_lut2_I1_O)        0.045     0.558 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg[43][28]_i_1/O
                         net (fo=1, routed)           0.000     0.558    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]_0
    SLICE_X54Y114        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.356     0.356    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X54Y114        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]/C
                         clock pessimism             -0.025     0.331    
    SLICE_X54Y114        FDRE (Hold_fdre_C_D)         0.121     0.452    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[43].GEN_MUX_REG.data_out_reg_reg[43][28]
  -------------------------------------------------------------------
                         required time                         -0.452    
                         arrival time                           0.558    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.357ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.319     0.319    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X63Y111        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y111        FDRE (Prop_fdre_C_Q)         0.141     0.460 f  system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_set_d_reg[11]/Q
                         net (fo=1, routed)           0.054     0.514    system_i/vtg/U0/U_VIDEO_CTRL/intr_stat_set_d[11]
    SLICE_X62Y111        LUT5 (Prop_lut5_I1_O)        0.045     0.559 r  system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[11]_i_1/O
                         net (fo=1, routed)           0.000     0.559    system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat[11]_i_1_n_0
    SLICE_X62Y111        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.357     0.357    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X62Y111        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[11]/C
                         clock pessimism             -0.025     0.332    
    SLICE_X62Y111        FDRE (Hold_fdre_C_D)         0.121     0.453    system_i/vtg/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.intr_stat_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.453    
                         arrival time                           0.559    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]/C
                            (rising edge-triggered cell FDSE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.348ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.024ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.311     0.311    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X87Y115        FDSE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y115        FDSE (Prop_fdse_C_Q)         0.141     0.452 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[21][2]/Q
                         net (fo=2, routed)           0.066     0.518    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[31]
    SLICE_X86Y115        LUT3 (Prop_lut3_I0_O)        0.045     0.563 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg[45][2]_i_1/O
                         net (fo=1, routed)           0.000     0.563    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]_0
    SLICE_X86Y115        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.348     0.348    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X86Y115        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]/C
                         clock pessimism             -0.024     0.324    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.121     0.445    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[45].GEN_MUX_REG.data_out_reg_reg[45][2]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.346ns
    Source Clock Delay      (SCD):    0.311ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.311     0.311    system_i/vtg/U0/U_VIDEO_CTRL/vid_aclk
    SLICE_X83Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y118        FDRE (Prop_fdre_C_Q)         0.141     0.452 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.time_control_regs_int_reg[25][2]/Q
                         net (fo=2, routed)           0.066     0.518    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/genr_regs[135]
    SLICE_X82Y118        LUT3 (Prop_lut3_I0_O)        0.045     0.563 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg[47][2]_i_1/O
                         net (fo=1, routed)           0.000     0.563    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]_0
    SLICE_X82Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.346     0.346    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/vid_aclk
    SLICE_X82Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]/C
                         clock pessimism             -0.022     0.324    
    SLICE_X82Y118        FDRE (Hold_fdre_C_D)         0.121     0.445    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_TREE.GEN_BRANCH[47].GEN_MUX_REG.data_out_reg_reg[47][2]
  -------------------------------------------------------------------
                         required time                         -0.445    
                         arrival time                           0.563    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.319     0.319    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y102        FDRE (Prop_fdre_C_Q)         0.141     0.460 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.056     0.516    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X83Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.356     0.356    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.037     0.319    
    SLICE_X83Y102        FDRE (Hold_fdre_C_D)         0.076     0.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.356ns
    Source Clock Delay      (SCD):    0.319ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.319     0.319    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y101        FDRE (Prop_fdre_C_Q)         0.141     0.460 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.056     0.516    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X83Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.356     0.356    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_clk
    SLICE_X83Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.037     0.319    
    SLICE_X83Y101        FDRE (Hold_fdre_C_D)         0.076     0.395    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                         -0.395    
                         arrival time                           0.516    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.291ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.291     0.291    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y101        FDRE (Prop_fdre_C_Q)         0.141     0.432 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/Q
                         net (fo=1, routed)           0.056     0.488    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][0]
    SLICE_X93Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.328     0.328    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]/C
                         clock pessimism             -0.037     0.291    
    SLICE_X93Y101        FDRE (Hold_fdre_C_D)         0.075     0.366    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (pixel_dynclk rise@0.000ns - pixel_dynclk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.328ns
    Source Clock Delay      (SCD):    0.291ns
    Clock Pessimism Removal (CPR):    0.037ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.291     0.291    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X93Y100        FDRE (Prop_fdre_C_Q)         0.141     0.432 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.056     0.488    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff[0][4]
    SLICE_X93Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock pixel_dynclk rise edge)
                                                      0.000     0.000 r  
    BUFR_X1Y8            BUFR                         0.000     0.000 r  system_i/DVIClocking_0/U0/PixelClkBuffer/O
                         net (fo=2656, routed)        0.328     0.328    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_clk
    SLICE_X93Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.037     0.291    
    SLICE_X93Y100        FDRE (Hold_fdre_C_D)         0.075     0.366    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -0.366    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.122    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         pixel_dynclk
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { system_i/DVIClocking_0/U0/PixelClkBuffer/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         6.734       4.158      RAMB36_X4Y20    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg/CLKBWRCLK
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y124   system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y123   system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y142   system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y141   system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y148   system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y147   system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y146   system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLKDIV
Min Period        n/a     OSERDESE2/CLKDIV    n/a            1.667         6.734       5.067      OLOGIC_X1Y145   system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLKDIV
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X93Y101   system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[2][0]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y126  system_i/rst_vid_clk_dyn/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y115   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/detect_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X66Y112   system_i/vtg/U0/U_TC_TOP/generate_en_d_reg[1]_srl2___U_TC_TOP_detect_en_d_reg_r_0/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][1]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X100Y126  system_i/rst_vid_clk_dyn/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y115   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y115   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[4].sel_int_reg[4][1]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         3.367       2.387      SLICE_X58Y107   system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/GEN_SEL_DELAY[5].sel_int_reg[5][1]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  video_dynclk
  To Clock:  video_dynclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_dynclk
Waveform(ns):       { 0.000 0.834 }
Period(ns):         1.667
Sources:            { system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y124    system_i/rgb2dvi_0/U0/ClockSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y123    system_i/rgb2dvi_0/U0/ClockSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y142    system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y141    system_i/rgb2dvi_0/U0/DataEncoders[0].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y148    system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y147    system_i/rgb2dvi_0/U0/DataEncoders[1].DataSerializer/SerializerSlave/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y146    system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerMaster/CLK
Min Period  n/a     OSERDESE2/CLK       n/a            1.667         1.667       0.000      OLOGIC_X1Y145    system_i/rgb2dvi_0/U0/DataEncoders[2].DataSerializer/SerializerSlave/CLK
Min Period  n/a     BUFR/I              n/a            1.666         1.667       0.001      BUFR_X1Y8        system_i/DVIClocking_0/U0/PixelClkBuffer/I
Min Period  n/a     BUFIO/I             n/a            1.666         1.667       0.001      BUFIO_X1Y9       system_i/DVIClocking_0/U0/SerialClkBuffer/I
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       1.667       211.693    MMCME2_ADV_X1Y2  system_i/video_dynclk/inst/CLK_CORE_DRP_I/clk_inst/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  pixel_dynclk
  To Clock:  clk_out1_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        4.758ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.758ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.918ns  (logic 0.518ns (27.004%)  route 1.400ns (72.996%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y116                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/C
    SLICE_X82Y116        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[3]/Q
                         net (fo=1, routed)           1.400     1.918    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[3]
    SLICE_X62Y108        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X62Y108        FDRE (Setup_fdre_C_D)       -0.058     6.676    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.676    
                         arrival time                          -1.918    
  -------------------------------------------------------------------
                         slack                                  4.758    

Slack (MET) :             4.781ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.897ns  (logic 0.456ns (24.042%)  route 1.441ns (75.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/C
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[19]/Q
                         net (fo=1, routed)           1.441     1.897    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[19]
    SLICE_X54Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X54Y118        FDRE (Setup_fdre_C_D)       -0.056     6.678    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][19]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -1.897    
  -------------------------------------------------------------------
                         slack                                  4.781    

Slack (MET) :             4.789ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.852ns  (logic 0.456ns (24.616%)  route 1.396ns (75.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y131                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/C
    SLICE_X80Y131        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[9]/Q
                         net (fo=1, routed)           1.396     1.852    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[9]
    SLICE_X48Y118        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y118        FDRE (Setup_fdre_C_D)       -0.093     6.641    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.641    
                         arrival time                          -1.852    
  -------------------------------------------------------------------
                         slack                                  4.789    

Slack (MET) :             4.874ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.765ns  (logic 0.456ns (25.834%)  route 1.309ns (74.166%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y132                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/C
    SLICE_X67Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[6]/Q
                         net (fo=1, routed)           1.309     1.765    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[6]
    SLICE_X48Y121        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X48Y121        FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.765    
  -------------------------------------------------------------------
                         slack                                  4.874    

Slack (MET) :             4.969ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.718ns  (logic 0.456ns (26.542%)  route 1.262ns (73.458%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y129                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/C
    SLICE_X81Y129        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[21]/Q
                         net (fo=1, routed)           1.262     1.718    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[21]
    SLICE_X54Y113        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X54Y113        FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][21]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.718    
  -------------------------------------------------------------------
                         slack                                  4.969    

Slack (MET) :             5.018ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.669ns  (logic 0.518ns (31.035%)  route 1.151ns (68.965%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y132                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/C
    SLICE_X58Y132        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[25]/Q
                         net (fo=1, routed)           1.151     1.669    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[25]
    SLICE_X50Y123        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y123        FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][25]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.669    
  -------------------------------------------------------------------
                         slack                                  5.018    

Slack (MET) :             5.076ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.602ns  (logic 0.456ns (28.466%)  route 1.146ns (71.534%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y112                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/C
    SLICE_X81Y112        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[1]/Q
                         net (fo=1, routed)           1.146     1.602    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[1]
    SLICE_X58Y110        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X58Y110        FDRE (Setup_fdre_C_D)       -0.056     6.678    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.678    
                         arrival time                          -1.602    
  -------------------------------------------------------------------
                         slack                                  5.076    

Slack (MET) :             5.103ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.536ns  (logic 0.518ns (33.719%)  route 1.018ns (66.281%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y114                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/C
    SLICE_X66Y114        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[5]/Q
                         net (fo=1, routed)           1.018     1.536    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[5]
    SLICE_X57Y102        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X57Y102        FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.536    
  -------------------------------------------------------------------
                         slack                                  5.103    

Slack (MET) :             5.147ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.544ns  (logic 0.518ns (33.545%)  route 1.026ns (66.455%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y129                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/C
    SLICE_X62Y129        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[20]/Q
                         net (fo=1, routed)           1.026     1.544    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[20]
    SLICE_X50Y124        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X50Y124        FDRE (Setup_fdre_C_D)       -0.043     6.691    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                          6.691    
                         arrival time                          -1.544    
  -------------------------------------------------------------------
                         slack                                  5.147    

Slack (MET) :             5.171ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.468ns  (logic 0.456ns (31.060%)  route 1.012ns (68.940%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y132                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/C
    SLICE_X61Y132        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.ipif_RdData_reg[16]/Q
                         net (fo=1, routed)           1.012     1.468    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/in_data[16]
    SLICE_X51Y121        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X51Y121        FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2PROCCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.468    
  -------------------------------------------------------------------
                         slack                                  5.171    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[15]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[16]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[4]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[4]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[5]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[6]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[7]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ACACHE_Q_reg[0]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.175ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.668ns (16.003%)  route 3.506ns (83.997%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.364ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.215ns = ( 12.882 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.724    11.067    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.525    12.882    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y50         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]/C
                         clock pessimism              0.314    13.195    
                         clock uncertainty           -0.227    12.968    
    SLICE_X26Y50         FDRE (Setup_fdre_C_R)       -0.726    12.242    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_ALEN_Q_reg[1]
  -------------------------------------------------------------------
                         required time                         12.242    
                         arrival time                         -11.067    
  -------------------------------------------------------------------
                         slack                                  1.175    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.668ns (16.086%)  route 3.485ns (83.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 12.881 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.703    11.046    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y53         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.524    12.881    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]/C
                         clock pessimism              0.314    13.194    
                         clock uncertainty           -0.227    12.967    
    SLICE_X26Y53         FDRE (Setup_fdre_C_R)       -0.726    12.241    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[17]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.195    

Slack (MET) :             1.195ns  (required time - arrival time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.153ns  (logic 0.668ns (16.086%)  route 3.485ns (83.914%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.365ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.214ns = ( 12.881 - 6.667 ) 
    Source Clock Delay      (SCD):    6.893ns
    Clock Pessimism Removal (CPR):    0.314ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        1.715     6.893    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.518     7.411 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          2.782    10.193    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/aresetn
    SLICE_X27Y53         LUT1 (Prop_lut1_I0_O)        0.150    10.343 r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_1/O
                         net (fo=54, routed)          0.703    11.046    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue_n_0
    SLICE_X26Y53         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.524    12.881    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/aclk
    SLICE_X26Y53         FDRE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]/C
                         clock pessimism              0.314    13.194    
                         clock uncertainty           -0.227    12.967    
    SLICE_X26Y53         FDRE (Setup_fdre_C_R)       -0.726    12.241    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AADDR_Q_reg[18]
  -------------------------------------------------------------------
                         required time                         12.241    
                         arrival time                         -11.046    
  -------------------------------------------------------------------
                         slack                                  1.195    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.213ns (24.676%)  route 0.650ns (75.324%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.650     2.930    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X82Y92         LUT4 (Prop_lut4_I2_O)        0.049     2.979 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1/O
                         net (fo=1, routed)           0.000     2.979    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[3]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.853     2.741    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X82Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]/C
                         clock pessimism             -0.301     2.440    
                         clock uncertainty            0.227     2.668    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.131     2.799    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.799    
                         arrival time                           2.979    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.858ns  (logic 0.209ns (24.363%)  route 0.649ns (75.637%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.742ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.649     2.929    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/rst
    SLICE_X82Y95         LUT5 (Prop_lut5_I4_O)        0.045     2.974 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_i_1/O
                         net (fo=1, routed)           0.000     2.974    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rpw_gray_reg_n_10
    SLICE_X82Y95         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.854     2.742    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/wr_clk
    SLICE_X82Y95         FDSE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg/C
                         clock pessimism             -0.301     2.441    
                         clock uncertainty            0.227     2.669    
    SLICE_X82Y95         FDSE (Hold_fdse_C_D)         0.121     2.790    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_pf_ic_rc.gen_full_rst_val.ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.790    
                         arrival time                           2.974    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.325%)  route 0.650ns (75.675%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.650     2.930    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X82Y92         LUT5 (Prop_lut5_I1_O)        0.045     2.975 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.975    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[2]_i_1_n_0
    SLICE_X82Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.853     2.741    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X82Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]/C
                         clock pessimism             -0.301     2.440    
                         clock uncertainty            0.227     2.668    
    SLICE_X82Y92         FDRE (Hold_fdre_C_D)         0.121     2.789    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.789    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg_reg[0][Last]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.859ns  (logic 0.209ns (24.345%)  route 0.650ns (75.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.732ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.650     2.930    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X56Y86         LUT6 (Prop_lut6_I2_O)        0.045     2.975 r  system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg[0][Last]_i_1/O
                         net (fo=1, routed)           0.000     2.975    system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg[0][Last]_i_1_n_0
    SLICE_X56Y86         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg_reg[0][Last]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.844     2.732    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X56Y86         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg_reg[0][Last]/C
                         clock pessimism             -0.301     2.431    
                         clock uncertainty            0.227     2.659    
    SLICE_X56Y86         FDRE (Hold_fdre_C_D)         0.092     2.751    system_i/AXI_BayerToRGB_1/U0/sStrobesShiftReg_reg[0][Last]
  -------------------------------------------------------------------
                         required time                         -2.751    
                         arrival time                           2.975    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.652%)  route 0.575ns (73.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.280     2.560    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.605 r  system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1/O
                         net (fo=138, routed)         0.296     2.900    system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.845     2.733    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X54Y88         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[3]/C
                         clock pessimism             -0.301     2.432    
                         clock uncertainty            0.227     2.660    
    SLICE_X54Y88         FDRE (Hold_fdre_C_R)         0.009     2.669    system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.209ns (26.652%)  route 0.575ns (73.348%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.733ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.280     2.560    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.605 r  system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1/O
                         net (fo=138, routed)         0.296     2.900    system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0
    SLICE_X54Y88         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.845     2.733    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X54Y88         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[7]/C
                         clock pessimism             -0.301     2.432    
                         clock uncertainty            0.227     2.660    
    SLICE_X54Y88         FDRE (Hold_fdre_C_R)         0.009     2.669    system_i/AXI_BayerToRGB_1/U0/sLineBufferWriteData_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.669    
                         arrival time                           2.900    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.209ns (23.073%)  route 0.697ns (76.927%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.741ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.697     2.977    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/rst
    SLICE_X83Y92         LUT6 (Prop_lut6_I2_O)        0.045     3.022 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.022    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[0]_i_1_n_0
    SLICE_X83Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.853     2.741    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_clk
    SLICE_X83Y92         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]/C
                         clock pessimism             -0.301     2.440    
                         clock uncertainty            0.227     2.668    
    SLICE_X83Y92         FDRE (Hold_fdre_C_D)         0.091     2.759    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.759    
                         arrival time                           3.022    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.080%)  route 0.624ns (74.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.280     2.560    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.605 r  system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1/O
                         net (fo=138, routed)         0.345     2.949    system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.846     2.734    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[15]/C
                         clock pessimism             -0.301     2.434    
                         clock uncertainty            0.227     2.661    
    SLICE_X54Y92         FDRE (Hold_fdre_C_R)         0.009     2.670    system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.080%)  route 0.624ns (74.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.280     2.560    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.605 r  system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1/O
                         net (fo=138, routed)         0.345     2.949    system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.846     2.734    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[17]/C
                         clock pessimism             -0.301     2.434    
                         clock uncertainty            0.227     2.661    
    SLICE_X54Y92         FDRE (Hold_fdre_C_R)         0.009     2.670    system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out1_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.833ns  (logic 0.209ns (25.080%)  route 0.624ns (74.920%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.116ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.227ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out1_system_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=2895, routed)        0.579     2.116    system_i/rst_clk_wiz_0_50M/U0/slowest_sync_clk
    SLICE_X66Y88         FDRE                                         r  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y88         FDRE (Prop_fdre_C_Q)         0.164     2.280 f  system_i/rst_clk_wiz_0_50M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=43, routed)          0.280     2.560    system_i/AXI_BayerToRGB_1/U0/sStreamReset_n
    SLICE_X62Y89         LUT1 (Prop_lut1_I0_O)        0.045     2.605 r  system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1/O
                         net (fo=138, routed)         0.345     2.949    system_i/AXI_BayerToRGB_1/U0/sAXIMasterRed[9]_i_1_n_0
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.846     2.734    system_i/AXI_BayerToRGB_1/U0/StreamClk
    SLICE_X54Y92         FDRE                                         r  system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[21]/C
                         clock pessimism             -0.301     2.434    
                         clock uncertainty            0.227     2.661    
    SLICE_X54Y92         FDRE (Hold_fdre_C_R)         0.009     2.670    system_i/AXI_BayerToRGB_1/U0/sOtherPixelsData_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.670    
                         arrival time                           2.949    
  -------------------------------------------------------------------
                         slack                                  0.280    





---------------------------------------------------------------------------------------------------
From Clock:  MIPI_D_PHY_RX_0_RxByteClkHS
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       17.655ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.655ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.171ns  (logic 0.419ns (35.794%)  route 0.752ns (64.206%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.752     1.171    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X58Y99         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)       -0.218    18.826    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         18.826    
                         arrival time                          -1.171    
  -------------------------------------------------------------------
                         slack                                 17.655    

Slack (MET) :             17.720ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.057ns  (logic 0.419ns (39.640%)  route 0.638ns (60.359%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.638     1.057    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X60Y99         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.267    18.777    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         18.777    
                         arrival time                          -1.057    
  -------------------------------------------------------------------
                         slack                                 17.720    

Slack (MET) :             17.784ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.167ns  (logic 0.456ns (39.063%)  route 0.711ns (60.937%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.711     1.167    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X60Y100        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X60Y100        FDRE (Setup_fdre_C_D)       -0.093    18.951    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -1.167    
  -------------------------------------------------------------------
                         slack                                 17.784    

Slack (MET) :             17.944ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        1.053ns  (logic 0.456ns (43.310%)  route 0.597ns (56.690%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.597     1.053    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X58Y99         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X58Y99         FDRE (Setup_fdre_C_D)       -0.047    18.997    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         18.997    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 17.944    

Slack (MET) :             18.053ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            19.044ns  (MaxDelay Path 19.044ns)
  Data Path Delay:        0.898ns  (logic 0.456ns (50.784%)  route 0.442ns (49.216%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 19.044ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X61Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.442     0.898    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[4]
    SLICE_X60Y99         FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   19.044    19.044    
    SLICE_X60Y99         FDRE (Setup_fdre_C_D)       -0.093    18.951    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         18.951    
                         arrival time                          -0.898    
  -------------------------------------------------------------------
                         slack                                 18.053    





---------------------------------------------------------------------------------------------------
From Clock:  pixel_dynclk
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.213ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.213ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.253ns  (logic 0.419ns (33.443%)  route 0.834ns (66.557%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.834     1.253    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[7]
    SLICE_X88Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)       -0.268     6.466    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.466    
                         arrival time                          -1.253    
  -------------------------------------------------------------------
                         slack                                  5.213    

Slack (MET) :             5.382ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.133ns  (logic 0.478ns (42.206%)  route 0.655ns (57.794%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.655     1.133    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[5]
    SLICE_X86Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X86Y99         FDRE (Setup_fdre_C_D)       -0.219     6.515    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.515    
                         arrival time                          -1.133    
  -------------------------------------------------------------------
                         slack                                  5.382    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.070ns  (logic 0.478ns (44.658%)  route 0.592ns (55.342%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.592     1.070    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X85Y97         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X85Y97         FDRE (Setup_fdre_C_D)       -0.272     6.462    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.462    
                         arrival time                          -1.070    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.409ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.230ns  (logic 0.456ns (37.085%)  route 0.774ns (62.915%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/C
    SLICE_X88Y101        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[6]/Q
                         net (fo=1, routed)           0.774     1.230    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[6]
    SLICE_X88Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X88Y99         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.230    
  -------------------------------------------------------------------
                         slack                                  5.409    

Slack (MET) :             5.445ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.071ns  (logic 0.478ns (44.626%)  route 0.593ns (55.374%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.593     1.071    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X86Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X86Y98         FDRE (Setup_fdre_C_D)       -0.218     6.516    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.516    
                         arrival time                          -1.071    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.473ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.214ns  (logic 0.518ns (42.668%)  route 0.696ns (57.332%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.696     1.214    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X86Y96         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -1.214    
  -------------------------------------------------------------------
                         slack                                  5.473    

Slack (MET) :             5.538ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.101ns  (logic 0.456ns (41.422%)  route 0.645ns (58.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/C
    SLICE_X88Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[9]/Q
                         net (fo=1, routed)           0.645     1.101    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[9]
    SLICE_X84Y99         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X84Y99         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][9]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -1.101    
  -------------------------------------------------------------------
                         slack                                  5.538    

Slack (MET) :             5.586ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        1.103ns  (logic 0.518ns (46.977%)  route 0.585ns (53.023%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.585     1.103    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[4]
    SLICE_X86Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X86Y98         FDRE (Setup_fdre_C_D)       -0.045     6.689    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.689    
                         arrival time                          -1.103    
  -------------------------------------------------------------------
                         slack                                  5.586    

Slack (MET) :             5.692ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.995ns  (logic 0.518ns (52.062%)  route 0.477ns (47.938%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X86Y101        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.477     0.995    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X86Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X86Y100        FDRE (Setup_fdre_C_D)       -0.047     6.687    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.687    
                         arrival time                          -0.995    
  -------------------------------------------------------------------
                         slack                                  5.692    

Slack (MET) :             5.716ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             clk_out2_system_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (MaxDelay Path 6.734ns)
  Data Path Delay:        0.923ns  (logic 0.456ns (49.409%)  route 0.467ns (50.591%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.734ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/C
    SLICE_X87Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.467     0.923    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[8]
    SLICE_X84Y98         FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.734     6.734    
    SLICE_X84Y98         FDRE (Setup_fdre_C_D)       -0.095     6.639    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.639    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  5.716    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  MIPI_D_PHY_RX_0_RxByteClkHS

Setup :            0  Failing Endpoints,  Worst Slack        5.527ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.527ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.922ns  (logic 0.419ns (45.422%)  route 0.503ns (54.578%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.503     0.922    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X58Y100        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.218     6.449    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -0.922    
  -------------------------------------------------------------------
                         slack                                  5.527    

Slack (MET) :             5.535ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.087ns  (logic 0.456ns (41.965%)  route 0.631ns (58.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y102                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/C
    SLICE_X59Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.631     1.087    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[4]
    SLICE_X58Y102        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)       -0.045     6.622    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.622    
                         arrival time                          -1.087    
  -------------------------------------------------------------------
                         slack                                  5.535    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.889ns  (logic 0.419ns (47.140%)  route 0.470ns (52.860%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.470     0.889    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X58Y102        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)       -0.218     6.449    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.449    
                         arrival time                          -0.889    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.101%)  route 0.602ns (56.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y100                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X60Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.602     1.058    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X58Y100        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X58Y100        FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  5.562    

Slack (MET) :             5.562ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             MIPI_D_PHY_RX_0_RxByteClkHS
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.058ns  (logic 0.456ns (43.101%)  route 0.602ns (56.899%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y102                                     0.000     0.000 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X60Y102        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.602     1.058    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X58Y102        FDRE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X58Y102        FDRE (Setup_fdre_C_D)       -0.047     6.620    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.620    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  5.562    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_clk_wiz_0_0
  To Clock:  pixel_dynclk

Setup :            0  Failing Endpoints,  Worst Slack       18.563ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.563ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.344ns  (logic 0.518ns (38.537%)  route 0.826ns (61.463%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y106                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/C
    SLICE_X50Y106        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[35]/Q
                         net (fo=1, routed)           0.826     1.344    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[35]
    SLICE_X52Y110        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)       -0.093    19.907    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][35]
  -------------------------------------------------------------------
                         required time                         19.907    
                         arrival time                          -1.344    
  -------------------------------------------------------------------
                         slack                                 18.563    

Slack (MET) :             18.607ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.298ns  (logic 0.456ns (35.131%)  route 0.842ns (64.869%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y121                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/C
    SLICE_X49Y121        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[9]/Q
                         net (fo=1, routed)           0.842     1.298    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[9]
    SLICE_X55Y121        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X55Y121        FDRE (Setup_fdre_C_D)       -0.095    19.905    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][9]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.298    
  -------------------------------------------------------------------
                         slack                                 18.607    

Slack (MET) :             18.668ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.064ns  (logic 0.419ns (39.375%)  route 0.645ns (60.625%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/C
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[36]/Q
                         net (fo=1, routed)           0.645     1.064    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[36]
    SLICE_X52Y112        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y112        FDRE (Setup_fdre_C_D)       -0.268    19.732    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][36]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.064    
  -------------------------------------------------------------------
                         slack                                 18.668    

Slack (MET) :             18.679ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.053ns  (logic 0.419ns (39.779%)  route 0.634ns (60.221%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y108                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/C
    SLICE_X52Y108        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[38]/Q
                         net (fo=1, routed)           0.634     1.053    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[38]
    SLICE_X52Y112        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y112        FDRE (Setup_fdre_C_D)       -0.268    19.732    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][38]
  -------------------------------------------------------------------
                         required time                         19.732    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                 18.679    

Slack (MET) :             18.733ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.172ns  (logic 0.518ns (44.184%)  route 0.654ns (55.816%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y124                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/C
    SLICE_X50Y124        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[18]/Q
                         net (fo=1, routed)           0.654     1.172    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[18]
    SLICE_X51Y124        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X51Y124        FDRE (Setup_fdre_C_D)       -0.095    19.905    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][18]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 18.733    

Slack (MET) :             18.740ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.152ns  (logic 0.518ns (44.965%)  route 0.634ns (55.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y123                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/C
    SLICE_X50Y123        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[20]/Q
                         net (fo=1, routed)           0.634     1.152    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[20]
    SLICE_X52Y123        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y123        FDRE (Setup_fdre_C_D)       -0.108    19.892    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][20]
  -------------------------------------------------------------------
                         required time                         19.892    
                         arrival time                          -1.152    
  -------------------------------------------------------------------
                         slack                                 18.740    

Slack (MET) :             18.747ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.172ns  (logic 0.456ns (38.903%)  route 0.716ns (61.097%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y118                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/C
    SLICE_X52Y118        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[5]/Q
                         net (fo=1, routed)           0.716     1.172    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[5]
    SLICE_X57Y119        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X57Y119        FDRE (Setup_fdre_C_D)       -0.081    19.919    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][5]
  -------------------------------------------------------------------
                         required time                         19.919    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                 18.747    

Slack (MET) :             18.801ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.933ns  (logic 0.478ns (51.224%)  route 0.455ns (48.776%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y110                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/C
    SLICE_X50Y110        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[12]/Q
                         net (fo=1, routed)           0.455     0.933    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[12]
    SLICE_X52Y110        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y110        FDRE (Setup_fdre_C_D)       -0.266    19.734    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][12]
  -------------------------------------------------------------------
                         required time                         19.734    
                         arrival time                          -0.933    
  -------------------------------------------------------------------
                         slack                                 18.801    

Slack (MET) :             18.811ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.094ns  (logic 0.456ns (41.691%)  route 0.638ns (58.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y95                                      0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/C
    SLICE_X51Y95         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[37]/Q
                         net (fo=1, routed)           0.638     1.094    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[37]
    SLICE_X52Y100        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X52Y100        FDRE (Setup_fdre_C_D)       -0.095    19.905    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][37]
  -------------------------------------------------------------------
                         required time                         19.905    
                         arrival time                          -1.094    
  -------------------------------------------------------------------
                         slack                                 18.811    

Slack (MET) :             18.828ns  (required time - arrival time)
  Source:                 system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        1.125ns  (logic 0.456ns (40.520%)  route 0.669ns (59.480%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110                                     0.000     0.000 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/C
    SLICE_X51Y110        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.proc_sync1_reg[16]/Q
                         net (fo=1, routed)           0.669     1.125    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][44]_0[16]
    SLICE_X54Y111        FDRE                                         r  system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X54Y111        FDRE (Setup_fdre_C_D)       -0.047    19.953    system_i/vtg/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[0][16]
  -------------------------------------------------------------------
                         required time                         19.953    
                         arrival time                          -1.125    
  -------------------------------------------------------------------
                         slack                                 18.828    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  pixel_dynclk

Setup :            0  Failing Endpoints,  Worst Slack        5.075ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.075ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.324ns  (logic 0.419ns (31.636%)  route 0.905ns (68.364%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.905     1.324    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[5]
    SLICE_X88Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X88Y100        FDRE (Setup_fdre_C_D)       -0.268     6.399    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.399    
                         arrival time                          -1.324    
  -------------------------------------------------------------------
                         slack                                  5.075    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.341ns  (logic 0.456ns (34.011%)  route 0.885ns (65.989%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.885     1.341    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X93Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X93Y101        FDRE (Setup_fdre_C_D)       -0.103     6.564    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          6.564    
                         arrival time                          -1.341    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.305ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.267ns  (logic 0.456ns (35.995%)  route 0.811ns (64.005%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.811     1.267    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X91Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X91Y100        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.267    
  -------------------------------------------------------------------
                         slack                                  5.305    

Slack (MET) :             5.333ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.058ns  (logic 0.419ns (39.610%)  route 0.639ns (60.390%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/C
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[5]/Q
                         net (fo=1, routed)           0.639     1.058    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[5]
    SLICE_X89Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X89Y102        FDRE (Setup_fdre_C_D)       -0.276     6.391    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][5]
  -------------------------------------------------------------------
                         required time                          6.391    
                         arrival time                          -1.058    
  -------------------------------------------------------------------
                         slack                                  5.333    

Slack (MET) :             5.362ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.035ns  (logic 0.419ns (40.488%)  route 0.616ns (59.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y101                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/C
    SLICE_X84Y101        FDRE (Prop_fdre_C_Q)         0.419     0.419 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[7]/Q
                         net (fo=1, routed)           0.616     1.035    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[7]
    SLICE_X83Y101        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X83Y101        FDRE (Setup_fdre_C_D)       -0.270     6.397    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][7]
  -------------------------------------------------------------------
                         required time                          6.397    
                         arrival time                          -1.035    
  -------------------------------------------------------------------
                         slack                                  5.362    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.967ns  (logic 0.478ns (49.435%)  route 0.489ns (50.565%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.489     0.967    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X87Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X87Y100        FDRE (Setup_fdre_C_D)       -0.267     6.400    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          6.400    
                         arrival time                          -0.967    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.433ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.139ns  (logic 0.456ns (40.042%)  route 0.683ns (59.958%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X89Y100        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.683     1.139    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X93Y100        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X93Y100        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.139    
  -------------------------------------------------------------------
                         slack                                  5.433    

Slack (MET) :             5.441ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.131ns  (logic 0.518ns (45.811%)  route 0.613ns (54.189%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.613     1.131    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X88Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X88Y102        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.131    
  -------------------------------------------------------------------
                         slack                                  5.441    

Slack (MET) :             5.443ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        1.129ns  (logic 0.518ns (45.882%)  route 0.611ns (54.118%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y103                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/C
    SLICE_X92Y103        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[8]/Q
                         net (fo=1, routed)           0.611     1.129    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[8]
    SLICE_X93Y103        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X93Y103        FDRE (Setup_fdre_C_D)       -0.095     6.572    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][8]
  -------------------------------------------------------------------
                         required time                          6.572    
                         arrival time                          -1.129    
  -------------------------------------------------------------------
                         slack                                  5.443    

Slack (MET) :             5.466ns  (required time - arrival time)
  Source:                 system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by pixel_dynclk  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             pixel_dynclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (MaxDelay Path 6.667ns)
  Data Path Delay:        0.932ns  (logic 0.478ns (51.275%)  route 0.454ns (48.725%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.667ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100                                     0.000     0.000 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.454     0.932    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X83Y102        FDRE                                         r  system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.667     6.667    
    SLICE_X83Y102        FDRE (Setup_fdre_C_D)       -0.269     6.398    system_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          6.398    
                         arrival time                          -0.932    
  -------------------------------------------------------------------
                         slack                                  5.466    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  MIPI_D_PHY_RX_0_RxByteClkHS
  To Clock:  MIPI_D_PHY_RX_0_RxByteClkHS

Setup :            0  Failing Endpoints,  Worst Slack       17.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.365ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.535%)  route 0.953ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 22.995 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X61Y101        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.953     5.660    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X63Y105        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.909    22.995    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X63Y105        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]/C
                         clock pessimism              0.311    23.305    
                         clock uncertainty           -0.035    23.270    
    SLICE_X63Y105        FDCE (Recov_fdce_C_CLR)     -0.580    22.690    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[0]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.030ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        1.372ns  (logic 0.419ns (30.535%)  route 0.953ns (69.465%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 22.995 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/RxByteClkHS
    SLICE_X61Y101        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y101        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/SyncSReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=6, routed)           0.953     5.660    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/oSyncStages_reg[1][0]
    SLICE_X63Y105        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.909    22.995    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/RxByteClkHS
    SLICE_X63Y105        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]/C
                         clock pessimism              0.311    23.305    
                         clock uncertainty           -0.035    23.270    
    SLICE_X63Y105        FDCE (Recov_fdce_C_CLR)     -0.580    22.690    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/delay_reg[1]
  -------------------------------------------------------------------
                         required time                         22.690    
                         arrival time                          -5.660    
  -------------------------------------------------------------------
                         slack                                 17.030    

Slack (MET) :             17.054ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.419ns (30.969%)  route 0.934ns (69.031%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 22.995 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X59Y105        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.934     5.640    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X60Y105        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.909    22.995    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X60Y105        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg/C
                         clock pessimism              0.269    23.263    
                         clock uncertainty           -0.035    23.228    
    SLICE_X60Y105        FDPE (Recov_fdpe_C_PRE)     -0.534    22.694    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d3_reg
  -------------------------------------------------------------------
                         required time                         22.694    
                         arrival time                          -5.640    
  -------------------------------------------------------------------
                         slack                                 17.054    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.478ns (41.382%)  route 0.677ns (58.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.909 - 19.044 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.888     4.198    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/CLK
    SLICE_X98Y111        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDPE (Prop_fdpe_C_Q)         0.478     4.676 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.677     5.353    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst
    SLICE_X101Y112       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.823    22.909    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X101Y112       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/C
                         clock pessimism              0.308    23.216    
                         clock uncertainty           -0.035    23.181    
    SLICE_X101Y112       FDPE (Recov_fdpe_C_PRE)     -0.530    22.651    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.298ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        1.155ns  (logic 0.478ns (41.382%)  route 0.677ns (58.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.865ns = ( 22.909 - 19.044 ) 
    Source Clock Delay      (SCD):    4.198ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.888     4.198    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/CLK
    SLICE_X98Y111        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y111        FDPE (Prop_fdpe_C_Q)         0.478     4.676 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.677     5.353    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst
    SLICE_X101Y112       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.823    22.909    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X101Y112       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/C
                         clock pessimism              0.308    23.216    
                         clock uncertainty           -0.035    23.181    
    SLICE_X101Y112       FDPE (Recov_fdpe_C_PRE)     -0.530    22.651    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg
  -------------------------------------------------------------------
                         required time                         22.651    
                         arrival time                          -5.353    
  -------------------------------------------------------------------
                         slack                                 17.298    

Slack (MET) :             17.435ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.837%)  route 0.501ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 22.896 - 19.044 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.873     4.183    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/CLK
    SLICE_X100Y123       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y123       FDPE (Prop_fdpe_C_Q)         0.478     4.661 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.501     5.162    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst
    SLICE_X102Y123       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.810    22.896    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X102Y123       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg/C
                         clock pessimism              0.269    23.164    
                         clock uncertainty           -0.035    23.129    
    SLICE_X102Y123       FDPE (Recov_fdpe_C_PRE)     -0.532    22.597    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dLogicRst_reg
  -------------------------------------------------------------------
                         required time                         22.597    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                 17.435    

Slack (MET) :             17.477ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.478ns (48.837%)  route 0.501ns (51.163%))
  Logic Levels:           0  
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 22.896 - 19.044 ) 
    Source Clock Delay      (SCD):    4.183ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.873     4.183    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/CLK
    SLICE_X100Y123       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y123       FDPE (Prop_fdpe_C_Q)         0.478     4.661 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/SerdesReset/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=5, routed)           0.501     5.162    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst
    SLICE_X102Y123       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.810    22.896    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/CLK
    SLICE_X102Y123       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg/C
                         clock pessimism              0.269    23.164    
                         clock uncertainty           -0.035    23.129    
    SLICE_X102Y123       FDPE (Recov_fdpe_C_PRE)     -0.490    22.639    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/HSDeserializerX/dSerdesRst_q_reg
  -------------------------------------------------------------------
                         required time                         22.639    
                         arrival time                          -5.162    
  -------------------------------------------------------------------
                         slack                                 17.477    

Slack (MET) :             17.495ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.072%)  route 0.490ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 22.995 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.490     5.197    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y104        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.909    22.995    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.269    23.263    
                         clock uncertainty           -0.035    23.228    
    SLICE_X62Y104        FDPE (Recov_fdpe_C_PRE)     -0.536    22.692    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 17.495    

Slack (MET) :             17.495ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.909ns  (logic 0.419ns (46.072%)  route 0.490ns (53.928%))
  Logic Levels:           0  
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.951ns = ( 22.995 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.490     5.197    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y104        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.909    22.995    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.269    23.263    
                         clock uncertainty           -0.035    23.228    
    SLICE_X62Y104        FDPE (Recov_fdpe_C_PRE)     -0.536    22.692    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         22.692    
                         arrival time                          -5.197    
  -------------------------------------------------------------------
                         slack                                 17.495    

Slack (MET) :             17.529ns  (required time - arrival time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
                            (recovery check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            19.044ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@19.044ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.419ns (45.511%)  route 0.502ns (54.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.952ns = ( 22.996 - 19.044 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.311ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.944     0.944 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.944    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.816     1.760 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.519     2.279    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         1.031     3.310 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.977     4.287    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X59Y105        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDPE (Prop_fdpe_C_Q)         0.419     4.706 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=9, routed)           0.502     5.208    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X59Y104        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                     19.044    19.044 r  
    J18                                               0.000    19.044 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000    19.044    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.901    19.945 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000    19.945    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.756    20.701 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.467    21.168    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.918    22.086 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.910    22.996    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                         clock pessimism              0.311    23.306    
                         clock uncertainty           -0.035    23.271    
    SLICE_X59Y104        FDPE (Recov_fdpe_C_PRE)     -0.534    22.737    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg
  -------------------------------------------------------------------
                         required time                         22.737    
                         arrival time                          -5.208    
  -------------------------------------------------------------------
                         slack                                 17.529    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.169     1.724    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y104        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y104        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.169     1.724    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y104        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y104        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.169     1.724    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y104        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y104        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.141ns (45.541%)  route 0.169ns (54.459%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.169     1.724    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y104        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y104        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y104        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.045%)  route 0.176ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.542 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.176     1.719    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y104        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.364     1.451    
    SLICE_X62Y104        FDPE (Remov_fdpe_C_PRE)     -0.125     1.326    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.392ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.304ns  (logic 0.128ns (42.045%)  route 0.176ns (57.955%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.128     1.542 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.176     1.719    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X62Y104        FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X62Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.364     1.451    
    SLICE_X62Y104        FDPE (Remov_fdpe_C_PRE)     -0.125     1.326    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.326    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.392    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.220     1.775    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y103        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y103        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.220     1.775    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y103        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y103        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.220     1.775    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y103        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y103        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock MIPI_D_PHY_RX_0_RxByteClkHS  {rise@0.000ns fall@9.522ns period=19.044ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns - MIPI_D_PHY_RX_0_RxByteClkHS rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.083%)  route 0.220ns (60.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.815ns
    Source Clock Delay      (SCD):    1.414ns
    Clock Pessimism Removal (CPR):    0.364ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.372     0.372 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.372    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.244     0.616 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.206     0.822    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     1.092 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.322     1.414    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/s_aclk
    SLICE_X59Y104        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y104        FDPE (Prop_fdpe_C_Q)         0.141     1.555 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=18, routed)          0.220     1.775    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X61Y103        FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock MIPI_D_PHY_RX_0_RxByteClkHS rise edge)
                                                      0.000     0.000 r  
    J18                                               0.000     0.000 r  dphy_hs_clock_clk_p (IN)
                         net (fo=0)                   0.000     0.000    system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/dphy_clk_hs_p
    J18                  IBUFDS (Prop_ibufds_I_O)     0.407     0.407 r  system_i/MIPI_D_PHY_RX_0/U0/ClockInputBuffer/LaneHighSpeed/O
                         net (fo=1, routed)           0.000     0.407    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/aHS
    IDELAY_X1Y122        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      0.306     0.713 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/InputDelay/DATAOUT
                         net (fo=2, routed)           0.312     1.025    system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/HS_ClockDly
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     1.456 r  system_i/MIPI_D_PHY_RX_0/U0/ClockLane/HSClockingX/DivClkBuffer/O
                         net (fo=379, routed)         0.359     1.815    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X61Y103        FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.364     1.451    
    SLICE_X61Y103        FDCE (Remov_fdce_C_CLR)     -0.092     1.359    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.416    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_system_clk_wiz_0_0
  To Clock:  clk_out2_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.865ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.773ns (23.420%)  route 2.528ns (76.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 12.933 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.414    10.225    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y43         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.575    12.933    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y43         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism              0.602    13.535    
                         clock uncertainty           -0.085    13.450    
    SLICE_X22Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    13.089    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.865ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.773ns (23.420%)  route 2.528ns (76.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 12.933 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.414    10.225    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y43         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.575    12.933    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y43         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism              0.602    13.535    
                         clock uncertainty           -0.085    13.450    
    SLICE_X22Y43         FDPE (Recov_fdpe_C_PRE)     -0.361    13.089    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         13.089    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.865    

Slack (MET) :             2.907ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 0.773ns (23.420%)  route 2.528ns (76.580%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.266ns = ( 12.933 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.602ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          1.414    10.225    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X22Y43         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.575    12.933    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X22Y43         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism              0.602    13.535    
                         clock uncertainty           -0.085    13.450    
    SLICE_X22Y43         FDPE (Recov_fdpe_C_PRE)     -0.319    13.131    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.131    
                         arrival time                         -10.225    
  -------------------------------------------------------------------
                         slack                                  2.907    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.773ns (27.932%)  route 1.994ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 12.926 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.881     9.691    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y42         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.568    12.926    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y42         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.639    13.565    
                         clock uncertainty           -0.085    13.480    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.075    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.773ns (27.932%)  route 1.994ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 12.926 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.881     9.691    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y42         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.568    12.926    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y42         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism              0.639    13.565    
                         clock uncertainty           -0.085    13.480    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.075    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.384ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.773ns (27.932%)  route 1.994ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 12.926 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.881     9.691    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y42         FDCE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.568    12.926    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y42         FDCE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.639    13.565    
                         clock uncertainty           -0.085    13.480    
    SLICE_X24Y42         FDCE (Recov_fdce_C_CLR)     -0.405    13.075    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.075    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.384    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.773ns (28.083%)  route 1.980ns (71.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 12.877 - 6.667 ) 
    Source Clock Delay      (SCD):    6.872ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.694     6.872    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y83         FDPE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.478     7.350 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     8.226    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y83         LUT3 (Prop_lut3_I2_O)        0.295     8.521 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.103     9.625    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y82         FDCE                                         f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.520    12.877    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y82         FDCE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism              0.637    13.514    
                         clock uncertainty           -0.085    13.429    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    13.024    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.773ns (28.083%)  route 1.980ns (71.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 12.877 - 6.667 ) 
    Source Clock Delay      (SCD):    6.872ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.694     6.872    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y83         FDPE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.478     7.350 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     8.226    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y83         LUT3 (Prop_lut3_I2_O)        0.295     8.521 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.103     9.625    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X29Y82         FDCE                                         f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.520    12.877    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X29Y82         FDCE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism              0.637    13.514    
                         clock uncertainty           -0.085    13.429    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    13.024    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.753ns  (logic 0.773ns (28.083%)  route 1.980ns (71.917%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.210ns = ( 12.877 - 6.667 ) 
    Source Clock Delay      (SCD):    6.872ns
    Clock Pessimism Removal (CPR):    0.637ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.694     6.872    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X30Y83         FDPE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y83         FDPE (Prop_fdpe_C_Q)         0.478     7.350 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.876     8.226    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X30Y83         LUT3 (Prop_lut3_I2_O)        0.295     8.521 f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.103     9.625    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/AR[0]
    SLICE_X29Y82         FDCE                                         f  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.520    12.877    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X29Y82         FDCE                                         r  system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/C
                         clock pessimism              0.637    13.514    
                         clock uncertainty           -0.085    13.429    
    SLICE_X29Y82         FDCE (Recov_fdce_C_CLR)     -0.405    13.024    system_i/axi_mem_intercon_1/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         13.024    
                         arrival time                          -9.625    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (recovery check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_system_clk_wiz_0_0 rise@6.667ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.767ns  (logic 0.773ns (27.932%)  route 1.994ns (72.068%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.259ns = ( 12.926 - 6.667 ) 
    Source Clock Delay      (SCD):    6.924ns
    Clock Pessimism Removal (CPR):    0.639ns
  Clock Uncertainty:      0.085ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.154ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.746     6.924    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y45         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y45         FDPE (Prop_fdpe_C_Q)         0.478     7.402 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=2, routed)           1.113     8.515    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X26Y40         LUT3 (Prop_lut3_I2_O)        0.295     8.810 f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=33, routed)          0.881     9.691    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X24Y42         FDPE                                         f  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      6.667     6.667 r  
    PS7_X0Y0             PS7                          0.000     6.667 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     7.755    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.846 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     9.458    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.083     9.541 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    11.266    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.357 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        1.568    12.926    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X24Y42         FDPE                                         r  system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism              0.639    13.565    
                         clock uncertainty           -0.085    13.480    
    SLICE_X24Y42         FDPE (Recov_fdpe_C_PRE)     -0.359    13.121    system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         13.121    
                         arrival time                          -9.691    
  -------------------------------------------------------------------
                         slack                                  3.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.896%)  route 0.239ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.662     2.200    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X59Y100        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDPE (Prop_fdpe_C_Q)         0.128     2.328 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.566    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X59Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.356     2.382    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.146     2.236    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.896%)  route 0.239ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.662     2.200    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X59Y100        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDPE (Prop_fdpe_C_Q)         0.128     2.328 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.566    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X59Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.356     2.382    
    SLICE_X59Y98         FDCE (Remov_fdce_C_CLR)     -0.146     2.236    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.236    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.128ns (34.896%)  route 0.239ns (65.104%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.200ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.662     2.200    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X59Y100        FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDPE (Prop_fdpe_C_Q)         0.128     2.328 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.239     2.566    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X59Y98         FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.356     2.382    
    SLICE_X59Y98         FDPE (Remov_fdpe_C_PRE)     -0.149     2.233    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -2.233    
                         arrival time                           2.566    
  -------------------------------------------------------------------
                         slack                                  0.333    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.231     2.489    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X58Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X58Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.608     2.130    
    SLICE_X58Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.063    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.231     2.489    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X58Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X58Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.608     2.130    
    SLICE_X58Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.063    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.231     2.489    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X58Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X58Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.608     2.130    
    SLICE_X58Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.063    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.426ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.231     2.489    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X58Y98         FDCE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X58Y98         FDCE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.608     2.130    
    SLICE_X58Y98         FDCE (Remov_fdce_C_CLR)     -0.067     2.063    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.063    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.430ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.917%)  route 0.231ns (62.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.738ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.231     2.489    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X58Y98         FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.850     2.738    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/m_aclk
    SLICE_X58Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.608     2.130    
    SLICE_X58Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     2.059    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.059    
                         arrival time                           2.489    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.275     2.533    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X62Y98         FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.851     2.739    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_aclk
    SLICE_X62Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.585     2.154    
    SLICE_X62Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     2.083    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.450    

Slack (MET) :             0.450ns  (arrival time - required time)
  Source:                 system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Destination:            system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock clk_out2_system_clk_wiz_0_0  {rise@0.000ns fall@3.333ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_system_clk_wiz_0_0 rise@0.000ns - clk_out2_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.872%)  route 0.275ns (66.128%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.739ns
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.580     2.117    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/m_aclk
    SLICE_X59Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y98         FDPE (Prop_fdpe_C_Q)         0.141     2.258 f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=23, routed)          0.275     2.533    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X62Y98         FDPE                                         f  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out2_system_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=5173, routed)        0.851     2.739    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_aclk
    SLICE_X62Y98         FDPE                                         r  system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.585     2.154    
    SLICE_X62Y98         FDPE (Remov_fdpe_C_PRE)     -0.071     2.083    system_i/MIPI_CSI_2_RX_0/U0/MIPI_CSI2_Rx_inst/LLP_inst/DataFIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.083    
                         arrival time                           2.533    
  -------------------------------------------------------------------
                         slack                                  0.450    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_system_clk_wiz_0_0
  To Clock:  clk_out3_system_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        3.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.497ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.009ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.185%)  route 0.925ns (68.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 11.464 - 5.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.973     7.151    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.419     7.570 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.925     8.495    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X100Y121       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.773    11.464    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X100Y121       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.657    12.121    
                         clock uncertainty           -0.081    12.040    
    SLICE_X100Y121       FDPE (Recov_fdpe_C_PRE)     -0.536    11.504    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.504    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  3.009    

Slack (MET) :             3.051ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.344ns  (logic 0.419ns (31.185%)  route 0.925ns (68.815%))
  Logic Levels:           0  
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.464ns = ( 11.464 - 5.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.973     7.151    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.419     7.570 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.925     8.495    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X100Y121       FDCE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.773    11.464    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X100Y121       FDCE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.657    12.121    
                         clock uncertainty           -0.081    12.040    
    SLICE_X100Y121       FDCE (Recov_fdce_C_CLR)     -0.494    11.546    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.546    
                         arrival time                          -8.495    
  -------------------------------------------------------------------
                         slack                                  3.051    

Slack (MET) :             3.209ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (recovery check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.228%)  route 0.738ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 11.474 - 5.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.973     7.151    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.419     7.570 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.738     8.308    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X98Y110        FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.783    11.474    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X98Y110        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism              0.657    12.131    
                         clock uncertainty           -0.081    12.050    
    SLICE_X98Y110        FDPE (Recov_fdpe_C_PRE)     -0.533    11.517    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         11.517    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  3.209    

Slack (MET) :             3.251ns  (required time - arrival time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (recovery check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out3_system_clk_wiz_0_0 rise@5.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.157ns  (logic 0.419ns (36.228%)  route 0.738ns (63.772%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.474ns = ( 11.474 - 5.000 ) 
    Source Clock Delay      (SCD):    7.151ns
    Clock Pessimism Removal (CPR):    0.657ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.147ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.806     3.100    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     3.188 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.889     5.077    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.101     5.178 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.973     7.151    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.419     7.570 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.738     8.308    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X98Y110        FDCE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           1.612     7.792    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083     7.875 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.725     9.600    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091     9.691 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         1.783    11.474    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X98Y110        FDCE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism              0.657    12.131    
                         clock uncertainty           -0.081    12.050    
    SLICE_X98Y110        FDCE (Recov_fdce_C_CLR)     -0.491    11.559    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         11.559    
                         arrival time                          -8.308    
  -------------------------------------------------------------------
                         slack                                  3.251    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.497ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.441%)  route 0.267ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.128     2.354 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.267     2.620    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X98Y110        FDCE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.964     2.852    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X98Y110        FDCE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.608     2.244    
    SLICE_X98Y110        FDCE (Remov_fdce_C_CLR)     -0.120     2.124    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.124    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.501ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.441%)  route 0.267ns (67.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.852ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.128     2.354 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.267     2.620    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X98Y110        FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.964     2.852    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/RefClk
    SLICE_X98Y110        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.608     2.244    
    SLICE_X98Y110        FDPE (Remov_fdpe_C_PRE)     -0.124     2.120    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[1].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.120    
                         arrival time                           2.620    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.584ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
                            (removal check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.199%)  route 0.343ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.128     2.354 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.696    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X100Y121       FDCE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.954     2.842    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X100Y121       FDCE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg/C
                         clock pessimism             -0.608     2.234    
    SLICE_X100Y121       FDCE (Remov_fdce_C_CLR)     -0.121     2.112    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSSettled_reg
  -------------------------------------------------------------------
                         required time                         -2.112    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.584    

Slack (MET) :             0.588ns  (arrival time - required time)
  Source:                 system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
                            (removal check against rising-edge clock clk_out3_system_clk_wiz_0_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_system_clk_wiz_0_0 rise@0.000ns - clk_out3_system_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.128ns (27.199%)  route 0.343ns (72.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.842ns
    Source Clock Delay      (SCD):    2.226ns
    Clock Pessimism Removal (CPR):    0.608ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.597     0.933    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     0.983 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.529     1.511    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.537 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.688     2.226    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/RefClk
    SLICE_X99Y115        FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y115        FDPE (Prop_fdpe_C_Q)         0.128     2.354 f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge/SyncAsyncx/oSyncStages_reg[1]/Q
                         net (fo=4, routed)           0.343     2.696    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RxClkActiveHSResetBridge_n_0
    SLICE_X100Y121       FDPE                                         f  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_system_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2, routed)           0.864     1.230    system_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     1.283 r  system_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.576     1.859    system_i/clk_wiz_0/inst/clk_out3_system_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.888 r  system_i/clk_wiz_0/inst/clkout3_buf/O
                         net (fo=138, routed)         0.954     2.842    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/RefClk
    SLICE_X100Y121       FDPE                                         r  system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg/C
                         clock pessimism             -0.608     2.234    
    SLICE_X100Y121       FDPE (Remov_fdpe_C_PRE)     -0.125     2.109    system_i/MIPI_D_PHY_RX_0/U0/DataLaneGen[0].DPHY_LaneSFEN_X/cHSReset_reg
  -------------------------------------------------------------------
                         required time                         -2.109    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.588    





