  2
 
for the thinnest devices.  Under 2.3 nm region, 
the structures exhibit excellent high-k gate 
dielectric performance in gate leakage current 
characteristic.  The effective oxide breakdown 
field for 1.8 nm samples is larger than 12 MV/cm.  
The prediction of lifetime for 1.8 nm samples 
stressed at 1.8 V is 10 years.   
In the third subject of the preparation of 
Al2O3/SiO2 stacked MOS structure by HNO3 
oxidation of evaporated Al metal on SiO2, the 
evaporated Al metal was oxidized in HNO3 to 
become Al2O3.  The Al2O3 was annealed at 
650oC.  The current is smaller than SiO2 for the 
Al2O3/SiO2 stacked structure with an EOT of 1.9 
nm.  The frequency dispersion of C-V curves 
measured under the region of 10K~1MHz is small 
and the hysteresis phenomena of the curves are 
also negligible.  The extracted Dit at flat-band 
voltage from 1 M and 1KHz C-V curves is around 
1.25?1012 cm-2ev-1.  The flat-band voltage shift 
for 1.7 nm sample stressed under 100 mA/cm2 for 
500 sec is 46 mV.  The electron trapping during 
current stress was found.  The I-V curves before 
and after stress are almost the same.  This 
process is cost-effective and is potential for the 
development of high-k gate dielectrics.    
In the fourth subject of the extraction of 
ultra-thin oxide thickness based on the portion of 
C-V curve with low dissipation factor, it was 
suggested that resistance in accompany with 
capacitance are recorded during C-V measurement.  
From the analyses of the distribution of 
dissipation factor D versus bias voltage under 
various measurement frequencies, one can obtain 
the region with lowest D values.  At these 
regions, the measured capacitances are close to 
the original capacitances without much 
attenuation.  From the comparison of the 
regression slopes of capacitance versus voltage 
between measured data and theoretical ones, one 
can obtain the oxide thickness.  It is noted that 
the regression slopes in these low D region is very 
sensitive to oxide thickness.  The experimental 
observation of 1.6 nm oxide thickness was 
demonstrated which is unavailable to obtain via 
the conventional two-frequency correction 
method.   
 
Keywords: SiC oxidation, High-k insulator, HfO2, 
Al2O3, Ultra-thin oxide thickness.  
 
 
???????? 
  
    ??????????SiC???????
????????????????????
???MOS???????????????
??????(??~1175oC)??????(?
? 2 hr)?????????????????
????????????????????
????????????? SiC ?????
????????? 
??????????????????
???????????????? ALD 
(atomic layer deposition)? PLD (Pulsed Laser 
Deposition)????????????????
????????????? HfO2? Al2O3?
???????????????????
????????????????????
????????? SiO2?????????
Hf? Al???????? HNO3??????
? HfO2 ? Al2O3????????????
????? HfO2/SiO2? Al2O3/SiO2 ????
????????????????????
????????????? 
??? SiO2 ??????? 2 nm ??
???????????? C-V??????
????????????????????
????????????????????
????????????????????
????????????????????
????????????????????
????????????????????
?????????????? C-V ???
????????????????????
????????????????????
????????????????????
????????????????????
?????? 1.6 nm???????????
??????????????? 
    
 
??????????  
 
(A).?????? SiO2???? SiC?? 
 
    ? SiC ???????????????
????????????? 850oC? 10 sec
  4
 
 
 
 
 
 
 
 
 
 
 
 
 
?? 
 
 
(B). ?????Hf????HfO2/SiO2???
???? 
 
    ??????????????????
???????????? HO1~4?????
???????? HNO3??????? 450oC
????? HfO2????????? 
 
?? 
 
 
 
 
 
 
 
 
     ???????? 1.5 ? 2.3 nm ?
HfO2/SiO2???? C-V??????????
?????????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
?? 
   
    ????? EOT ? HfO2/SiO2?????
RTO-SiO2????????????????
???????? RTO-SiO2 ????
VG=VFB-1V ????? EOT ???????
?????? 1.5 nm ?????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
?? 
 
 
 
 
 
 
 
 
 
 
 
 
 
?? 
 
    ????EOT=1.8 nm??? I-V????
?????????? 12 MV/cm??? 
 
 
 
 
 
 
 
 
 
 
 
 
 
??? 
 
SiO2
Al
SiC
(a)
Al
SiO2
SiC
φs
(b)
-2.0 -1.5 -1.0 -0.5 0.0 0.5 1.0 1.5 2.0
0
50
100
150
200
250
300
350
400
450
MOS (P) HfO2/SiO2 stacks
Simulated        Experimental 
                    (two-freq. corrected)
                        1.5nm
                        2.3nm
Devices area=22500 um2
G
at
e 
C
ap
ac
ita
nc
e 
(p
F)
Gate Voltage (V)
-2 -1 0
10-9
10-8
10-7
10-6
10-5
10-4
10-3
10-2
10-1
100
101
102
103
 RTO-SiO 2 2.0nm
 HfO 2/SiO 2 1.5nm  (EOT)
 HfO 2/SiO 2 2.0nm  (EOT)
 HfO 2/SiO 2 2.3nm  (EOT)
G
at
e 
In
je
ct
io
n 
C
ur
re
nt
 D
en
si
ty
(A
/c
m
2 )
Gate Voltage(V)
0 1 2 3 4 5 6 7 8 9 101112131415
10-7
10-6
10-5
10-4
10-3
10-2
10-1
100
101
102
4 6 8 10 12 14 16 18 20
0
20
40
60
80
100
C
um
ul
at
iv
e 
Pr
ob
ab
ilt
iy
 (%
)
Effective Breakdown Field (MV/cm)
G
at
e 
in
je
ct
io
n 
C
ur
re
nt
 D
en
si
ty
 (A
/c
m
2 )
Effective Dielectric Field (MV/cm)
MOS (P)
HfO2/SiO2 
EOT=1.8nm
1 .2 1 .4 1 .6 1 .8 2 .0 2 .2 2 .4 2 .6
1 0 -8
1 0 -7
1 0 -6
1 0 -5
1 0 -4
1 0 -3
1 0 -2
1 0 -1
1 0 0
1 0 1
1 0 2
 
 
H fO 2 /S iO 2  g a te  s tac ks
G
at
e 
In
je
ct
io
n 
C
ur
re
nt
 D
en
si
ty
(A
/c
m
2 )
E q u iv a le n t O x id e  T h ic kn e s s  E O T  (n m)
V G=  V F B-1V
  6
 
(C). ?????Al????Al2O3/SiO2??
????? 
 
    ??????? SiO2 ??? Al ???
HNO3??? Al2O3?? 650oC???????
??? TEM???????????????
EOT=1.9 nm??? C-V??????????
?? C-V???????????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
??? 
  
 
 
 
 
 
 
 
 
 
 
 
 
??? 
 
 
 
 
 
 
 
 
 
 
 
 
 
??? 
 
    ?????? 10K~1MHz ??? C-V ?
????????????????????
??????? C-V????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
???? 
 
     
 
 
 
 
 
 
 
 
 
 
 
 
???? 
     
????? EOT=1.9 nm ??? 1MHz ?
1KHz ? C-V ??????????????
???????? Dit?? 1.25?1012 cm-2ev-1?  
 
 
 
 
 
 
 
 
 
 
 
 
 
???? 
 
  8
 
    ???????? 2.0 nm ??? C-V ?
????????????????????
????????? D ?????????
?????-1.1V?-1.4V??? D?????
????????????????????
????????????????-1.1V ?
-1.4V???????????????? 
 
 
 
 
 
 
 
 
 
 
 
 
 
??? 
 
 
 
 
 
 
 
 
 
 
 
 
 
???? 
 
 
 
 
 
 
 
 
 
 
 
 
 
???? 
    
      
    ??????-1.1V ?-1.4V ??????
?????????????-221~-224 pF/V?
??????????????? 2.0 nm??
????????????????????
????????????? 
 
 
 
 
 
 
 
 
 
 
 
???? 
    ??????????????????
???C-V ???????????????
????????????????????
硏?????????? D????????
???????? D??-1.2V?-1.4V???
????????????????????
???????????? 1.6 nm?????? 
 
 
 
 
 
 
 
 
 
 
 
???? 
 
 
 
 
 
 
 
 
 
 
 
 
???? 
 
 
-2 -1 0 1 2
0
100
200
300
Sam ple A
NA = 10
16 cm - 3
VFB= - 0.9 V
Capacitor Area= 2.25 x 10- 4 cm 2
 
 
C
ap
ac
ita
nc
e 
(p
F)
Gate Voltage (V)
 100 kHz
 300 kHz
 500 kHz
 700 kHz
 900 kHz
-1 .5 -1.4 -1.3 -1.2 -1.1 -1.0
0
5
10
 
 
D
is
si
pa
tio
n 
Fa
ct
or
Gate Voltage (V )
 100 kH z
 300 kH z
 500 kH z
 700 kH z
 900 kH z
Sam ple A
-1.5 -1.4 -1.3 -1.2 -1.1
0
10
20
Sam ple A
 
 
C
ap
ac
ita
nc
e 
D
ev
ia
tio
n 
Pe
rc
en
ta
ge
 (%
)
Gate Voltage (V)
 100 kH z
 300 kH z
 500 kH z
 700 kH z
 900 kH z
-1 .4 -1 .3 -1.2
150
200
Sam p le  A
f  (kH z)         D           S lope    R 2         T o x (nm )
  100    0 .39  ~  0 .64     -224 .51     0 .9993
  300    0 .57  ~  0 .81     -222 .63     0 .9991
  500    0 .89  ~  1 .14     -221 .80     0 .9983        2.0       
  700     1 .28  ~  1 .52     -224 .74     0 .9991
  900    2 .18  ~  2 .44     -221 .05     0 .9962
 
 
 1 0 0  kH z
 3 0 0  kH z
 5 0 0  kH z
 7 0 0  kH z
 9 0 0  kH z
C
ap
ac
ita
nc
e 
(p
F)
G ate  V oltage (V )
E O T = 2 .0  n m  (T w o -F req u e ncy  C orre c tio n)
Theoretical S lope
1.9 nm  : - 235.06
2.0 nm  : - 223.79
2.1 nm  : - 213.64
 
-2 -1 0 1 2
0
100
200
300
S am p le  C
N A = 1 0
16 c m - 3
V F B= - 0 .9  V
C a pa c ito r A re a= 2 .2 5  x  1 0 - 4 cm 2
 
 
C
ap
ac
ita
nc
e 
(p
F)
G a te  V oltag e (V )
 10 0  kH z
 30 0  kH z
 50 0  kH z
 70 0  kH z
 90 0  kH z
-1 .5 -1 .4 -1 .3 -1 .2 -1 .1 -1 .0
0
5
1 0
1 5
S a m p le  C
 
 
D
is
si
pa
tio
n 
Fa
ct
or
G a te  V o ltage  (V )
 1 0 0  kH z
 3 0 0  kH z
 5 0 0  kH z
 7 0 0  kH z
 9 0 0  kH z
  10
 
17. T.M.Wang, C.H.Chang, S.J.Chang, and J.G.Hwu*, 2006, 
“Comparison of Saturation Current Characteristics for 
Ultra-thin Silicon Oxides Grown on N- and P-type 
Silicon Substrates Simultaneously”, Journal of Vacuum 
Science and Technology A, Vol. 24, No.6, 
November/December, PP.2049-2053. (SCI/EI) 
18. K.C.Chuang and J.G.Hwu*, 2006, “Improvement in 
Electrical Characteristics of High-k Al2O3 Gate 
Dielectric by Field-Assisted Nitric Oxidation”, Applied 
Physics Letters, Vol.89, No.23, December, 
PP.232903-1~232903-3. (SCI/EI) 
19. J.C.Tseng and J.G.Hwu*, 2007, “Effects of Electrostatic 
Discharge (ESD) High-Field Current Impulse on Oxide 
Breakdown”, Journal of Applied Physics, Vol.101, No.1, 
January, PP. 014103-1~014103-6. (SCI/EI) 
20. J.C.Chiang and J.G.Hwu*, 2007, “Low Temperature (< 
400 ?) Al2O3 Ultrathin Gate Dielectrics Prepared by 
Shadow Evaporation of Aluminum Followed by Nitric 
Acid Oxidation”, Applied Physics Letters, Vol.90, No.10, 
March, PP.102902-1~102902-3. (SCI/EI) 
21. Y.L.Yang, C.H.Chang, Y.H.Shih, K.Y.Hsieh, and 
J.G.Hwu*, 2007, “Modeling and Characterization of 
Hydrogen Induced Charge Loss in Nitride Trapping 
Memory”, IEEE Transactions on Electron Devices, June 
Vol.54, No.6, June, PP.1360~1365.  
22. J.C.Tseng and J.G.Hwu*, 2007, “Oxide Trapped 
Charges Induced by Electrostatic Discharge (ESD) 
Impulse Stress”, IEEE Transactions on Electron Devices, 
(SCI/EI) (accepted) 
 
 (B) Conference Paper 
1. C.S.Kuo, L.S.Lee, M.J.Tsai, and J.G.Hwu, 2004, 
“Ultra-thin HfO2 Gate Dielectrics Prepared by 
Oxidation of Hf Metal Film in Nitric Acid Followed by 
High Temperature Anneal”, International Symposium on 
Nanoelectronic Circuits and Giga-scale Systems 
(ISNCGS 2004), February 12-13, Miao-Li, Taiwan, 
PP.51-55. 
2. Y.P.Lin and J.G.Hwu, 2004, “MOS Tunneling Diodes 
with Ultra-thin Oxides of N-type and P-type Silicon 
Substrates”, International Symposium on Nanoelectronic 
Circuits and Giga-scale Systems (ISNCGS 2004), 
February 12-13, Miao-Li, Taiwan, PP.56-60. 
3. S.W.Huang, H.L Tsai, J.R.Yang, C.W.Hsu, C.W.Hsiung, 
and J.G.Hwu, 2004, “Alternative Nano-Scale Gate 
Dielectric on 4H-SiC Prepared by Low Thermal Budget 
Nitric Acid Oxidation of Ultra-thin Aluminum Film”, 
International Symposium on Nanoelectronic Circuits 
and Giga-scale Systems (ISNCGS 2004), February 
12-13, Miao-Li, Taiwan, PP.35-39. 
4. J.G. Hwu, 2004, “Thin Gate Dielectrics – Process and 
Application”, IMEC-Taiwan NSC Workshop on 
Nanotechnology on the occasion of IMEC’s 20th 
Anniversary, September 24, Leuven, Belgium. (invited) 
5. T.M. Wang and J.G. Hwu, 2004, “Temperature-Induced 
Voltage Drop Rearrangement and Its Effect on Oxide 
Breakdown in MOS Capacitor Structure”, Proceedings 
of Electronic Devices and Materials Symposium, 
December 20-23, Shin-Chu, Taiwan, Republic of China, 
319-322. 
6. C.H. Chang, L.S. Lee, M.J. Tsai, and J.G. Hwu, 2004, 
“Electrical characteristics of high-k HfO2 gate dielectrics 
prepared by oxidation in HNO3 followed by rapid 
thermal annealing in N2”, Proceedings of Electronic 
Devices and Materials Symposium, December 20-23, 
Shin-Chu, Taiwan, Republic of China, PP.95-98. 
7. C.H. Chang, T.M. Wang, and J.G. Hwu, 2005, “Quality 
Improvement and Electrical characteristics of High-k 
Films after Receiving Direct Superimposed with 
Alternative Current Anodic Oxidation (DAC-ANO) 
Compensation”, Sacramento, Level 2 in the Symposium 
"G3: High Dielectric Constant Gate Stacks III", Section: 
High-k Materials and Proceeding III, 208th Meeting of 
The Electrochemical Society, October 16-21, Westin 
Bonaventure, Los Angeles, California, USA, Paper 
No.550. 
8. S.W. Huang and J.G. Hwu, 2005, “Indication of Lateral 
Nonuniformity of Effective Oxide Charges in High-k 
Gate Dielectrics by Terman’s Method”, Sacramento, 
Level 2 in the Symposium "G3: High Dielectric 
Constant Gate Stacks III", Section: Electrical And 
Reliability Characterization III, 208th Meeting of The 
Electrochemical Society, October 16-21, Westin 
Bonaventure, Los Angeles, California, USA, Paper 
No.577. 
9. J.G. Hwu, 2005, “Process and Application of Silicon 
MOS Structures with Ultra-Thin Gate Dielectrics”, 
Scotland-Taiwan Hi-Tech Forum: Micronanotechnology 
Workshop, October 12, The Royal Society of Edinburgh, 
Edinburgh, Scotland (invited) 
10. T.M. Wang, S.J. Chang and J.G. Hwu, 2005, 
“Comparison of Suboxide Characteristics for Ultra-thin 
Silicon Oxides Grown on N- and P-type Substrates 
Simultaneously”, Proceedings of Electronic Devices and 
Materials Symposium, November 24-25, I-Shou 
University, Kaohsiung, Taiwan, Republic of China, 
Paper No.CO15. 
11. T.H. Li and J.G. Hwu, 2005, “ Reduction in Leakage 
Current in Ultra-thin Gate Oxides by Tensile-Stress 
Anodization”, Proceedings of Electronic Devices and 
Materials Symposium, November 24-25, I-Shou 
University, Kaohsiung, Taiwan, Republic of China, 
Paper No.CO17. 
12. H.P. Lin and J.G. Hwu, 2005, “Direct Observation of the 
Lateral Nonuniformities of Charges in the Dielectric 
Layer of MOS Capacitors by Terman Method”, 
Proceedings of Electronic Devices and Materials 
Symposium, November 24-25, I-Shou University, 
Kaohsiung, Taiwan, Republic of China, Paper No. 
AO05. 
13. C.H. Chang and J.G. Hwu, 2005, “Application of the 
Direct Superimposed with Alternative Current Anodic 
Oxidation (DAC-ANO) Compensation Technique to 
Improve the Quality and Electrical Characteristics of 
Devices with High-k Gate Dielectrics”, Proceedings of 
Electronic Devices and Materials Symposium, 
November 24-25, I-Shou University, Kaohsiung, Taiwan, 
Republic of China, Paper No. CO13. 
14. K.C.Chuang and J.G.Hwu*, 2006, “Electrical 
Characteristics of Silicon Oxide Film Grown by Anodic 
Oxidation in Nitric Acid at Low Temperature”, 
Proceedings of International Electronic Devices and 
Materials Symposium, December 7-8, National 
Cheng-Kung University, Tainan, Taiwan, Republic of 
  12
 
 
????????????(?) 
 
? ?????  ? ?????                                ???96? 7? 31?
??????? 
???????????????????????????(3/3)
??????? ? ?         
?????NSC95-2221-E-002-375    ???????? 
??/???? ???????????????????????????? 
???/??? ??? ??? 
??? 
??????????????SiC???????????
?????????????????? 
 
???? ??? 
  Novel technology of using anodization in D.I. water was 
proposed to oxidize the SiC substrate.  Oxides are rapidly grown on 
SiC within few minutes.  It is of practice for the preparation of 
insulators on SiC. 
?????? 
? 
?????? 
1. ????? SiC??????? 
 
???? 
1. ??? 
2. ???????????????? 
3. ????????? 
4. ????????????? 
????????
1. ???????????????????? SiO2????
??????????????????????? 
2. ??????????????????? 
 
 2
1.?????????????????? 
2007/09/20  
Room 202 (B) Area 8 Advanced Material Synthesis and Crystal Growth Technology 
2.?????????????????? 
2007/09/20 
Room 303 (G) Area 6 Compound Semiconductor Circuits, Electron Devices and Device 
Physics  
???????12?????????????????????????????????
??????????????????? 
 
?????? 
     2007 International Conference on Solid State Devices and Materials (SSDM) ?
????????????????????????????????????????
????????????????????????????????????????
????????????????????????????????????????
????????????????????????????????????????
????????????????????????????????????????
????????????????????????????????????????
????????????????????????????? 
 
        
