Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Sep  3 13:05:18 2025
| Host         : justyxx running 64-bit Linux Mint 22.1
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file processor_arm_timing_summary_routed.rpt -pb processor_arm_timing_summary_routed.pb -rpx processor_arm_timing_summary_routed.rpx -warn_on_violation
| Design       : processor_arm
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  246         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (246)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1708)
5. checking no_input_delay (1)
6. checking no_output_delay (129)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (246)
--------------------------
 There are 246 register/latch pins with no clock driven by root clock pin: CLOCK_50 (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1708)
---------------------------------------------------
 There are 1708 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (129)
---------------------------------
 There are 129 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                 1837          inf        0.000                      0                 1837           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1837 Endpoints
Min Delay          1837 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[62]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.511ns  (logic 5.297ns (30.252%)  route 12.214ns (69.748%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.112    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.226 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__13/CO[3]
                         net (fo=1, routed)           0.000     9.226    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__13_n_0
    SLICE_X32Y52         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.465 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__14/O[2]
                         net (fo=1, routed)           0.944    10.409    dp/FETCH/flopr/data2[62]
    SLICE_X32Y53         LUT6 (Prop_lut6_I4_O)        0.302    10.711 r  dp/FETCH/flopr/DM_addr_OBUF[62]_inst_i_2/O
                         net (fo=1, routed)           0.279    10.990    dp/FETCH/flopr/DM_addr_OBUF[62]_inst_i_2_n_0
    SLICE_X32Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.114 r  dp/FETCH/flopr/DM_addr_OBUF[62]_inst_i_1/O
                         net (fo=3, routed)           3.813    14.927    DM_addr_OBUF[62]
    J4                   OBUF (Prop_obuf_I_O)         2.584    17.511 r  DM_addr_OBUF[62]_inst/O
                         net (fo=0)                   0.000    17.511    DM_addr[62]
    J4                                                                r  DM_addr[62] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[59]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.503ns  (logic 5.282ns (30.178%)  route 12.221ns (69.822%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.112    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.425 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__13/O[3]
                         net (fo=1, routed)           0.861    10.286    dp/FETCH/flopr/data2[59]
    SLICE_X33Y51         LUT6 (Prop_lut6_I4_O)        0.306    10.592 r  dp/FETCH/flopr/DM_addr_OBUF[59]_inst_i_2/O
                         net (fo=1, routed)           0.879    11.471    dp/FETCH/flopr/DM_addr_OBUF[59]_inst_i_2_n_0
    SLICE_X33Y51         LUT5 (Prop_lut5_I0_O)        0.124    11.595 r  dp/FETCH/flopr/DM_addr_OBUF[59]_inst_i_1/O
                         net (fo=3, routed)           3.303    14.898    DM_addr_OBUF[59]
    H2                   OBUF (Prop_obuf_I_O)         2.605    17.503 r  DM_addr_OBUF[59]_inst/O
                         net (fo=0)                   0.000    17.503    DM_addr[59]
    H2                                                                r  DM_addr[59] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[56]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.252ns  (logic 5.181ns (30.035%)  route 12.070ns (69.965%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.112    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     9.334 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__13/O[0]
                         net (fo=1, routed)           1.003    10.337    dp/FETCH/flopr/data2[56]
    SLICE_X33Y53         LUT6 (Prop_lut6_I4_O)        0.299    10.636 r  dp/FETCH/flopr/DM_addr_OBUF[56]_inst_i_2/O
                         net (fo=1, routed)           0.475    11.111    dp/FETCH/flopr/DM_addr_OBUF[56]_inst_i_2_n_0
    SLICE_X33Y53         LUT5 (Prop_lut5_I0_O)        0.124    11.235 r  dp/FETCH/flopr/DM_addr_OBUF[56]_inst_i_1/O
                         net (fo=3, routed)           3.414    14.649    DM_addr_OBUF[56]
    H5                   OBUF (Prop_obuf_I_O)         2.602    17.252 r  DM_addr_OBUF[56]_inst/O
                         net (fo=0)                   0.000    17.252    DM_addr[56]
    H5                                                                r  DM_addr[56] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[55]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.899ns  (logic 5.164ns (30.556%)  route 11.735ns (69.444%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.311 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/O[3]
                         net (fo=1, routed)           0.815    10.126    dp/FETCH/flopr/data2[55]
    SLICE_X29Y50         LUT6 (Prop_lut6_I4_O)        0.306    10.432 r  dp/FETCH/flopr/DM_addr_OBUF[55]_inst_i_2/O
                         net (fo=1, routed)           0.264    10.697    dp/FETCH/flopr/DM_addr_OBUF[55]_inst_i_2_n_0
    SLICE_X29Y50         LUT5 (Prop_lut5_I0_O)        0.124    10.821 r  dp/FETCH/flopr/DM_addr_OBUF[55]_inst_i_1/O
                         net (fo=4, routed)           3.478    14.298    DM_addr_OBUF[55]
    H4                   OBUF (Prop_obuf_I_O)         2.601    16.899 r  DM_addr_OBUF[55]_inst/O
                         net (fo=0)                   0.000    16.899    DM_addr[55]
    H4                                                                r  DM_addr[55] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[54]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.830ns  (logic 5.089ns (30.239%)  route 11.741ns (69.761%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.237 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/O[2]
                         net (fo=1, routed)           0.954    10.191    dp/FETCH/flopr/data2[54]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.302    10.493 r  dp/FETCH/flopr/DM_addr_OBUF[54]_inst_i_2/O
                         net (fo=1, routed)           0.669    11.162    dp/FETCH/flopr/DM_addr_OBUF[54]_inst_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    11.286 r  dp/FETCH/flopr/DM_addr_OBUF[54]_inst_i_1/O
                         net (fo=3, routed)           2.940    14.226    DM_addr_OBUF[54]
    J2                   OBUF (Prop_obuf_I_O)         2.604    16.830 r  DM_addr_OBUF[54]_inst/O
                         net (fo=0)                   0.000    16.830    DM_addr[54]
    J2                                                                r  DM_addr[54] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[43]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.793ns  (logic 5.828ns (34.701%)  route 10.966ns (65.298%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[5]/Q
                         net (fo=41, routed)          2.533     2.989    dp/FETCH/flopr/q_reg[5]_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.113 r  dp/FETCH/flopr/registry_reg_r2_0_31_0_5_i_4/O
                         net (fo=66, routed)          1.675     4.788    dp/DECODE/registers/registry_reg_r2_0_31_6_11/ADDRA1
    SLICE_X30Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.934 r  dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.825     5.759    dp/FETCH/flopr/rd20[6]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.328     6.087 r  dp/FETCH/flopr/DM_addr_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.115     7.202    dp/FETCH/flopr/EXECUTE/res_mux[6]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.326 r  dp/FETCH/flopr/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.326    dp/EXECUTE/alu/DM_addr_OBUF[4]_inst_i_3_0[2]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.724 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.838    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.952 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.952    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.066    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.180    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.294    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.408 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.408    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.522 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.522    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.636 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.636    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__8_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.949 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__9/O[3]
                         net (fo=1, routed)           0.898     9.847    dp/FETCH/flopr/data2[43]
    SLICE_X36Y48         LUT6 (Prop_lut6_I4_O)        0.306    10.153 r  dp/FETCH/flopr/DM_addr_OBUF[43]_inst_i_2/O
                         net (fo=1, routed)           0.797    10.950    dp/FETCH/flopr/DM_addr_OBUF[43]_inst_i_2_n_0
    SLICE_X37Y48         LUT5 (Prop_lut5_I0_O)        0.124    11.074 r  dp/FETCH/flopr/DM_addr_OBUF[43]_inst_i_1/O
                         net (fo=3, routed)           3.123    14.197    DM_addr_OBUF[43]
    L1                   OBUF (Prop_obuf_I_O)         2.597    16.793 r  DM_addr_OBUF[43]_inst/O
                         net (fo=0)                   0.000    16.793    DM_addr[43]
    L1                                                                r  DM_addr[43] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[37]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.768ns  (logic 5.721ns (34.117%)  route 11.047ns (65.883%))
  Logic Levels:           17  (CARRY4=9 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[5]/Q
                         net (fo=41, routed)          2.533     2.989    dp/FETCH/flopr/q_reg[5]_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.113 r  dp/FETCH/flopr/registry_reg_r2_0_31_0_5_i_4/O
                         net (fo=66, routed)          1.675     4.788    dp/DECODE/registers/registry_reg_r2_0_31_6_11/ADDRA1
    SLICE_X30Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.934 r  dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.825     5.759    dp/FETCH/flopr/rd20[6]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.328     6.087 r  dp/FETCH/flopr/DM_addr_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.115     7.202    dp/FETCH/flopr/EXECUTE/res_mux[6]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.326 r  dp/FETCH/flopr/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.326    dp/EXECUTE/alu/DM_addr_OBUF[4]_inst_i_3_0[2]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.724 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.838    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.952 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.952    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.066    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.180    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.294    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.408 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.408    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.522 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.522    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.856 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__8/O[1]
                         net (fo=1, routed)           0.956     9.811    dp/FETCH/flopr/data2[37]
    SLICE_X31Y48         LUT6 (Prop_lut6_I4_O)        0.303    10.114 r  dp/FETCH/flopr/DM_addr_OBUF[37]_inst_i_2/O
                         net (fo=1, routed)           0.969    11.084    dp/FETCH/flopr/DM_addr_OBUF[37]_inst_i_2_n_0
    SLICE_X36Y48         LUT5 (Prop_lut5_I0_O)        0.124    11.208 r  dp/FETCH/flopr/DM_addr_OBUF[37]_inst_i_1/O
                         net (fo=4, routed)           2.974    14.182    DM_addr_OBUF[37]
    M5                   OBUF (Prop_obuf_I_O)         2.586    16.768 r  DM_addr_OBUF[37]_inst/O
                         net (fo=0)                   0.000    16.768    DM_addr[37]
    M5                                                                r  DM_addr[37] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.707ns  (logic 4.947ns (29.608%)  route 11.761ns (70.392%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[5]/Q
                         net (fo=41, routed)          2.533     2.989    dp/FETCH/flopr/q_reg[5]_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.113 r  dp/FETCH/flopr/registry_reg_r2_0_31_0_5_i_4/O
                         net (fo=66, routed)          1.675     4.788    dp/DECODE/registers/registry_reg_r2_0_31_6_11/ADDRA1
    SLICE_X30Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.934 r  dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.825     5.759    dp/FETCH/flopr/rd20[6]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.328     6.087 r  dp/FETCH/flopr/DM_addr_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.115     7.202    dp/FETCH/flopr/EXECUTE/res_mux[6]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.326 r  dp/FETCH/flopr/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.326    dp/EXECUTE/alu/DM_addr_OBUF[4]_inst_i_3_0[2]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.724 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.058 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1/O[1]
                         net (fo=1, routed)           0.979     9.037    dp/FETCH/flopr/data2[9]
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.303     9.340 r  dp/FETCH/flopr/DM_addr_OBUF[9]_inst_i_2/O
                         net (fo=1, routed)           0.805    10.145    dp/FETCH/flopr/DM_addr_OBUF[9]_inst_i_2_n_0
    SLICE_X37Y39         LUT5 (Prop_lut5_I0_O)        0.124    10.269 r  dp/FETCH/flopr/DM_addr_OBUF[9]_inst_i_1/O
                         net (fo=4, routed)           3.828    14.098    DM_addr_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         2.610    16.707 r  DM_addr_OBUF[9]_inst/O
                         net (fo=0)                   0.000    16.707    DM_addr[9]
    V6                                                                r  DM_addr[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[57]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.678ns  (logic 5.308ns (31.828%)  route 11.369ns (68.172%))
  Logic Levels:           10  (CARRY4=3 FDRE=1 LUT2=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          2.096     2.552    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X35Y36         LUT6 (Prop_lut6_I4_O)        0.124     2.676 r  dp/FETCH/flopr/registry_reg_r1_0_31_0_5_i_12/O
                         net (fo=66, routed)          3.320     5.996    dp/DECODE/registers/registry_reg_r1_0_31_48_53/ADDRA0
    SLICE_X34Y50         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.146 r  dp/DECODE/registers/registry_reg_r1_0_31_48_53/RAMA/O
                         net (fo=3, routed)           1.273     7.418    dp/DECODE/registers/rd10[48]
    SLICE_X31Y50         LUT2 (Prop_lut2_I0_O)        0.356     7.774 r  dp/DECODE/registers/i__carry__11_i_4/O
                         net (fo=3, routed)           0.489     8.263    dp/EXECUTE/alu/readData1[46]
    SLICE_X32Y49         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.734     8.997 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11/CO[3]
                         net (fo=1, routed)           0.001     8.998    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__11_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.112 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12/CO[3]
                         net (fo=1, routed)           0.000     9.112    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__12_n_0
    SLICE_X32Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.446 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__13/O[1]
                         net (fo=1, routed)           0.822    10.268    dp/FETCH/flopr/data2[57]
    SLICE_X36Y52         LUT6 (Prop_lut6_I4_O)        0.303    10.571 r  dp/FETCH/flopr/DM_addr_OBUF[57]_inst_i_2/O
                         net (fo=1, routed)           0.161    10.732    dp/FETCH/flopr/DM_addr_OBUF[57]_inst_i_2_n_0
    SLICE_X36Y52         LUT5 (Prop_lut5_I0_O)        0.124    10.856 r  dp/FETCH/flopr/DM_addr_OBUF[57]_inst_i_1/O
                         net (fo=4, routed)           3.208    14.064    DM_addr_OBUF[57]
    G1                   OBUF (Prop_obuf_I_O)         2.613    16.678 r  DM_addr_OBUF[57]_inst/O
                         net (fo=0)                   0.000    16.678    DM_addr[57]
    G1                                                                r  DM_addr[57] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            DM_addr[45]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.670ns  (logic 5.968ns (35.800%)  route 10.702ns (64.200%))
  Logic Levels:           19  (CARRY4=11 FDRE=1 LUT3=1 LUT4=1 LUT5=1 LUT6=2 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[5]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  dp/FETCH/flopr/q_reg[5]/Q
                         net (fo=41, routed)          2.533     2.989    dp/FETCH/flopr/q_reg[5]_0
    SLICE_X33Y40         LUT6 (Prop_lut6_I4_O)        0.124     3.113 r  dp/FETCH/flopr/registry_reg_r2_0_31_0_5_i_4/O
                         net (fo=66, routed)          1.675     4.788    dp/DECODE/registers/registry_reg_r2_0_31_6_11/ADDRA1
    SLICE_X30Y36         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.146     4.934 r  dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMA/O
                         net (fo=2, routed)           0.825     5.759    dp/FETCH/flopr/rd20[6]
    SLICE_X32Y35         LUT4 (Prop_lut4_I0_O)        0.328     6.087 r  dp/FETCH/flopr/DM_addr_OBUF[6]_inst_i_3/O
                         net (fo=4, routed)           1.115     7.202    dp/FETCH/flopr/EXECUTE/res_mux[6]
    SLICE_X32Y38         LUT3 (Prop_lut3_I0_O)        0.124     7.326 r  dp/FETCH/flopr/i__carry__0_i_6/O
                         net (fo=1, routed)           0.000     7.326    dp/EXECUTE/alu/DM_addr_OBUF[4]_inst_i_3_0[2]
    SLICE_X32Y38         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.724 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.724    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__0_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.838 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.838    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__1_n_0
    SLICE_X32Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.952 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.952    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__2_n_0
    SLICE_X32Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.066 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.066    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__3_n_0
    SLICE_X32Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.180 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.180    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__4_n_0
    SLICE_X32Y43         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.294 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.294    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__5_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.408 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     8.408    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__6_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.522 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7/CO[3]
                         net (fo=1, routed)           0.000     8.522    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__7_n_0
    SLICE_X32Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.636 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__8/CO[3]
                         net (fo=1, routed)           0.000     8.636    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__8_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.750 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__9/CO[3]
                         net (fo=1, routed)           0.000     8.750    dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__9_n_0
    SLICE_X32Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.084 r  dp/EXECUTE/alu/res_alu0_inferred__1/i__carry__10/O[1]
                         net (fo=1, routed)           0.508     9.592    dp/FETCH/flopr/data2[45]
    SLICE_X33Y48         LUT6 (Prop_lut6_I4_O)        0.303     9.895 r  dp/FETCH/flopr/DM_addr_OBUF[45]_inst_i_2/O
                         net (fo=1, routed)           0.879    10.774    dp/FETCH/flopr/DM_addr_OBUF[45]_inst_i_2_n_0
    SLICE_X33Y48         LUT5 (Prop_lut5_I0_O)        0.124    10.898 r  dp/FETCH/flopr/DM_addr_OBUF[45]_inst_i_1/O
                         net (fo=4, routed)           3.167    14.065    DM_addr_OBUF[45]
    K2                   OBUF (Prop_obuf_I_O)         2.605    16.670 r  DM_addr_OBUF[45]_inst/O
                         net (fo=0)                   0.000    16.670    DM_addr[45]
    K2                                                                r  DM_addr[45] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.458ns  (logic 0.249ns (54.426%)  route 0.209ns (45.574%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[4]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/FETCH/flopr/q_reg[4]/Q
                         net (fo=41, routed)          0.209     0.350    dp/FETCH/flopr/q_reg[4]_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.395 r  dp/FETCH/flopr/q[2]_i_3/O
                         net (fo=1, routed)           0.000     0.395    dp/FETCH/flopr/q[2]_i_3_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.458 r  dp/FETCH/flopr/q_reg[2]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.458    dp/FETCH/flopr/q_reg[2]_i_1_n_4
    SLICE_X40Y41         FDRE                                         r  dp/FETCH/flopr/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.506ns  (logic 0.252ns (49.838%)  route 0.254ns (50.162%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[3]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/FETCH/flopr/q_reg[3]/Q
                         net (fo=41, routed)          0.254     0.395    dp/FETCH/flopr/q_reg[3]_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.440 r  dp/FETCH/flopr/q[2]_i_4/O
                         net (fo=1, routed)           0.000     0.440    dp/FETCH/flopr/q[2]_i_4_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.506 r  dp/FETCH/flopr/q_reg[2]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.506    dp/FETCH/flopr/q_reg[2]_i_1_n_5
    SLICE_X40Y41         FDRE                                         r  dp/FETCH/flopr/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.252ns (46.668%)  route 0.288ns (53.332%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[7]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/FETCH/flopr/q_reg[7]/Q
                         net (fo=40, routed)          0.288     0.429    dp/FETCH/flopr/IM_address[7]
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.474 r  dp/FETCH/flopr/q[5]_i_2/O
                         net (fo=1, routed)           0.000     0.474    dp/FETCH/flopr/q[5]_i_2_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.540 r  dp/FETCH/flopr/q_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.540    dp/FETCH/flopr/q_reg[5]_i_1_n_5
    SLICE_X40Y42         FDRE                                         r  dp/FETCH/flopr/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.355ns (62.999%)  route 0.209ns (37.001%))
  Logic Levels:           4  (CARRY4=2 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[4]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/FETCH/flopr/q_reg[4]/Q
                         net (fo=41, routed)          0.209     0.350    dp/FETCH/flopr/q_reg[4]_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.045     0.395 r  dp/FETCH/flopr/q[2]_i_3/O
                         net (fo=1, routed)           0.000     0.395    dp/FETCH/flopr/q[2]_i_3_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.510 r  dp/FETCH/flopr/q_reg[2]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.510    dp/FETCH/flopr/q_reg[2]_i_1_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.564 r  dp/FETCH/flopr/q_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.564    dp/FETCH/flopr/q_reg[5]_i_1_n_7
    SLICE_X40Y42         FDRE                                         r  dp/FETCH/flopr/q_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.572ns  (logic 0.251ns (43.900%)  route 0.321ns (56.100%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[6]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  dp/FETCH/flopr/q_reg[6]/Q
                         net (fo=41, routed)          0.321     0.462    dp/FETCH/flopr/q_reg[6]_0
    SLICE_X40Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.507 r  dp/FETCH/flopr/q[5]_i_3/O
                         net (fo=1, routed)           0.000     0.507    dp/FETCH/flopr/q[5]_i_3_n_0
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.572 r  dp/FETCH/flopr/q_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.572    dp/FETCH/flopr/q_reg[5]_i_1_n_6
    SLICE_X40Y42         FDRE                                         r  dp/FETCH/flopr/q_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp/FETCH/flopr/q_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dp/FETCH/flopr/q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.600ns  (logic 0.251ns (41.800%)  route 0.349ns (58.200%))
  Logic Levels:           3  (CARRY4=1 FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  dp/FETCH/flopr/q_reg[2]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  dp/FETCH/flopr/q_reg[2]/Q
                         net (fo=42, routed)          0.349     0.490    dp/FETCH/flopr/q_reg[2]_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I1_O)        0.045     0.535 r  dp/FETCH/flopr/q[2]_i_5/O
                         net (fo=1, routed)           0.000     0.535    dp/FETCH/flopr/q[2]_i_5_n_0
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.600 r  dp/FETCH/flopr/q_reg[2]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.600    dp/FETCH/flopr/q_reg[2]_i_1_n_6
    SLICE_X40Y41         FDRE                                         r  dp/FETCH/flopr/q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMem/mem_reg_0_63_16_16/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            dp/DECODE/registers/registry_reg_r1_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.651ns  (logic 0.431ns (66.195%)  route 0.220ns (33.805%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         RAMS64E                      0.000     0.000 r  dataMem/mem_reg_0_63_16_16/SP/CLK
    SLICE_X30Y38         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  dataMem/mem_reg_0_63_16_16/SP/O
                         net (fo=1, routed)           0.097     0.483    dp/FETCH/flopr/readData0[15]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.528 r  dp/FETCH/flopr/registry_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.123     0.651    dp/DECODE/registers/registry_reg_r1_0_31_12_17/DIC0
    SLICE_X34Y38         RAMD32                                       r  dp/DECODE/registers/registry_reg_r1_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMem/mem_reg_0_63_45_45/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            dp/DECODE/registers/registry_reg_r1_0_31_42_47/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.684ns  (logic 0.431ns (63.007%)  route 0.253ns (36.993%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y47         RAMS64E                      0.000     0.000 r  dataMem/mem_reg_0_63_45_45/SP/CLK
    SLICE_X30Y47         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  dataMem/mem_reg_0_63_45_45/SP/O
                         net (fo=1, routed)           0.128     0.514    dp/FETCH/flopr/readData0[44]
    SLICE_X33Y47         LUT3 (Prop_lut3_I0_O)        0.045     0.559 r  dp/FETCH/flopr/registry_reg_r1_0_31_42_47_i_3/O
                         net (fo=2, routed)           0.125     0.684    dp/DECODE/registers/registry_reg_r1_0_31_42_47/DIB1
    SLICE_X34Y48         RAMD32                                       r  dp/DECODE/registers/registry_reg_r1_0_31_42_47/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMem/mem_reg_0_63_16_16/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            dp/DECODE/registers/registry_reg_r2_0_31_12_17/RAMC/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.706ns  (logic 0.431ns (61.050%)  route 0.275ns (38.950%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y38         RAMS64E                      0.000     0.000 r  dataMem/mem_reg_0_63_16_16/SP/CLK
    SLICE_X30Y38         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.386     0.386 r  dataMem/mem_reg_0_63_16_16/SP/O
                         net (fo=1, routed)           0.097     0.483    dp/FETCH/flopr/readData0[15]
    SLICE_X33Y38         LUT3 (Prop_lut3_I0_O)        0.045     0.528 r  dp/FETCH/flopr/registry_reg_r1_0_31_12_17_i_6/O
                         net (fo=2, routed)           0.178     0.706    dp/DECODE/registers/registry_reg_r2_0_31_12_17/DIC0
    SLICE_X34Y39         RAMD32                                       r  dp/DECODE/registers/registry_reg_r2_0_31_12_17/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dataMem/mem_reg_0_63_8_8/SP/CLK
                            (rising edge-triggered cell RAMS64E)
  Destination:            dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMB/I
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.713ns  (logic 0.433ns (60.758%)  route 0.280ns (39.242%))
  Logic Levels:           2  (LUT3=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y35         RAMS64E                      0.000     0.000 r  dataMem/mem_reg_0_63_8_8/SP/CLK
    SLICE_X30Y35         RAMS64E (Prop_rams64e_CLK_O)
                                                      0.388     0.388 r  dataMem/mem_reg_0_63_8_8/SP/O
                         net (fo=1, routed)           0.212     0.600    dp/FETCH/flopr/readData0[7]
    SLICE_X31Y36         LUT3 (Prop_lut3_I0_O)        0.045     0.645 r  dp/FETCH/flopr/registry_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.068     0.713    dp/DECODE/registers/registry_reg_r2_0_31_6_11/DIB0
    SLICE_X30Y36         RAMD32                                       r  dp/DECODE/registers/registry_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------





