// Seed: 595145660
`timescale 1 ps / 1ps
module module_0 (
    output id_0,
    output id_1
);
  assign id_1[1] = 1 == id_2;
  always @(1) begin
    id_0 = id_2;
  end
endmodule
