FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"GPIO0";
2"GENERIC_DELAY_OUT";
3"CAEN_DATA_RDY";
4"I2C_SCL";
5"GPIO2";
6"GND\G";
7"LE<0>";
8"DATA";
9"CLK";
10"TELLIE_PULSE";
11"JX1_SE_1";
12"GT";
13"MTCA_MIMIC_TRIG2";
14"MTCA_MIMIC_TRIG1";
15"MTCA_MIMIC_DATA_RDY";
16"SYNC";
17"SYNC24";
18"CNTRL_RDY";
19"I2C_SDA";
20"LE<1>";
21"LE<2>";
22"VCC\G";
23"EXT_TRIG<6>";
24"EXT_TRIG<5>";
25"EXT_TRIG<3>";
26"EXT_TRIG<2>";
27"JX1_GUIDE_PIN2";
28"EXT_TRIG<15>";
29"EXT_TRIG<12>";
30"V3P3\G";
31"EXT_TRIG<8>";
32"EXT_TRIG<10>";
33"EXT_TRIG<11>";
34"EXT_TRIG<9>";
35"EXT_TRIG<13>";
36"EXT_TRIG<14>";
37"V3P3\G";
38"GENERIC_DELAY_IN";
39"TELLIE_PRE_DELAY";
40"JX1_GUIDE_PIN1";
41"JX2_GUIDE_PIN2";
42"JX2_GUIDE_PIN1";
43"SMELLIE_PRE_DELAY";
44"EXT_TRIG<1>";
45"V3P3\G";
46"CLK100_IN";
47"EXT_TRIG<0>";
48"VCC\G";
49"VCC\G";
50"RESET_CLK";
51"EXT_TRIG<7>";
52"EXT_TRIG<4>";
53"VCC\G";
54"TUBII_RT_OUT";
55"GPIO5";
56"GPIO1";
57"CNTRL_REG_CHK";
58"GPIO3";
59"JTAG_TDI";
60"V3P3\G";
61"SPKR";
62"SMELLIE_DELAY";
63"TELLIE_DELAY";
64"SMELLIE_PULSE";
65"FPGA_DONE";
66"CARRIER_SRST#";
67"JTAG_TMS";
68"CLOCKS_DATA_RDY";
69"GENERIC_PULSE";
70"GPIO4";
71"BCKP_CLK_IN_USE";
72"READ_CNTRL_REG_BIT";
73"SCALER<4>";
74"GND\G";
75"SCALER<5>";
76"SCALER<6>";
%"FCI_61083-101400LF"
"1","(-1700,2500)","0","misc","I1";
;
$LOCATION"U5"
CDS_LOCATION"U5"
$SEC"1"
CDS_SEC"1"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300"
CDS_LIB"misc";
"102"
$PN"102"40;
"100"
$PN"100"0;
"96"
$PN"96"6;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"6;
"88"
$PN"88"0;
"84"
$PN"84"0;
"82"
$PN"82"0;
"80"
$PN"80"60;
"76"
$PN"76"0;
"78"
$PN"78"60;
"74"
$PN"74"0;
"72"
$PN"72"6;
"70"
$PN"70"0;
"66"
$PN"66"6;
"68"
$PN"68"0;
"64"
$PN"64"0;
"62"
$PN"62"0;
"60"
$PN"60"49;
"58"
$PN"58"49;
"56"
$PN"56"0;
"52"
$PN"52"6;
"50"
$PN"50"63;
"54"
$PN"54"62;
"48"
$PN"48"64;
"46"
$PN"46"6;
"42"
$PN"42"61;
"40"
$PN"40"6;
"44"
$PN"44"10;
"38"
$PN"38"9;
"36"
$PN"36"8;
"34"
$PN"34"6;
"32"
$PN"32"15;
"30"
$PN"30"14;
"28"
$PN"28"6;
"26"
$PN"26"13;
"24"
$PN"24"12;
"22"
$PN"22"6;
"20"
$PN"20"16;
"18"
$PN"18"17;
"16"
$PN"16"6;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"11;
"8"
$PN"8"65;
"6"
$PN"6"66;
"4"
$PN"4"59;
"2"
$PN"2"67;
"101"
$PN"101"27;
"99"
$PN"99"0;
"95"
$PN"95"6;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"6;
"87"
$PN"87"0;
"83"
$PN"83"28;
"81"
$PN"81"29;
"79"
$PN"79"30;
"75"
$PN"75"35;
"77"
$PN"77"6;
"73"
$PN"73"36;
"71"
$PN"71"6;
"69"
$PN"69"33;
"65"
$PN"65"6;
"67"
$PN"67"31;
"63"
$PN"63"34;
"61"
$PN"61"32;
"59"
$PN"59"48;
"57"
$PN"57"48;
"55"
$PN"55"21;
"51"
$PN"51"6;
"49"
$PN"49"7;
"53"
$PN"53"20;
"47"
$PN"47"0;
"45"
$PN"45"6;
"41"
$PN"41"0;
"39"
$PN"39"6;
"43"
$PN"43"0;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"6;
"31"
$PN"31"38;
"29"
$PN"29"0;
"27"
$PN"27"6;
"25"
$PN"25"0;
"23"
$PN"23"0;
"21"
$PN"21"6;
"19"
$PN"19"39;
"15"
$PN"15"6;
"17"
$PN"17"43;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"0;
"7"
$PN"7"0;
"3"
$PN"3"0;
"1"
$PN"1"0;
%"OUTPORT"
"1","(-2800,3000)","2","standard","I10";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"8;
%"OUTPORT"
"1","(-2800,2850)","2","standard","I12";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"61;
%"OUTPORT"
"1","(-2800,2650)","2","standard","I15";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"63;
%"OUTPORT"
"1","(-2800,2550)","2","standard","I16";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"62;
%"FCI_61083-101400LF"
"1","(1800,2525)","0","misc","I23";
;
$LOCATION"U65"
CDS_LOCATION"U65"
$SEC"1"
CDS_SEC"1"
CDS_LIB"misc"
CDS_LMAN_SYM_OUTLINE"-125,1450,125,-1300";
"102"
$PN"102"42;
"100"
$PN"100"0;
"96"
$PN"96"74;
"98"
$PN"98"0;
"94"
$PN"94"0;
"92"
$PN"92"0;
"90"
$PN"90"0;
"86"
$PN"86"74;
"88"
$PN"88"0;
"84"
$PN"84"44;
"82"
$PN"82"26;
"80"
$PN"80"37;
"76"
$PN"76"25;
"78"
$PN"78"37;
"74"
$PN"74"47;
"72"
$PN"72"74;
"70"
$PN"70"24;
"66"
$PN"66"74;
"68"
$PN"68"23;
"64"
$PN"64"51;
"62"
$PN"62"52;
"60"
$PN"60"53;
"58"
$PN"58"53;
"56"
$PN"56"0;
"52"
$PN"52"74;
"50"
$PN"50"0;
"54"
$PN"54"0;
"48"
$PN"48"0;
"46"
$PN"46"74;
"42"
$PN"42"0;
"40"
$PN"40"74;
"44"
$PN"44"0;
"38"
$PN"38"0;
"36"
$PN"36"18;
"34"
$PN"34"74;
"32"
$PN"32"72;
"30"
$PN"30"57;
"28"
$PN"28"74;
"26"
$PN"26"75;
"24"
$PN"24"76;
"22"
$PN"22"74;
"20"
$PN"20"73;
"18"
$PN"18"54;
"16"
$PN"16"74;
"14"
$PN"14"0;
"12"
$PN"12"0;
"10"
$PN"10"0;
"8"
$PN"8"55;
"6"
$PN"6"58;
"4"
$PN"4"56;
"2"
$PN"2"19;
"101"
$PN"101"41;
"99"
$PN"99"0;
"95"
$PN"95"74;
"97"
$PN"97"0;
"93"
$PN"93"0;
"91"
$PN"91"0;
"89"
$PN"89"0;
"85"
$PN"85"74;
"87"
$PN"87"0;
"83"
$PN"83"0;
"81"
$PN"81"0;
"79"
$PN"79"45;
"75"
$PN"75"0;
"77"
$PN"77"74;
"73"
$PN"73"0;
"71"
$PN"71"74;
"69"
$PN"69"0;
"65"
$PN"65"74;
"67"
$PN"67"0;
"63"
$PN"63"0;
"61"
$PN"61"0;
"59"
$PN"59"22;
"57"
$PN"57"22;
"55"
$PN"55"0;
"51"
$PN"51"74;
"49"
$PN"49"0;
"53"
$PN"53"0;
"47"
$PN"47"50;
"45"
$PN"45"74;
"41"
$PN"41"46;
"39"
$PN"39"74;
"43"
$PN"43"71;
"37"
$PN"37"0;
"35"
$PN"35"0;
"33"
$PN"33"74;
"31"
$PN"31"0;
"29"
$PN"29"0;
"27"
$PN"27"74;
"25"
$PN"25"68;
"23"
$PN"23"2;
"21"
$PN"21"74;
"19"
$PN"19"69;
"15"
$PN"15"74;
"17"
$PN"17"3;
"13"
$PN"13"0;
"9"
$PN"9"0;
"11"
$PN"11"0;
"5"
$PN"5"5;
"7"
$PN"7"70;
"3"
$PN"3"1;
"1"
$PN"1"4;
%"INPORT"
"1","(-650,3450)","2","standard","I26";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"43;
%"INPORT"
"1","(-650,3400)","2","standard","I27";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"39;
%"INPORT"
"1","(-650,3100)","2","standard","I31";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"38;
%"INPORT"
"1","(-650,2350)","2","standard","I40";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"32;
%"INPORT"
"1","(-650,2300)","2","standard","I41";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"34;
%"INPORT"
"1","(-650,2200)","2","standard","I42";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"31;
%"INPORT"
"1","(-650,2150)","2","standard","I43";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"33;
%"INPORT"
"1","(-650,2050)","2","standard","I44";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"36;
%"INPORT"
"1","(-650,2000)","2","standard","I45";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"35;
%"INPORT"
"1","(-650,1850)","2","standard","I46";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"29;
%"INPORT"
"1","(-650,1800)","2","standard","I47";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"28;
%"OUTPORT"
"1","(700,3475)","2","standard","I48";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"54;
%"OUTPORT"
"1","(700,3425)","2","standard","I49";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"73;
%"INPORT"
"1","(700,2375)","0","standard","I54";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"52;
%"INPORT"
"1","(700,2325)","0","standard","I55";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"51;
%"INPORT"
"1","(700,2225)","0","standard","I56";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"23;
%"INPORT"
"1","(700,2175)","0","standard","I57";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"24;
%"INPORT"
"1","(700,2075)","0","standard","I58";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"47;
%"INPORT"
"1","(700,2025)","0","standard","I59";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"25;
%"INPORT"
"1","(700,1875)","0","standard","I60";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"26;
%"INPORT"
"1","(700,1825)","0","standard","I61";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"44;
%"INPORT"
"1","(2850,2875)","2","standard","I62";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"46;
%"INPORT"
"1","(2850,2825)","2","standard","I63";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"71;
%"OUTPORT"
"1","(2850,3475)","0","standard","I73";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"3;
%"OUTPORT"
"1","(2850,3425)","0","standard","I74";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"69;
%"OUTPORT"
"1","(2850,3325)","0","standard","I75";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"2;
%"OUTPORT"
"1","(2850,3275)","0","standard","I77";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"68;
%"OUTPORT"
"1","(-650,2500)","0","standard","I78";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"21;
%"OUTPORT"
"1","(-650,2550)","0","standard","I79";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"20;
%"OUTPORT"
"1","(-650,2650)","0","standard","I80";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"7;
%"OUTPORT"
"1","(2850,2725)","0","standard","I81";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"50;
%"OUTPORT"
"1","(700,3325)","2","standard","I82";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"76;
%"OUTPORT"
"1","(700,3275)","2","standard","I85";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"75;
%"OUTPORT"
"1","(700,3025)","2","standard","I88";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"18;
%"INPORT"
"1","(700,3175)","0","standard","I89";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"57;
%"OUTPORT"
"1","(-2800,3100)","2","standard","I9";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"15;
%"OUTPORT"
"1","(700,3125)","2","standard","I90";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"72;
%"INPORT"
"1","(-2800,3250)","0","standard","I91";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"13;
%"INPORT"
"1","(-2800,3400)","0","standard","I92";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"16;
%"INPORT"
"1","(-2800,3450)","0","standard","I93";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"17;
%"OUTPORT"
"1","(-2800,2950)","2","standard","I94";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"9;
%"INPORT"
"1","(-2800,3150)","0","standard","I95";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-2800,3300)","0","standard","I96";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"12;
%"OUTPORT"
"1","(-2800,2700)","2","standard","I97";
;
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"64;
%"OUTPORT"
"1","(-2800,2800)","2","standard","I98";
;
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"10;
END.
