{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1648042051292 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1648042051299 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 23 21:27:31 2022 " "Processing started: Wed Mar 23 21:27:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1648042051299 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042051299 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640 " "Command: quartus_map --read_settings_files=on --write_settings_files=off OV5640 -c OV5640" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042051299 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1648042051724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1648042051724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_dynamic " "Found entity 1: seg_dynamic" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_8421 " "Found entity 1: binary_8421" {  } { { "../rtl/mid_ware/seg_dynamic/binary_8421.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/binary_8421.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/key.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/key.v" { { "Info" "ISGN_ENTITY_NAME" "1 key " "Found entity 1: key" {  } { { "../rtl/mid_ware/key.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/key.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_top " "Found entity 1: sobel_top" {  } { { "../rtl/image_process/sobel_top.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_filtering.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/sobel_filtering.v" { { "Info" "ISGN_ENTITY_NAME" "1 sobel_filtering " "Found entity 1: sobel_filtering" {  } { { "../rtl/image_process/sobel_filtering.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_filtering.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/image_process/opr_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/opr_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 opr_3 " "Found entity 1: opr_3" {  } { { "../rtl/image_process/opr_3.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/opr_3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/image_process/shift_ip/shift_ip_3.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/shift_ip/shift_ip_3.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_ip_3 " "Found entity 1: shift_ip_3" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/ov5640_pip.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/ov5640_pip.v" { { "Info" "ISGN_ENTITY_NAME" "1 ov5640_pip " "Found entity 1: ov5640_pip" {  } { { "../rtl/ov5640_pip.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/vga/video_define.v 0 0 " "Found 0 design units, including 0 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/vga/video_define.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061212 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "H_ACTIVE h_active color_bar.v(54) " "Verilog HDL Declaration information at color_bar.v(54): object \"H_ACTIVE\" differs only in case from object \"h_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/color_bar.v" 54 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648042061215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "V_ACTIVE v_active color_bar.v(58) " "Verilog HDL Declaration information at color_bar.v(58): object \"V_ACTIVE\" differs only in case from object \"v_active\" in the same scope" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/color_bar.v" 58 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1648042061215 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/vga/color_bar.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/vga/color_bar.v" { { "Info" "ISGN_ENTITY_NAME" "1 color_bar " "Found entity 1: color_bar" {  } { { "../rtl/vga/color_bar.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/vga/color_bar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_control_4port.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_control_4port.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_Control_4Port " "Found entity 1: Sdram_Control_4Port" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061220 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "1 sdr_data_path.v(23) " "Verilog HDL Expression warning at sdr_data_path.v(23): truncated literal to match 1 bits" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v" 23 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Analysis & Synthesis" 0 -1 1648042061223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdr_data_path.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdr_data_path.v" { { "Info" "ISGN_ENTITY_NAME" "1 sdr_data_path " "Found entity 1: sdr_data_path" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/control_interface.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/control_interface.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_interface " "Found entity 1: control_interface" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061226 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061226 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/command.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/command.v" { { "Info" "ISGN_ENTITY_NAME" "1 command " "Found entity 1: command" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_pll/sdram_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_pll/sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL " "Found entity 1: Sdram_PLL" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_fifo/sdram_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/sdram_4port/sdram_fifo/sdram_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_FIFO " "Found entity 1: Sdram_FIFO" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061235 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getrgb.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getrgb.v" { { "Info" "ISGN_ENTITY_NAME" "1 getRGB " "Found entity 1: getRGB" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getposedge.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getposedge.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPosedge " "Found entity 1: getPosedge" {  } { { "../rtl/mid_ware/getPos/getPosedge.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPosedge.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061239 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061239 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getpos.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/mid_ware/getpos/getpos.v" { { "Info" "ISGN_ENTITY_NAME" "1 getPos " "Found entity 1: getPos" {  } { { "../rtl/mid_ware/getPos/getPos.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPos.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061241 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061241 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/image_process/ycbcr.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/image_process/ycbcr.v" { { "Info" "ISGN_ENTITY_NAME" "1 YCbCr " "Found entity 1: YCbCr" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/cmos/i2c_com.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/i2c_com.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_com " "Found entity 1: i2c_com" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos2_reg_config.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos2_reg_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 cmos2_reg_config " "Found entity 1: cmos2_reg_config" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos_capture.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/cmos/cmos_capture.v" { { "Info" "ISGN_ENTITY_NAME" "1 CMOS_Capture " "Found entity 1: CMOS_Capture" {  } { { "../rtl/cmos/CMOS_Capture.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/CMOS_Capture.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/prjworkspace/ov5640/ov5640_v1/rtl/clock_pll/clock_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /prjworkspace/ov5640/ov5640_v1/rtl/clock_pll/clock_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll " "Found entity 1: clock_pll" {  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061252 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pic_1 getRGB.v(34) " "Verilog HDL Implicit Net warning at getRGB.v(34): created implicit net for \"Pic_1\"" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Pic_2 getRGB.v(36) " "Verilog HDL Implicit Net warning at getRGB.v(36): created implicit net for \"Pic_2\"" {  } { { "../rtl/mid_ware/getRGB.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getRGB.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ack cmos2_reg_config.v(24) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(24): created implicit net for \"ack\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061253 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tr_end cmos2_reg_config.v(27) " "Verilog HDL Implicit Net warning at cmos2_reg_config.v(27): created implicit net for \"tr_end\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061253 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ov5640_pip " "Elaborating entity \"ov5640_pip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1648042061357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getRGB getRGB:inst_getRGB " "Elaborating entity \"getRGB\" for hierarchy \"getRGB:inst_getRGB\"" {  } { { "../rtl/ov5640_pip.v" "inst_getRGB" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reset_Delay Reset_Delay:u_Reset_Delay " "Elaborating entity \"Reset_Delay\" for hierarchy \"Reset_Delay:u_Reset_Delay\"" {  } { { "../rtl/ov5640_pip.v" "u_Reset_Delay" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061363 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 Reset_Delay.v(22) " "Verilog HDL assignment warning at Reset_Delay.v(22): truncated value with size 32 to match size of target (22)" {  } { { "../rtl/mid_ware/Reset_Delay.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/Reset_Delay.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061364 "|ov5640_pip|Reset_Delay:u_Reset_Delay"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll clock_pll:u_clok_pll " "Elaborating entity \"clock_pll\" for hierarchy \"clock_pll:u_clok_pll\"" {  } { { "../rtl/ov5640_pip.v" "u_clok_pll" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll clock_pll:u_clok_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"clock_pll:u_clok_pll\|altpll:altpll_component\"" {  } { { "../rtl/clock_pll/clock_pll.v" "altpll_component" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061406 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "clock_pll:u_clok_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"clock_pll:u_clok_pll\|altpll:altpll_component\"" {  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061407 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "clock_pll:u_clok_pll\|altpll:altpll_component " "Instantiated megafunction \"clock_pll:u_clok_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2000 " "Parameter \"clk0_divide_by\" = \"2000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 25 " "Parameter \"clk1_divide_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 12 " "Parameter \"clk1_multiply_by\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=clock_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=clock_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061408 ""}  } { { "../rtl/clock_pll/clock_pll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/clock_pll/clock_pll.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042061408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_pll_altpll " "Found entity 1: clock_pll_altpll" {  } { { "db/clock_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/clock_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_pll_altpll clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated " "Elaborating entity \"clock_pll_altpll\" for hierarchy \"clock_pll:u_clok_pll\|altpll:altpll_component\|clock_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmos2_reg_config cmos2_reg_config:cmos_config_1 " "Elaborating entity \"cmos2_reg_config\" for hierarchy \"cmos2_reg_config:cmos_config_1\"" {  } { { "../rtl/ov5640_pip.v" "cmos_config_1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_com cmos2_reg_config:cmos_config_1\|i2c_com:u1 " "Elaborating entity \"i2c_com\" for hierarchy \"cmos2_reg_config:cmos_config_1\|i2c_com:u1\"" {  } { { "../rtl/cmos/cmos2_reg_config.v" "u1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/cmos2_reg_config.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(29) " "Verilog HDL assignment warning at i2c_com.v(29): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061463 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 i2c_com.v(30) " "Verilog HDL assignment warning at i2c_com.v(30): truncated value with size 32 to match size of target (1)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061463 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 i2c_com.v(41) " "Verilog HDL assignment warning at i2c_com.v(41): truncated value with size 32 to match size of target (6)" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061463 "|ov5640_pip|cmos2_reg_config:cmos_config_1|i2c_com:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CMOS_Capture CMOS_Capture:u1_CMOS_Capture " "Elaborating entity \"CMOS_Capture\" for hierarchy \"CMOS_Capture:u1_CMOS_Capture\"" {  } { { "../rtl/ov5640_pip.v" "u1_CMOS_Capture" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_bar color_bar:u_color_bar " "Elaborating entity \"color_bar\" for hierarchy \"color_bar:u_color_bar\"" {  } { { "../rtl/ov5640_pip.v" "u_color_bar" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_Control_4Port Sdram_Control_4Port:u_Sdram_Control_4Port " "Elaborating entity \"Sdram_Control_4Port\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\"" {  } { { "../rtl/ov5640_pip.v" "u_Sdram_Control_4Port" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061472 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 Sdram_Control_4Port.v(373) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(373): truncated value with size 32 to match size of target (10)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(410) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(410): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(412) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(412): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(413) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(413): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(414) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(414): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 414 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(415) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(415): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 415 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 Sdram_Control_4Port.v(416) " "Verilog HDL assignment warning at Sdram_Control_4Port.v(416): truncated value with size 32 to match size of target (23)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rWR2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rWR2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD1_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD1_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "rRD2_MAX_ADDR Sdram_Control_4Port.v(407) " "Verilog HDL Always Construct warning at Sdram_Control_4Port.v(407): inferring latch(es) for variable \"rRD2_MAX_ADDR\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061478 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061479 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rRD1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rRD1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR2_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR2_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[0\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[0\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[1\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[1\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[2\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[2\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[3\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[3\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[4\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[4\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[5\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[5\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[6\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[6\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[7\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[7\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[8\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[8\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[9\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[9\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[10\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[10\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061480 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[11\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[11\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[12\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[12\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[13\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[13\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[14\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[14\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[15\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[15\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[16\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[16\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[17\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[17\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[18\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[18\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[19\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[19\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[20\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[20\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[21\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[21\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "rWR1_MAX_ADDR\[22\] Sdram_Control_4Port.v(407) " "Inferred latch for \"rWR1_MAX_ADDR\[22\]\" at Sdram_Control_4Port.v(407)" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 407 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061481 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1 " "Elaborating entity \"Sdram_PLL\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "sdram_pll1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "altpll_component" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061497 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\"" {  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component " "Instantiated megafunction \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Sdram_PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Sdram_PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061498 ""}  } { { "../rtl/sdram_4port/sdram_pll/Sdram_PLL.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_pll/Sdram_PLL.v" 107 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042061498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sdram_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sdram_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Sdram_PLL_altpll " "Found entity 1: Sdram_PLL_altpll" {  } { { "db/sdram_pll_altpll.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/sdram_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_PLL_altpll Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated " "Elaborating entity \"Sdram_PLL_altpll\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_PLL:sdram_pll1\|altpll:altpll_component\|Sdram_PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_interface Sdram_Control_4Port:u_Sdram_Control_4Port\|control_interface:control1 " "Elaborating entity \"control_interface\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|control_interface:control1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "control1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 226 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061548 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(103) " "Verilog HDL assignment warning at control_interface.v(103): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061549 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(107) " "Verilog HDL assignment warning at control_interface.v(107): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061549 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 control_interface.v(131) " "Verilog HDL assignment warning at control_interface.v(131): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/sdram_4port/control_interface.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/control_interface.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061549 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|control_interface:control1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "command Sdram_Control_4Port:u_Sdram_Control_4Port\|command:command1 " "Elaborating entity \"command\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|command:command1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "command1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061551 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe_shift command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe_shift\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061552 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe1 command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe1\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061552 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "oe2 command.v(208) " "Verilog HDL Always Construct warning at command.v(208): inferring latch(es) for variable \"oe2\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/sdram_4port/command.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/command.v" 208 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1648042061552 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|command:command1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sdr_data_path Sdram_Control_4Port:u_Sdram_Control_4Port\|sdr_data_path:data_path1 " "Elaborating entity \"sdr_data_path\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|sdr_data_path:data_path1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "data_path1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 261 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061554 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 sdr_data_path.v(23) " "Verilog HDL assignment warning at sdr_data_path.v(23): truncated value with size 32 to match size of target (2)" {  } { { "../rtl/sdram_4port/sdr_data_path.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdr_data_path.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042061554 "|ov5640_pip|Sdram_Control_4Port:u_Sdram_Control_4Port|sdr_data_path:data_path1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sdram_FIFO Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1 " "Elaborating entity \"Sdram_FIFO\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\"" {  } { { "../rtl/sdram_4port/Sdram_Control_4Port.v" "write_fifo1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborating entity \"dcfifo\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "dcfifo_component" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061848 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Elaborated megafunction instantiation \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\"" {  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061848 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component " "Instantiated megafunction \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clocks_are_synchronized FALSE " "Parameter \"clocks_are_synchronized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone " "Parameter \"intended_device_family\" = \"Cyclone\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M4K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M4K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 2048 " "Parameter \"lpm_numwords\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 11 " "Parameter \"lpm_widthu\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042061849 ""}  } { { "../rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/sdram_fifo/Sdram_FIFO.v" 96 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042061849 ""}
{ "Warning" "WTDFX_ASSERTION" "Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2 " "Assertion warning: Number of metastability protection registers is not specified. Based on the parameter value CLOCKS_ARE_SYNCHRONIZED=FALSE, the synchronization register chain length between read and write clock domains will be 2" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 161 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061894 ""}
{ "Warning" "WTDFX_ASSERTION" "Device family Cyclone IV E does not have M4K blocks -- using available memory blocks " "Assertion warning: Device family Cyclone IV E does not have M4K blocks -- using available memory blocks" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 164 2 0 } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_gbo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_gbo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_gbo1 " "Found entity 1: dcfifo_gbo1" {  } { { "db/dcfifo_gbo1.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 40 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_gbo1 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated " "Elaborating entity \"dcfifo_gbo1\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061895 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_8ib.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_8ib.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_8ib " "Found entity 1: a_gray2bin_8ib" {  } { { "db/a_gray2bin_8ib.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_gray2bin_8ib.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_8ib Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin " "Elaborating entity \"a_gray2bin_8ib\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_gray2bin_8ib:rdptr_g_gray2bin\"" {  } { { "db/dcfifo_gbo1.tdf" "rdptr_g_gray2bin" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_777.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_777.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_777 " "Found entity 1: a_graycounter_777" {  } { { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_777 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_777:rdptr_g1p " "Elaborating entity \"a_graycounter_777\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_777:rdptr_g1p\"" {  } { { "db/dcfifo_gbo1.tdf" "rdptr_g1p" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_3lc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_3lc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_3lc " "Found entity 1: a_graycounter_3lc" {  } { { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042061989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042061989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_3lc Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_3lc:wrptr_g1p " "Elaborating entity \"a_graycounter_3lc\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|a_graycounter_3lc:wrptr_g1p\"" {  } { { "db/dcfifo_gbo1.tdf" "wrptr_g1p" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 60 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042061990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2u81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2u81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2u81 " "Found entity 1: altsyncram_2u81" {  } { { "db/altsyncram_2u81.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_2u81.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2u81 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|altsyncram_2u81:fifo_ram " "Elaborating entity \"altsyncram_2u81\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|altsyncram_2u81:fifo_ram\"" {  } { { "db/dcfifo_gbo1.tdf" "fifo_ram" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 61 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_qe9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_qe9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_qe9 " "Found entity 1: dffpipe_qe9" {  } { { "db/dffpipe_qe9.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_qe9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_qe9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|dffpipe_qe9:rs_brp " "Elaborating entity \"dffpipe_qe9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|dffpipe_qe9:rs_brp\"" {  } { { "db/dcfifo_gbo1.tdf" "rs_brp" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 68 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_apl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_apl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_apl " "Found entity 1: alt_synch_pipe_apl" {  } { { "db/alt_synch_pipe_apl.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_apl Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp " "Elaborating entity \"alt_synch_pipe_apl\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\"" {  } { { "db/dcfifo_gbo1.tdf" "rs_dgwp" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 70 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_re9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_re9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_re9 " "Found entity 1: dffpipe_re9" {  } { { "db/dffpipe_re9.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_re9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_re9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13 " "Elaborating entity \"dffpipe_re9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_apl:rs_dgwp\|dffpipe_re9:dffpipe13\"" {  } { { "db/alt_synch_pipe_apl.tdf" "dffpipe13" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_apl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_bpl.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_bpl.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_bpl " "Found entity 1: alt_synch_pipe_bpl" {  } { { "db/alt_synch_pipe_bpl.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_bpl Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp " "Elaborating entity \"alt_synch_pipe_bpl\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\"" {  } { { "db/dcfifo_gbo1.tdf" "ws_dgrp" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 73 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_se9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_se9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_se9 " "Found entity 1: dffpipe_se9" {  } { { "db/dffpipe_se9.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dffpipe_se9.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_se9 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16 " "Elaborating entity \"dffpipe_se9\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|alt_synch_pipe_bpl:ws_dgrp\|dffpipe_se9:dffpipe16\"" {  } { { "db/alt_synch_pipe_bpl.tdf" "dffpipe16" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/alt_synch_pipe_bpl.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_p76.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_p76.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_p76 " "Found entity 1: cmpr_p76" {  } { { "db/cmpr_p76.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_p76.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042062143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042062143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_p76 Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|cmpr_p76:rdempty_eq_comp " "Elaborating entity \"cmpr_p76\" for hierarchy \"Sdram_Control_4Port:u_Sdram_Control_4Port\|Sdram_FIFO:write_fifo1\|dcfifo:dcfifo_component\|dcfifo_gbo1:auto_generated\|cmpr_p76:rdempty_eq_comp\"" {  } { { "db/dcfifo_gbo1.tdf" "rdempty_eq_comp" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/dcfifo_gbo1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getPos getPos:u_getPos " "Elaborating entity \"getPos\" for hierarchy \"getPos:u_getPos\"" {  } { { "../rtl/ov5640_pip.v" "u_getPos" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062961 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "getPosedge getPos:u_getPos\|getPosedge:u1_getPosedge " "Elaborating entity \"getPosedge\" for hierarchy \"getPos:u_getPos\|getPosedge:u1_getPosedge\"" {  } { { "../rtl/mid_ware/getPos/getPos.v" "u1_getPosedge" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/getPos/getPos.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key key:u_key " "Elaborating entity \"key\" for hierarchy \"key:u_key\"" {  } { { "../rtl/ov5640_pip.v" "u_key" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 283 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062966 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 key.v(32) " "Verilog HDL assignment warning at key.v(32): truncated value with size 32 to match size of target (11)" {  } { { "../rtl/mid_ware/key.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/key.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042062975 "|ov5640_pip|key:u_key"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_top sobel_top:u_sobel_top " "Elaborating entity \"sobel_top\" for hierarchy \"sobel_top:u_sobel_top\"" {  } { { "../rtl/ov5640_pip.v" "u_sobel_top" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "YCbCr sobel_top:u_sobel_top\|YCbCr:u_YCbCr " "Elaborating entity \"YCbCr\" for hierarchy \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\"" {  } { { "../rtl/image_process/sobel_top.v" "u_YCbCr" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062978 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cb2 YCbCr.v(12) " "Verilog HDL or VHDL warning at YCbCr.v(12): object \"Cb2\" assigned a value but never read" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648042062979 "|ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Cr2 YCbCr.v(12) " "Verilog HDL or VHDL warning at YCbCr.v(12): object \"Cr2\" assigned a value but never read" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1648042062979 "|ov5640_pip|sobel_top:u_sobel_top|YCbCr:u_YCbCr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sobel_filtering sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering " "Elaborating entity \"sobel_filtering\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\"" {  } { { "../rtl/image_process/sobel_top.v" "u_sobel_filtering" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_top.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "opr_3 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0 " "Elaborating entity \"opr_3\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\"" {  } { { "../rtl/image_process/sobel_filtering.v" "opr_3_m0" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/sobel_filtering.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062982 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_ip_3 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0 " "Elaborating entity \"shift_ip_3\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\"" {  } { { "../rtl/image_process/opr_3.v" "shift_ip_3_m0" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/opr_3.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042062994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altshift_taps sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborating entity \"altshift_taps\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "ALTSHIFT_TAPS_component" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063083 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\"" {  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063084 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component " "Instantiated megafunction \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=M9K " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=M9K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altshift_taps " "Parameter \"lpm_type\" = \"altshift_taps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_taps 2 " "Parameter \"number_of_taps\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "tap_distance 640 " "Parameter \"tap_distance\" = \"640\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 8 " "Parameter \"width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042063084 ""}  } { { "../rtl/image_process/shift_ip/shift_ip_3.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/shift_ip/shift_ip_3.v" 80 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042063084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_7rv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_7rv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_7rv " "Found entity 1: shift_taps_7rv" {  } { { "db/shift_taps_7rv.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042063124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042063124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_taps_7rv sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated " "Elaborating entity \"shift_taps_7rv\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\"" {  } { { "altshift_taps.tdf" "auto_generated" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/altshift_taps.tdf" 103 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pja1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pja1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pja1 " "Found entity 1: altsyncram_pja1" {  } { { "db/altsyncram_pja1.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/altsyncram_pja1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042063167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042063167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pja1 sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2 " "Elaborating entity \"altsyncram_pja1\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|altsyncram_pja1:altsyncram2\"" {  } { { "db/shift_taps_7rv.tdf" "altsyncram2" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3uf " "Found entity 1: cntr_3uf" {  } { { "db/cntr_3uf.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cntr_3uf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042063209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042063209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3uf sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1 " "Elaborating entity \"cntr_3uf\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\"" {  } { { "db/shift_taps_7rv.tdf" "cntr1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/shift_taps_7rv.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cmpr_7ic.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042063247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042063247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_7ic sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4 " "Elaborating entity \"cmpr_7ic\" for hierarchy \"sobel_top:u_sobel_top\|sobel_filtering:u_sobel_filtering\|opr_3:opr_3_m0\|shift_ip_3:shift_ip_3_m0\|altshift_taps:ALTSHIFT_TAPS_component\|shift_taps_7rv:auto_generated\|cntr_3uf:cntr1\|cmpr_7ic:cmpr4\"" {  } { { "db/cntr_3uf.tdf" "cmpr4" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/cntr_3uf.tdf" 85 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_dynamic seg_dynamic:u_seg_dynamic " "Elaborating entity \"seg_dynamic\" for hierarchy \"seg_dynamic:u_seg_dynamic\"" {  } { { "../rtl/ov5640_pip.v" "u_seg_dynamic" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/ov5640_pip.v" 327 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063255 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg_dynamic.v(111) " "Verilog HDL assignment warning at seg_dynamic.v(111): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042063256 "|ov5640_pip|seg_dynamic:u_seg_dynamic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 4 seg_dynamic.v(124) " "Verilog HDL assignment warning at seg_dynamic.v(124): truncated value with size 8 to match size of target (4)" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1648042063256 "|ov5640_pip|seg_dynamic:u_seg_dynamic"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_8421 seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst " "Elaborating entity \"binary_8421\" for hierarchy \"seg_dynamic:u_seg_dynamic\|binary_8421:binary_8421_inst\"" {  } { { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "binary_8421_inst" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042063257 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult1\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult1" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648042064725 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult0\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult0" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648042064725 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|Mult2\"" {  } { { "../rtl/image_process/YCbCr.v" "Mult2" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1648042064725 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1648042064725 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064767 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064767 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042064767 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064815 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064841 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042064931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042064931 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult1\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064950 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064957 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 7 " "Parameter \"LPM_WIDTHB\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 15 " "Parameter \"LPM_WIDTHP\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 15 " "Parameter \"LPM_WIDTHR\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042064957 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042064957 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064963 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064972 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042064979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_kgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_kgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_kgh " "Found entity 1: add_sub_kgh" {  } { { "db/add_sub_kgh.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_kgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042065021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042065021 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065027 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065033 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Instantiated megafunction \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 5 " "Parameter \"LPM_WIDTHB\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 13 " "Parameter \"LPM_WIDTHP\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 13 " "Parameter \"LPM_WIDTHR\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1648042065033 ""}  } { { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1648042065033 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065039 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065048 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_bfh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_bfh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_bfh " "Found entity 1: add_sub_bfh" {  } { { "db/add_sub_bfh.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/add_sub_bfh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1648042065095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042065095 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"sobel_top:u_sobel_top\|YCbCr:u_YCbCr\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "d:/edatools/quartus18/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "../rtl/image_process/YCbCr.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/image_process/YCbCr.v" 21 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042065101 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "10 " "10 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1648042065450 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 20 -1 0 } } { "../rtl/mid_ware/seg_dynamic/seg_dynamic.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/mid_ware/seg_dynamic/seg_dynamic.v" 134 -1 0 } } { "../rtl/cmos/i2c_com.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/i2c_com.v" 19 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf" 32 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf" 32 2 0 } } { "../rtl/sdram_4port/Sdram_Control_4Port.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/sdram_4port/Sdram_Control_4Port.v" 424 -1 0 } } { "db/a_graycounter_777.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_777.tdf" 47 2 0 } } { "db/a_graycounter_3lc.tdf" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/db/a_graycounter_3lc.tdf" 47 2 0 } } { "../rtl/cmos/CMOS_Capture.v" "" { Text "D:/PrjWorkspace/OV5640/OV5640_v1/rtl/cmos/CMOS_Capture.v" 66 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1648042065491 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1648042065491 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1648042066375 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1648042074094 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.map.smsg " "Generated suppressed messages file D:/PrjWorkspace/OV5640/OV5640_v1/quartusPrj/output_files/OV5640.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042074247 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1648042074503 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1648042074503 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3105 " "Implemented 3105 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1648042074737 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1648042074737 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1648042074737 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2922 " "Implemented 2922 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1648042074737 ""} { "Info" "ICUT_CUT_TM_RAMS" "80 " "Implemented 80 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1648042074737 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1648042074737 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1648042074737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1648042074772 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 23 21:27:54 2022 " "Processing ended: Wed Mar 23 21:27:54 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1648042074772 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1648042074772 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1648042074772 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1648042074772 ""}
