{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1758762884134 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758762884134 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 22:14:44 2025 " "Processing started: Wed Sep 24 22:14:44 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758762884134 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762884134 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762884134 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1758762884566 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1758762884566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cnt_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cnt_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cnt_1s-SYN " "Found design unit 1: cnt_1s-SYN" {  } { { "cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/cnt_1s.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896344 ""} { "Info" "ISGN_ENTITY_NAME" "1 cnt_1s " "Found entity 1: cnt_1s" {  } { { "cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/cnt_1s.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gerador_pulso.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gerador_pulso.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gerador_pulso_s-rtl " "Found design unit 1: gerador_pulso_s-rtl" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/gerador_pulso.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896360 ""} { "Info" "ISGN_ENTITY_NAME" "1 gerador_pulso_s " "Found entity 1: gerador_pulso_s" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/gerador_pulso.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896360 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aula_03_ex_03.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aula_03_ex_03.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Aula_03_ex_03-structural " "Found design unit 1: Aula_03_ex_03-structural" {  } { { "Aula_03_ex_03.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896360 ""} { "Info" "ISGN_ENTITY_NAME" "1 Aula_03_ex_03 " "Found entity 1: Aula_03_ex_03" {  } { { "Aula_03_ex_03.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Aula_03_ex_03 " "Elaborating entity \"Aula_03_ex_03\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1758762896535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gerador_pulso_s gerador_pulso_s:GeradorDePulso " "Elaborating entity \"gerador_pulso_s\" for hierarchy \"gerador_pulso_s:GeradorDePulso\"" {  } { { "Aula_03_ex_03.vhd" "GeradorDePulso" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\"" {  } { { "gerador_pulso.vhd" "divisor_gigante" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/gerador_pulso.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante " "Elaborated megafunction instantiation \"gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\"" {  } { { "gerador_pulso.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/gerador_pulso.vhd" 20 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante " "Instantiated megafunction \"gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 26 " "Parameter \"LPM_WIDTH\" = \"26\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_MODULUS 500 " "Parameter \"LPM_MODULUS\" = \"500\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UNUSED " "Parameter \"LPM_DIRECTION\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE UNUSED " "Parameter \"LPM_AVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE UNUSED " "Parameter \"LPM_SVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PORT_UPDOWN PORT_CONNECTIVITY " "Parameter \"LPM_PORT_UPDOWN\" = \"PORT_CONNECTIVITY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PVALUE UNUSED " "Parameter \"LPM_PVALUE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896642 ""}  } { { "gerador_pulso.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/gerador_pulso.vhd" 20 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758762896642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbi " "Found entity 1: cntr_gbi" {  } { { "db/cntr_gbi.tdf" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/db/cntr_gbi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_gbi gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\|cntr_gbi:auto_generated " "Elaborating entity \"cntr_gbi\" for hierarchy \"gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\|cntr_gbi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_l0c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_l0c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_l0c " "Found entity 1: cmpr_l0c" {  } { { "db/cmpr_l0c.tdf" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/db/cmpr_l0c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_l0c gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\|cntr_gbi:auto_generated\|cmpr_l0c:cmpr1 " "Elaborating entity \"cmpr_l0c\" for hierarchy \"gerador_pulso_s:GeradorDePulso\|LPM_COUNTER:divisor_gigante\|cntr_gbi:auto_generated\|cmpr_l0c:cmpr1\"" {  } { { "db/cntr_gbi.tdf" "cmpr1" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/db/cntr_gbi.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_1s cnt_1s:ContadorDoDisplay " "Elaborating entity \"cnt_1s\" for hierarchy \"cnt_1s:ContadorDoDisplay\"" {  } { { "Aula_03_ex_03.vhd" "ContadorDoDisplay" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component\"" {  } { { "cnt_1s.vhd" "LPM_COUNTER_component" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/cnt_1s.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component " "Elaborated megafunction instantiation \"cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component\"" {  } { { "cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/cnt_1s.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896774 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component " "Instantiated megafunction \"cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896774 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1758762896774 ""}  } { { "cnt_1s.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/cnt_1s.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1758762896774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_trh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_trh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_trh " "Found entity 1: cntr_trh" {  } { { "db/cntr_trh.tdf" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/db/cntr_trh.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1758762896821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762896821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_trh cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component\|cntr_trh:auto_generated " "Elaborating entity \"cntr_trh\" for hierarchy \"cnt_1s:ContadorDoDisplay\|LPM_COUNTER:LPM_COUNTER_component\|cntr_trh:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1758762896821 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "57 " "Implemented 57 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1758762897156 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1758762897156 ""} { "Info" "ICUT_CUT_TM_LCELLS" "48 " "Implemented 48 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1758762897156 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1758762897156 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758762897264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 22:14:57 2025 " "Processing ended: Wed Sep 24 22:14:57 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758762897264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758762897264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758762897264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1758762897264 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1758762898831 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758762898831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 22:14:58 2025 " "Processing started: Wed Sep 24 22:14:58 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758762898831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1758762898831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1758762898831 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1758762898969 ""}
{ "Info" "0" "" "Project  = Aula_03_ex_03" {  } {  } 0 0 "Project  = Aula_03_ex_03" 0 0 "Fitter" 0 0 1758762898969 ""}
{ "Info" "0" "" "Revision = Aula_03_ex_03" {  } {  } 0 0 "Revision = Aula_03_ex_03" 0 0 "Fitter" 0 0 1758762898969 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1758762899050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1758762899050 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Aula_03_ex_03 EPM240T100C5 " "Selected device EPM240T100C5 for design \"Aula_03_ex_03\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1758762899050 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758762899095 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1758762899095 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1758762899147 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1758762899153 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758762899284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758762899284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758762899284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758762899284 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1758762899284 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1758762899284 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula_03_ex_03.sdc " "Synopsys Design Constraints File file not found: 'Aula_03_ex_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1758762899316 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758762899316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758762899316 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000  CLOCK_50MHZ " "   1.000  CLOCK_50MHZ" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1758762899316 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758762899316 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "CLOCK_50MHZ Global clock in PIN 12 " "Automatically promoted signal \"CLOCK_50MHZ\" to use Global clock in PIN 12" {  } { { "Aula_03_ex_03.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "RESET_N Global clock " "Automatically promoted signal \"RESET_N\" to use Global clock" {  } { { "Aula_03_ex_03.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "RESET_N " "Pin \"RESET_N\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RESET_N } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RESET_N" } } } } { "Aula_03_ex_03.vhd" "" { Text "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/Aula_03_ex_03.vhd" 8 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/" { { 0 { 0 ""} 0 526 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 186228 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1758762899316 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1758762899331 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1758762899331 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1758762899331 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1758762899331 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1758762899331 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758762899347 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1758762899353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1758762899476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758762899501 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1758762899515 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1758762899687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758762899687 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1758762899695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1758762899774 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1758762899774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1758762899821 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1758762899821 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758762899821 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.10 " "Total time spent on timing analysis during the Fitter is 0.10 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1758762899821 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1758762899837 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1758762899837 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/output_files/Aula_03_ex_03.fit.smsg " "Generated suppressed messages file C:/Users/nicol/Documents/Digitais/Projetos Quartus/ex_03/output_files/Aula_03_ex_03.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1758762899892 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5077 " "Peak virtual memory: 5077 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758762899922 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 22:14:59 2025 " "Processing ended: Wed Sep 24 22:14:59 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758762899922 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758762899922 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758762899922 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1758762899922 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1758762901234 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758762901234 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 22:15:01 2025 " "Processing started: Wed Sep 24 22:15:01 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758762901234 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1758762901234 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Aula_03_ex_03 -c Aula_03_ex_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1758762901234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1758762901562 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1758762901589 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1758762901593 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4664 " "Peak virtual memory: 4664 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758762901779 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 22:15:01 2025 " "Processing ended: Wed Sep 24 22:15:01 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758762901779 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758762901779 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758762901779 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1758762901779 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1758762902582 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1758762903376 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1758762903376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 24 22:15:02 2025 " "Processing started: Wed Sep 24 22:15:02 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1758762903376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1758762903376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Aula_03_ex_03 -c Aula_03_ex_03 " "Command: quartus_sta Aula_03_ex_03 -c Aula_03_ex_03" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1758762903376 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1758762903520 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1758762903683 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1758762903683 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903740 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903740 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1758762903791 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1758762903855 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Aula_03_ex_03.sdc " "Synopsys Design Constraints File file not found: 'Aula_03_ex_03.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1758762903902 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903902 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLOCK_50MHZ CLOCK_50MHZ " "create_clock -period 1.000 -name CLOCK_50MHZ CLOCK_50MHZ" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1758762903904 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1758762903904 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1758762903906 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1758762903920 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1758762903922 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.791 " "Worst-case setup slack is -9.791" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903924 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.791            -277.048 CLOCK_50MHZ  " "   -9.791            -277.048 CLOCK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903924 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903924 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.658 " "Worst-case hold slack is 1.658" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903930 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.658               0.000 CLOCK_50MHZ  " "    1.658               0.000 CLOCK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903930 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903930 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1758762903933 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1758762903951 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000              -3.000 CLOCK_50MHZ  " "   -3.000              -3.000 CLOCK_50MHZ " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1758762903955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1758762903955 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1758762903995 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1758762904011 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1758762904012 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4665 " "Peak virtual memory: 4665 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1758762904088 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 24 22:15:04 2025 " "Processing ended: Wed Sep 24 22:15:04 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1758762904088 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1758762904088 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1758762904088 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1758762904088 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 9 s " "Quartus Prime Full Compilation was successful. 0 errors, 9 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1758762904898 ""}
