Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed Apr  2 15:32:35 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (9)
6. checking no_output_delay (48)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (48)
--------------------------------
 There are 48 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.257        0.000                      0                 1525        0.071        0.000                      0                 1525       54.305        0.000                       0                   561  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 55.556}       111.111         9.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               5.257        0.000                      0                 1521        0.071        0.000                      0                 1521       54.305        0.000                       0                   561  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                  106.090        0.000                      0                    4        1.065        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.257ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       54.305ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        105.007ns  (logic 60.489ns (57.605%)  route 44.518ns (42.395%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=26 LUT5=3 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 116.009 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.030   106.144    sm/M_alum_out[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124   106.268 r  sm/ram_reg_i_25/O
                         net (fo=1, routed)           0.888   107.156    display/M_sm_bra[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124   107.280 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.879   109.159    display/override_address
    SLICE_X47Y5          LUT3 (Prop_lut3_I0_O)        0.154   109.313 r  display/ram_reg_i_13/O
                         net (fo=1, routed)           0.822   110.135    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.494   116.009    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y0          RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.197    
                         clock uncertainty           -0.035   116.162    
    RAMB18_X1Y0          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.769   115.393    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        115.393    
                         arrival time                        -110.136    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.847ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        104.619ns  (logic 60.459ns (57.790%)  route 44.160ns (42.210%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 116.008 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.030   106.144    sm/M_alum_out[0]
    SLICE_X48Y28         LUT6 (Prop_lut6_I5_O)        0.124   106.268 r  sm/ram_reg_i_25/O
                         net (fo=1, routed)           0.888   107.156    display/M_sm_bra[0]
    SLICE_X54Y36         LUT6 (Prop_lut6_I5_O)        0.124   107.280 r  display/ram_reg_i_17__0/O
                         net (fo=2, routed)           1.675   108.955    sm/override_address
    SLICE_X47Y5          LUT6 (Prop_lut6_I4_O)        0.124   109.079 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.668   109.747    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.493   116.008    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y2          RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.187   116.196    
                         clock uncertainty           -0.035   116.161    
    RAMB18_X1Y2          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   115.595    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        115.595    
                         arrival time                        -109.747    
  -------------------------------------------------------------------
                         slack                                  5.847    

Slack (MET) :             7.163ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.823ns  (logic 60.881ns (58.639%)  route 42.942ns (41.361%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=26 LUT4=1 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.113   106.227    sm/M_alum_out[0]
    SLICE_X32Y25         LUT4 (Prop_lut4_I1_O)        0.118   106.345 r  sm/D_states_q[4]_i_21/O
                         net (fo=2, routed)           0.825   107.170    sm/D_states_q[4]_i_21_n_0
    SLICE_X34Y25         LUT3 (Prop_lut3_I0_O)        0.348   107.518 r  sm/D_states_q[4]_i_5/O
                         net (fo=1, routed)           0.497   108.016    sm/D_states_q[4]_i_5_n_0
    SLICE_X34Y25         LUT6 (Prop_lut6_I3_O)        0.328   108.344 r  sm/D_states_q[4]_i_1/O
                         net (fo=1, routed)           0.608   108.951    sm/D_states_d__0[4]
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X35Y25         FDSE (Setup_fdse_C_D)       -0.067   116.115    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        116.115    
                         arrival time                        -108.952    
  -------------------------------------------------------------------
                         slack                                  7.163    

Slack (MET) :             7.641ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.259ns  (logic 60.459ns (58.551%)  route 42.800ns (41.449%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 f  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 r  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 r  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 f  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          0.987   106.101    sm/M_alum_out[0]
    SLICE_X34Y27         LUT6 (Prop_lut6_I0_O)        0.124   106.225 f  sm/D_states_q[1]_i_14/O
                         net (fo=1, routed)           0.452   106.677    sm/D_states_q[1]_i_14_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I1_O)        0.124   106.801 r  sm/D_states_q[1]_i_3/O
                         net (fo=1, routed)           1.034   107.835    sm/D_states_q[1]_i_3_n_0
    SLICE_X36Y25         LUT6 (Prop_lut6_I1_O)        0.124   107.959 r  sm/D_states_q[1]_i_1/O
                         net (fo=1, routed)           0.429   108.388    sm/D_states_d__0[1]
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.131    
                         clock uncertainty           -0.035   116.096    
    SLICE_X36Y25         FDRE (Setup_fdre_C_D)       -0.067   116.029    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        116.029    
                         arrival time                        -108.388    
  -------------------------------------------------------------------
                         slack                                  7.641    

Slack (MET) :             7.960ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        103.084ns  (logic 60.459ns (58.650%)  route 42.626ns (41.350%))
  Logic Levels:           323  (CARRY4=287 LUT2=1 LUT3=25 LUT5=3 LUT6=6 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.131   106.246    sm/M_alum_out[0]
    SLICE_X32Y26         LUT6 (Prop_lut6_I0_O)        0.124   106.370 r  sm/D_states_q[3]_i_13/O
                         net (fo=1, routed)           0.497   106.867    sm/D_states_q[3]_i_13_n_0
    SLICE_X33Y26         LUT6 (Prop_lut6_I2_O)        0.124   106.991 r  sm/D_states_q[3]_i_4/O
                         net (fo=1, routed)           0.572   107.563    sm/D_states_q[3]_i_4_n_0
    SLICE_X33Y25         LUT6 (Prop_lut6_I2_O)        0.124   107.687 r  sm/D_states_q[3]_i_1/O
                         net (fo=1, routed)           0.526   108.213    sm/D_states_d__0[3]
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.296   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X34Y25         FDSE (Setup_fdse_C_D)       -0.031   116.173    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.173    
                         arrival time                        -108.213    
  -------------------------------------------------------------------
                         slack                                  7.960    

Slack (MET) :             8.147ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.615ns  (logic 58.873ns (57.372%)  route 43.742ns (42.628%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 115.944 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.073   101.393    sm/temp_out0[1]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.332   101.725 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.518   102.244    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124   102.368 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   102.368    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209   102.577 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.763   103.340    sm/M_alum_out[1]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.297   103.637 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.282   103.919    sm/D_states_q[7]_i_60_n_0
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.124   104.043 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.616   104.659    sm/D_states_q[7]_i_44_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.783 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.974   105.757    sm/D_states_q[7]_i_19_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.124   105.881 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.846   106.727    sm/D_states_q[7]_i_5_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.851 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.893   107.744    sm/D_states_q[7]_i_1_n_0
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.428   115.944    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.187   116.131    
                         clock uncertainty           -0.035   116.096    
    SLICE_X36Y25         FDRE (Setup_fdre_C_CE)      -0.205   115.891    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.891    
                         arrival time                        -107.744    
  -------------------------------------------------------------------
                         slack                                  8.147    

Slack (MET) :             8.181ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.920ns  (logic 60.593ns (58.874%)  route 42.327ns (41.126%))
  Logic Levels:           322  (CARRY4=287 LUT2=1 LUT3=25 LUT4=1 LUT5=4 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 r  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          0.895   101.215    alum/temp_out0[1]
    SLICE_X45Y6          LUT3 (Prop_lut3_I0_O)        0.332   101.547 r  alum/D_registers_q[7][0]_i_73/O
                         net (fo=1, routed)           0.000   101.547    alum/D_registers_q[7][0]_i_73_n_0
    SLICE_X45Y6          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550   102.097 r  alum/D_registers_q_reg[7][0]_i_66/CO[3]
                         net (fo=1, routed)           0.000   102.097    alum/D_registers_q_reg[7][0]_i_66_n_0
    SLICE_X45Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.211 r  alum/D_registers_q_reg[7][0]_i_61/CO[3]
                         net (fo=1, routed)           0.000   102.211    alum/D_registers_q_reg[7][0]_i_61_n_0
    SLICE_X45Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.325 r  alum/D_registers_q_reg[7][0]_i_56/CO[3]
                         net (fo=1, routed)           0.000   102.325    alum/D_registers_q_reg[7][0]_i_56_n_0
    SLICE_X45Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.439 r  alum/D_registers_q_reg[7][0]_i_51/CO[3]
                         net (fo=1, routed)           0.000   102.439    alum/D_registers_q_reg[7][0]_i_51_n_0
    SLICE_X45Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.553 r  alum/D_registers_q_reg[7][0]_i_45/CO[3]
                         net (fo=1, routed)           0.000   102.553    alum/D_registers_q_reg[7][0]_i_45_n_0
    SLICE_X45Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.667 r  alum/D_registers_q_reg[7][0]_i_39/CO[3]
                         net (fo=1, routed)           0.000   102.667    alum/D_registers_q_reg[7][0]_i_39_n_0
    SLICE_X45Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.781 r  alum/D_registers_q_reg[7][0]_i_33/CO[3]
                         net (fo=1, routed)           0.000   102.781    alum/D_registers_q_reg[7][0]_i_33_n_0
    SLICE_X45Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114   102.895 r  alum/D_registers_q_reg[7][0]_i_25/CO[3]
                         net (fo=1, routed)           0.000   102.895    alum/D_registers_q_reg[7][0]_i_25_n_0
    SLICE_X45Y14         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   103.052 r  alum/D_registers_q_reg[7][0]_i_16/CO[1]
                         net (fo=1, routed)           0.700   103.752    sm/temp_out0[0]
    SLICE_X42Y9          LUT5 (Prop_lut5_I4_O)        0.329   104.081 f  sm/D_registers_q[7][0]_i_9/O
                         net (fo=1, routed)           0.000   104.081    sm/D_registers_q[7][0]_i_9_n_0
    SLICE_X42Y9          MUXF7 (Prop_muxf7_I0_O)      0.209   104.290 f  sm/D_registers_q_reg[7][0]_i_4/O
                         net (fo=1, routed)           0.527   104.817    sm/D_registers_q_reg[7][0]_i_4_n_0
    SLICE_X44Y16         LUT6 (Prop_lut6_I0_O)        0.297   105.114 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=21, routed)          1.464   106.578    sm/M_alum_out[0]
    SLICE_X33Y25         LUT5 (Prop_lut5_I0_O)        0.152   106.730 r  sm/D_states_q[7]_i_11/O
                         net (fo=2, routed)           0.964   107.694    sm/D_states_q[7]_i_11_n_0
    SLICE_X35Y25         LUT4 (Prop_lut4_I0_O)        0.354   108.048 r  sm/D_states_q[6]_i_1/O
                         net (fo=1, routed)           0.000   108.048    sm/D_states_d__0[6]
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
                         clock pessimism              0.274   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X35Y25         FDRE (Setup_fdre_C_D)        0.047   116.229    sm/D_states_q_reg[6]
  -------------------------------------------------------------------
                         required time                        116.229    
                         arrival time                        -108.048    
  -------------------------------------------------------------------
                         slack                                  8.181    

Slack (MET) :             8.215ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[3]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.692ns  (logic 58.873ns (57.330%)  route 43.819ns (42.670%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.073   101.393    sm/temp_out0[1]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.332   101.725 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.518   102.244    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124   102.368 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   102.368    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209   102.577 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.763   103.340    sm/M_alum_out[1]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.297   103.637 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.282   103.919    sm/D_states_q[7]_i_60_n_0
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.124   104.043 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.616   104.659    sm/D_states_q[7]_i_44_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.783 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.974   105.757    sm/D_states_q[7]_i_19_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.124   105.881 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.846   106.727    sm/D_states_q[7]_i_5_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.851 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.970   107.820    sm/D_states_q[7]_i_1_n_0
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
                         clock pessimism              0.296   116.239    
                         clock uncertainty           -0.035   116.204    
    SLICE_X34Y25         FDSE (Setup_fdse_C_CE)      -0.169   116.035    sm/D_states_q_reg[3]
  -------------------------------------------------------------------
                         required time                        116.035    
                         arrival time                        -107.820    
  -------------------------------------------------------------------
                         slack                                  8.215    

Slack (MET) :             8.216ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.635ns  (logic 58.873ns (57.362%)  route 43.762ns (42.638%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 115.945 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.073   101.393    sm/temp_out0[1]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.332   101.725 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.518   102.244    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124   102.368 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   102.368    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209   102.577 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.763   103.340    sm/M_alum_out[1]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.297   103.637 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.282   103.919    sm/D_states_q[7]_i_60_n_0
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.124   104.043 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.616   104.659    sm/D_states_q[7]_i_44_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.783 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.974   105.757    sm/D_states_q[7]_i_19_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.124   105.881 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.846   106.727    sm/D_states_q[7]_i_5_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.851 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.912   107.763    sm/D_states_q[7]_i_1_n_0
    SLICE_X35Y26         FDRE                                         r  sm/D_states_q_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.429   115.945    sm/clk_IBUF_BUFG
    SLICE_X35Y26         FDRE                                         r  sm/D_states_q_reg[5]/C
                         clock pessimism              0.274   116.219    
                         clock uncertainty           -0.035   116.184    
    SLICE_X35Y26         FDRE (Setup_fdre_C_CE)      -0.205   115.979    sm/D_states_q_reg[5]
  -------------------------------------------------------------------
                         required time                        115.979    
                         arrival time                        -107.763    
  -------------------------------------------------------------------
                         slack                                  8.216    

Slack (MET) :             8.227ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sm/D_states_q_reg[4]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        102.621ns  (logic 58.873ns (57.369%)  route 43.748ns (42.631%))
  Logic Levels:           315  (CARRY4=278 LUT2=1 LUT3=24 LUT4=1 LUT5=3 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.832ns = ( 115.943 - 111.111 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.544     5.128    sm/clk_IBUF_BUFG
    SLICE_X34Y25         FDSE                                         r  sm/D_states_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y25         FDSE (Prop_fdse_C_Q)         0.518     5.646 r  sm/D_states_q_reg[3]/Q
                         net (fo=256, routed)         3.023     8.670    sm/D_states_q[3]
    SLICE_X42Y22         LUT5 (Prop_lut5_I2_O)        0.146     8.816 f  sm/ram_reg_i_59/O
                         net (fo=1, routed)           0.935     9.751    sm/ram_reg_i_59_n_0
    SLICE_X50Y22         LUT6 (Prop_lut6_I4_O)        0.328    10.079 r  sm/ram_reg_i_48/O
                         net (fo=32, routed)          1.039    11.118    L_reg/M_sm_ra2[1]
    SLICE_X50Y8          LUT6 (Prop_lut6_I2_O)        0.124    11.242 r  L_reg/ram_reg_i_35__0/O
                         net (fo=6, routed)           0.985    12.227    sm/M_sm_rd2[0]
    SLICE_X50Y23         LUT5 (Prop_lut5_I4_O)        0.124    12.351 r  sm/D_registers_q[7][0]_i_11/O
                         net (fo=121, routed)         0.987    13.338    sm/M_alum_b[0]
    SLICE_X54Y20         LUT2 (Prop_lut2_I0_O)        0.124    13.462 r  sm/D_registers_q[7][31]_i_205/O
                         net (fo=1, routed)           0.000    13.462    alum/S[0]
    SLICE_X54Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.975 r  alum/D_registers_q_reg[7][31]_i_196/CO[3]
                         net (fo=1, routed)           0.000    13.975    alum/D_registers_q_reg[7][31]_i_196_n_0
    SLICE_X54Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.092 r  alum/D_registers_q_reg[7][31]_i_191/CO[3]
                         net (fo=1, routed)           0.000    14.092    alum/D_registers_q_reg[7][31]_i_191_n_0
    SLICE_X54Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.209 r  alum/D_registers_q_reg[7][31]_i_186/CO[3]
                         net (fo=1, routed)           0.000    14.209    alum/D_registers_q_reg[7][31]_i_186_n_0
    SLICE_X54Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.326 r  alum/D_registers_q_reg[7][31]_i_181/CO[3]
                         net (fo=1, routed)           0.000    14.326    alum/D_registers_q_reg[7][31]_i_181_n_0
    SLICE_X54Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.443 r  alum/D_registers_q_reg[7][31]_i_176/CO[3]
                         net (fo=1, routed)           0.009    14.452    alum/D_registers_q_reg[7][31]_i_176_n_0
    SLICE_X54Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.569 r  alum/D_registers_q_reg[7][31]_i_171/CO[3]
                         net (fo=1, routed)           0.000    14.569    alum/D_registers_q_reg[7][31]_i_171_n_0
    SLICE_X54Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.686 r  alum/D_registers_q_reg[7][31]_i_155/CO[3]
                         net (fo=1, routed)           0.000    14.686    alum/D_registers_q_reg[7][31]_i_155_n_0
    SLICE_X54Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.803 r  alum/D_registers_q_reg[7][31]_i_130/CO[3]
                         net (fo=1, routed)           0.000    14.803    alum/D_registers_q_reg[7][31]_i_130_n_0
    SLICE_X54Y28         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.057 r  alum/D_registers_q_reg[7][31]_i_86/CO[0]
                         net (fo=37, routed)          1.154    16.211    alum/temp_out0[31]
    SLICE_X53Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.823    17.034 r  alum/D_registers_q_reg[7][30]_i_72/CO[3]
                         net (fo=1, routed)           0.000    17.034    alum/D_registers_q_reg[7][30]_i_72_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.148 r  alum/D_registers_q_reg[7][30]_i_67/CO[3]
                         net (fo=1, routed)           0.000    17.148    alum/D_registers_q_reg[7][30]_i_67_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.262 r  alum/D_registers_q_reg[7][30]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.262    alum/D_registers_q_reg[7][30]_i_62_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.376 r  alum/D_registers_q_reg[7][30]_i_57/CO[3]
                         net (fo=1, routed)           0.000    17.376    alum/D_registers_q_reg[7][30]_i_57_n_0
    SLICE_X53Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.490 r  alum/D_registers_q_reg[7][30]_i_52/CO[3]
                         net (fo=1, routed)           0.009    17.499    alum/D_registers_q_reg[7][30]_i_52_n_0
    SLICE_X53Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.613 r  alum/D_registers_q_reg[7][30]_i_44/CO[3]
                         net (fo=1, routed)           0.000    17.613    alum/D_registers_q_reg[7][30]_i_44_n_0
    SLICE_X53Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.727 r  alum/D_registers_q_reg[7][30]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.727    alum/D_registers_q_reg[7][30]_i_31_n_0
    SLICE_X53Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.841 r  alum/D_registers_q_reg[7][30]_i_18/CO[3]
                         net (fo=1, routed)           0.000    17.841    alum/D_registers_q_reg[7][30]_i_18_n_0
    SLICE_X53Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    17.998 r  alum/D_registers_q_reg[7][30]_i_8/CO[1]
                         net (fo=36, routed)          0.986    18.985    alum/temp_out0[30]
    SLICE_X51Y20         LUT3 (Prop_lut3_I0_O)        0.329    19.314 r  alum/D_registers_q[7][29]_i_68/O
                         net (fo=1, routed)           0.000    19.314    alum/D_registers_q[7][29]_i_68_n_0
    SLICE_X51Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.864 r  alum/D_registers_q_reg[7][29]_i_61/CO[3]
                         net (fo=1, routed)           0.000    19.864    alum/D_registers_q_reg[7][29]_i_61_n_0
    SLICE_X51Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    19.978 r  alum/D_registers_q_reg[7][29]_i_56/CO[3]
                         net (fo=1, routed)           0.000    19.978    alum/D_registers_q_reg[7][29]_i_56_n_0
    SLICE_X51Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.092 r  alum/D_registers_q_reg[7][29]_i_51/CO[3]
                         net (fo=1, routed)           0.000    20.092    alum/D_registers_q_reg[7][29]_i_51_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.206 r  alum/D_registers_q_reg[7][29]_i_46/CO[3]
                         net (fo=1, routed)           0.000    20.206    alum/D_registers_q_reg[7][29]_i_46_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.320 r  alum/D_registers_q_reg[7][29]_i_41/CO[3]
                         net (fo=1, routed)           0.009    20.329    alum/D_registers_q_reg[7][29]_i_41_n_0
    SLICE_X51Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.443 r  alum/D_registers_q_reg[7][29]_i_36/CO[3]
                         net (fo=1, routed)           0.000    20.443    alum/D_registers_q_reg[7][29]_i_36_n_0
    SLICE_X51Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.557 r  alum/D_registers_q_reg[7][29]_i_31/CO[3]
                         net (fo=1, routed)           0.000    20.557    alum/D_registers_q_reg[7][29]_i_31_n_0
    SLICE_X51Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    20.671 r  alum/D_registers_q_reg[7][29]_i_23/CO[3]
                         net (fo=1, routed)           0.000    20.671    alum/D_registers_q_reg[7][29]_i_23_n_0
    SLICE_X51Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    20.828 r  alum/D_registers_q_reg[7][29]_i_12/CO[1]
                         net (fo=36, routed)          0.970    21.798    alum/temp_out0[29]
    SLICE_X55Y19         LUT3 (Prop_lut3_I0_O)        0.329    22.127 r  alum/D_registers_q[7][28]_i_95/O
                         net (fo=1, routed)           0.000    22.127    alum/D_registers_q[7][28]_i_95_n_0
    SLICE_X55Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    22.677 r  alum/D_registers_q_reg[7][28]_i_88/CO[3]
                         net (fo=1, routed)           0.000    22.677    alum/D_registers_q_reg[7][28]_i_88_n_0
    SLICE_X55Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.791 r  alum/D_registers_q_reg[7][28]_i_83/CO[3]
                         net (fo=1, routed)           0.000    22.791    alum/D_registers_q_reg[7][28]_i_83_n_0
    SLICE_X55Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    22.905 r  alum/D_registers_q_reg[7][28]_i_78/CO[3]
                         net (fo=1, routed)           0.000    22.905    alum/D_registers_q_reg[7][28]_i_78_n_0
    SLICE_X55Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.019 r  alum/D_registers_q_reg[7][28]_i_70/CO[3]
                         net (fo=1, routed)           0.000    23.019    alum/D_registers_q_reg[7][28]_i_70_n_0
    SLICE_X55Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.133 r  alum/D_registers_q_reg[7][28]_i_61/CO[3]
                         net (fo=1, routed)           0.000    23.133    alum/D_registers_q_reg[7][28]_i_61_n_0
    SLICE_X55Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.247 r  alum/D_registers_q_reg[7][28]_i_55/CO[3]
                         net (fo=1, routed)           0.009    23.256    alum/D_registers_q_reg[7][28]_i_55_n_0
    SLICE_X55Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.370 r  alum/D_registers_q_reg[7][28]_i_47/CO[3]
                         net (fo=1, routed)           0.000    23.370    alum/D_registers_q_reg[7][28]_i_47_n_0
    SLICE_X55Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.484 r  alum/D_registers_q_reg[7][28]_i_27/CO[3]
                         net (fo=1, routed)           0.000    23.484    alum/D_registers_q_reg[7][28]_i_27_n_0
    SLICE_X55Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    23.641 r  alum/D_registers_q_reg[7][28]_i_12/CO[1]
                         net (fo=36, routed)          0.975    24.616    alum/temp_out0[28]
    SLICE_X52Y19         LUT3 (Prop_lut3_I0_O)        0.329    24.945 r  alum/D_registers_q[7][27]_i_54/O
                         net (fo=1, routed)           0.000    24.945    alum/D_registers_q[7][27]_i_54_n_0
    SLICE_X52Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    25.478 r  alum/D_registers_q_reg[7][27]_i_47/CO[3]
                         net (fo=1, routed)           0.000    25.478    alum/D_registers_q_reg[7][27]_i_47_n_0
    SLICE_X52Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.595 r  alum/D_registers_q_reg[7][27]_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.595    alum/D_registers_q_reg[7][27]_i_42_n_0
    SLICE_X52Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.712 r  alum/D_registers_q_reg[7][27]_i_37/CO[3]
                         net (fo=1, routed)           0.000    25.712    alum/D_registers_q_reg[7][27]_i_37_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.829 r  alum/D_registers_q_reg[7][27]_i_32/CO[3]
                         net (fo=1, routed)           0.000    25.829    alum/D_registers_q_reg[7][27]_i_32_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.946 r  alum/D_registers_q_reg[7][27]_i_27/CO[3]
                         net (fo=1, routed)           0.000    25.946    alum/D_registers_q_reg[7][27]_i_27_n_0
    SLICE_X52Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.063 r  alum/D_registers_q_reg[7][27]_i_22/CO[3]
                         net (fo=1, routed)           0.009    26.072    alum/D_registers_q_reg[7][27]_i_22_n_0
    SLICE_X52Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.189 r  alum/D_registers_q_reg[7][27]_i_17/CO[3]
                         net (fo=1, routed)           0.000    26.189    alum/D_registers_q_reg[7][27]_i_17_n_0
    SLICE_X52Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.306 r  alum/D_registers_q_reg[7][27]_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.306    alum/D_registers_q_reg[7][27]_i_11_n_0
    SLICE_X52Y27         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    26.463 r  alum/D_registers_q_reg[7][27]_i_6/CO[1]
                         net (fo=36, routed)          1.123    27.586    alum/temp_out0[27]
    SLICE_X57Y16         LUT3 (Prop_lut3_I0_O)        0.332    27.918 r  alum/D_registers_q[7][26]_i_59/O
                         net (fo=1, routed)           0.000    27.918    alum/D_registers_q[7][26]_i_59_n_0
    SLICE_X57Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.468 r  alum/D_registers_q_reg[7][26]_i_52/CO[3]
                         net (fo=1, routed)           0.000    28.468    alum/D_registers_q_reg[7][26]_i_52_n_0
    SLICE_X57Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.582 r  alum/D_registers_q_reg[7][26]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.582    alum/D_registers_q_reg[7][26]_i_47_n_0
    SLICE_X57Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.696 r  alum/D_registers_q_reg[7][26]_i_42/CO[3]
                         net (fo=1, routed)           0.000    28.696    alum/D_registers_q_reg[7][26]_i_42_n_0
    SLICE_X57Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.810 r  alum/D_registers_q_reg[7][26]_i_37/CO[3]
                         net (fo=1, routed)           0.000    28.810    alum/D_registers_q_reg[7][26]_i_37_n_0
    SLICE_X57Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.924 r  alum/D_registers_q_reg[7][26]_i_32/CO[3]
                         net (fo=1, routed)           0.000    28.924    alum/D_registers_q_reg[7][26]_i_32_n_0
    SLICE_X57Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.038 r  alum/D_registers_q_reg[7][26]_i_27/CO[3]
                         net (fo=1, routed)           0.000    29.038    alum/D_registers_q_reg[7][26]_i_27_n_0
    SLICE_X57Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.152 r  alum/D_registers_q_reg[7][26]_i_21/CO[3]
                         net (fo=1, routed)           0.000    29.152    alum/D_registers_q_reg[7][26]_i_21_n_0
    SLICE_X57Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    29.266 r  alum/D_registers_q_reg[7][26]_i_13/CO[3]
                         net (fo=1, routed)           0.000    29.266    alum/D_registers_q_reg[7][26]_i_13_n_0
    SLICE_X57Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    29.423 r  alum/D_registers_q_reg[7][26]_i_7/CO[1]
                         net (fo=36, routed)          1.005    30.428    alum/temp_out0[26]
    SLICE_X56Y15         LUT3 (Prop_lut3_I0_O)        0.329    30.757 r  alum/D_registers_q[7][25]_i_63/O
                         net (fo=1, routed)           0.000    30.757    alum/D_registers_q[7][25]_i_63_n_0
    SLICE_X56Y15         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    31.290 r  alum/D_registers_q_reg[7][25]_i_56/CO[3]
                         net (fo=1, routed)           0.000    31.290    alum/D_registers_q_reg[7][25]_i_56_n_0
    SLICE_X56Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.407 r  alum/D_registers_q_reg[7][25]_i_51/CO[3]
                         net (fo=1, routed)           0.000    31.407    alum/D_registers_q_reg[7][25]_i_51_n_0
    SLICE_X56Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.524 r  alum/D_registers_q_reg[7][25]_i_46/CO[3]
                         net (fo=1, routed)           0.000    31.524    alum/D_registers_q_reg[7][25]_i_46_n_0
    SLICE_X56Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.641 r  alum/D_registers_q_reg[7][25]_i_41/CO[3]
                         net (fo=1, routed)           0.000    31.641    alum/D_registers_q_reg[7][25]_i_41_n_0
    SLICE_X56Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.758 r  alum/D_registers_q_reg[7][25]_i_36/CO[3]
                         net (fo=1, routed)           0.000    31.758    alum/D_registers_q_reg[7][25]_i_36_n_0
    SLICE_X56Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.875 r  alum/D_registers_q_reg[7][25]_i_31/CO[3]
                         net (fo=1, routed)           0.000    31.875    alum/D_registers_q_reg[7][25]_i_31_n_0
    SLICE_X56Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    31.992 r  alum/D_registers_q_reg[7][25]_i_25/CO[3]
                         net (fo=1, routed)           0.000    31.992    alum/D_registers_q_reg[7][25]_i_25_n_0
    SLICE_X56Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.109 r  alum/D_registers_q_reg[7][25]_i_13/CO[3]
                         net (fo=1, routed)           0.000    32.109    alum/D_registers_q_reg[7][25]_i_13_n_0
    SLICE_X56Y23         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    32.266 r  alum/D_registers_q_reg[7][25]_i_6/CO[1]
                         net (fo=36, routed)          0.980    33.245    alum/temp_out0[25]
    SLICE_X50Y13         LUT3 (Prop_lut3_I0_O)        0.332    33.577 r  alum/D_registers_q[7][24]_i_58/O
                         net (fo=1, routed)           0.000    33.577    alum/D_registers_q[7][24]_i_58_n_0
    SLICE_X50Y13         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    34.110 r  alum/D_registers_q_reg[7][24]_i_51/CO[3]
                         net (fo=1, routed)           0.000    34.110    alum/D_registers_q_reg[7][24]_i_51_n_0
    SLICE_X50Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.227 r  alum/D_registers_q_reg[7][24]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.227    alum/D_registers_q_reg[7][24]_i_46_n_0
    SLICE_X50Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.344 r  alum/D_registers_q_reg[7][24]_i_41/CO[3]
                         net (fo=1, routed)           0.000    34.344    alum/D_registers_q_reg[7][24]_i_41_n_0
    SLICE_X50Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.461 r  alum/D_registers_q_reg[7][24]_i_36/CO[3]
                         net (fo=1, routed)           0.000    34.461    alum/D_registers_q_reg[7][24]_i_36_n_0
    SLICE_X50Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.578 r  alum/D_registers_q_reg[7][24]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.578    alum/D_registers_q_reg[7][24]_i_31_n_0
    SLICE_X50Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.695 r  alum/D_registers_q_reg[7][24]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.695    alum/D_registers_q_reg[7][24]_i_26_n_0
    SLICE_X50Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.812 r  alum/D_registers_q_reg[7][24]_i_21/CO[3]
                         net (fo=1, routed)           0.000    34.812    alum/D_registers_q_reg[7][24]_i_21_n_0
    SLICE_X50Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.929 r  alum/D_registers_q_reg[7][24]_i_13/CO[3]
                         net (fo=1, routed)           0.000    34.929    alum/D_registers_q_reg[7][24]_i_13_n_0
    SLICE_X50Y21         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    35.086 r  alum/D_registers_q_reg[7][24]_i_7/CO[1]
                         net (fo=36, routed)          0.892    35.979    alum/temp_out0[24]
    SLICE_X47Y16         LUT3 (Prop_lut3_I0_O)        0.332    36.311 r  alum/D_registers_q[7][23]_i_61/O
                         net (fo=1, routed)           0.000    36.311    alum/D_registers_q[7][23]_i_61_n_0
    SLICE_X47Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    36.861 r  alum/D_registers_q_reg[7][23]_i_54/CO[3]
                         net (fo=1, routed)           0.000    36.861    alum/D_registers_q_reg[7][23]_i_54_n_0
    SLICE_X47Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.975 r  alum/D_registers_q_reg[7][23]_i_49/CO[3]
                         net (fo=1, routed)           0.000    36.975    alum/D_registers_q_reg[7][23]_i_49_n_0
    SLICE_X47Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.089 r  alum/D_registers_q_reg[7][23]_i_44/CO[3]
                         net (fo=1, routed)           0.000    37.089    alum/D_registers_q_reg[7][23]_i_44_n_0
    SLICE_X47Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.203 r  alum/D_registers_q_reg[7][23]_i_39/CO[3]
                         net (fo=1, routed)           0.000    37.203    alum/D_registers_q_reg[7][23]_i_39_n_0
    SLICE_X47Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.317 r  alum/D_registers_q_reg[7][23]_i_34/CO[3]
                         net (fo=1, routed)           0.000    37.317    alum/D_registers_q_reg[7][23]_i_34_n_0
    SLICE_X47Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.431 r  alum/D_registers_q_reg[7][23]_i_29/CO[3]
                         net (fo=1, routed)           0.000    37.431    alum/D_registers_q_reg[7][23]_i_29_n_0
    SLICE_X47Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.545 r  alum/D_registers_q_reg[7][23]_i_23/CO[3]
                         net (fo=1, routed)           0.000    37.545    alum/D_registers_q_reg[7][23]_i_23_n_0
    SLICE_X47Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.659 r  alum/D_registers_q_reg[7][23]_i_15/CO[3]
                         net (fo=1, routed)           0.000    37.659    alum/D_registers_q_reg[7][23]_i_15_n_0
    SLICE_X47Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.816 r  alum/D_registers_q_reg[7][23]_i_7/CO[1]
                         net (fo=36, routed)          0.889    38.704    alum/temp_out0[23]
    SLICE_X46Y16         LUT3 (Prop_lut3_I0_O)        0.329    39.033 r  alum/D_registers_q[7][22]_i_55/O
                         net (fo=1, routed)           0.000    39.033    alum/D_registers_q[7][22]_i_55_n_0
    SLICE_X46Y16         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    39.566 r  alum/D_registers_q_reg[7][22]_i_48/CO[3]
                         net (fo=1, routed)           0.000    39.566    alum/D_registers_q_reg[7][22]_i_48_n_0
    SLICE_X46Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.683 r  alum/D_registers_q_reg[7][22]_i_43/CO[3]
                         net (fo=1, routed)           0.000    39.683    alum/D_registers_q_reg[7][22]_i_43_n_0
    SLICE_X46Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.800 r  alum/D_registers_q_reg[7][22]_i_38/CO[3]
                         net (fo=1, routed)           0.000    39.800    alum/D_registers_q_reg[7][22]_i_38_n_0
    SLICE_X46Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    39.917 r  alum/D_registers_q_reg[7][22]_i_33/CO[3]
                         net (fo=1, routed)           0.000    39.917    alum/D_registers_q_reg[7][22]_i_33_n_0
    SLICE_X46Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.034 r  alum/D_registers_q_reg[7][22]_i_28/CO[3]
                         net (fo=1, routed)           0.000    40.034    alum/D_registers_q_reg[7][22]_i_28_n_0
    SLICE_X46Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.151 r  alum/D_registers_q_reg[7][22]_i_23/CO[3]
                         net (fo=1, routed)           0.000    40.151    alum/D_registers_q_reg[7][22]_i_23_n_0
    SLICE_X46Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.268 r  alum/D_registers_q_reg[7][22]_i_18/CO[3]
                         net (fo=1, routed)           0.000    40.268    alum/D_registers_q_reg[7][22]_i_18_n_0
    SLICE_X46Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    40.385 r  alum/D_registers_q_reg[7][22]_i_12/CO[3]
                         net (fo=1, routed)           0.000    40.385    alum/D_registers_q_reg[7][22]_i_12_n_0
    SLICE_X46Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    40.542 r  alum/D_registers_q_reg[7][22]_i_7/CO[1]
                         net (fo=36, routed)          0.993    41.536    alum/temp_out0[22]
    SLICE_X48Y17         LUT3 (Prop_lut3_I0_O)        0.332    41.868 r  alum/D_registers_q[7][21]_i_65/O
                         net (fo=1, routed)           0.000    41.868    alum/D_registers_q[7][21]_i_65_n_0
    SLICE_X48Y17         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.418 r  alum/D_registers_q_reg[7][21]_i_58/CO[3]
                         net (fo=1, routed)           0.000    42.418    alum/D_registers_q_reg[7][21]_i_58_n_0
    SLICE_X48Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.532 r  alum/D_registers_q_reg[7][21]_i_53/CO[3]
                         net (fo=1, routed)           0.000    42.532    alum/D_registers_q_reg[7][21]_i_53_n_0
    SLICE_X48Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.646 r  alum/D_registers_q_reg[7][21]_i_48/CO[3]
                         net (fo=1, routed)           0.000    42.646    alum/D_registers_q_reg[7][21]_i_48_n_0
    SLICE_X48Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.760 r  alum/D_registers_q_reg[7][21]_i_40/CO[3]
                         net (fo=1, routed)           0.000    42.760    alum/D_registers_q_reg[7][21]_i_40_n_0
    SLICE_X48Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.874 r  alum/D_registers_q_reg[7][21]_i_31/CO[3]
                         net (fo=1, routed)           0.000    42.874    alum/D_registers_q_reg[7][21]_i_31_n_0
    SLICE_X48Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    42.988 r  alum/D_registers_q_reg[7][21]_i_25/CO[3]
                         net (fo=1, routed)           0.000    42.988    alum/D_registers_q_reg[7][21]_i_25_n_0
    SLICE_X48Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.102 r  alum/D_registers_q_reg[7][21]_i_19/CO[3]
                         net (fo=1, routed)           0.000    43.102    alum/D_registers_q_reg[7][21]_i_19_n_0
    SLICE_X48Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    43.216 r  alum/D_registers_q_reg[7][21]_i_12/CO[3]
                         net (fo=1, routed)           0.009    43.225    alum/D_registers_q_reg[7][21]_i_12_n_0
    SLICE_X48Y25         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    43.382 r  alum/D_registers_q_reg[7][21]_i_6/CO[1]
                         net (fo=36, routed)          0.966    44.347    alum/temp_out0[21]
    SLICE_X49Y20         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    45.132 r  alum/D_registers_q_reg[7][20]_i_49/CO[3]
                         net (fo=1, routed)           0.000    45.132    alum/D_registers_q_reg[7][20]_i_49_n_0
    SLICE_X49Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.246 r  alum/D_registers_q_reg[7][20]_i_44/CO[3]
                         net (fo=1, routed)           0.000    45.246    alum/D_registers_q_reg[7][20]_i_44_n_0
    SLICE_X49Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.360 r  alum/D_registers_q_reg[7][20]_i_39/CO[3]
                         net (fo=1, routed)           0.000    45.360    alum/D_registers_q_reg[7][20]_i_39_n_0
    SLICE_X49Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.474 r  alum/D_registers_q_reg[7][20]_i_34/CO[3]
                         net (fo=1, routed)           0.000    45.474    alum/D_registers_q_reg[7][20]_i_34_n_0
    SLICE_X49Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.588 r  alum/D_registers_q_reg[7][20]_i_29/CO[3]
                         net (fo=1, routed)           0.009    45.597    alum/D_registers_q_reg[7][20]_i_29_n_0
    SLICE_X49Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.711 r  alum/D_registers_q_reg[7][20]_i_24/CO[3]
                         net (fo=1, routed)           0.000    45.711    alum/D_registers_q_reg[7][20]_i_24_n_0
    SLICE_X49Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.825 r  alum/D_registers_q_reg[7][20]_i_19/CO[3]
                         net (fo=1, routed)           0.000    45.825    alum/D_registers_q_reg[7][20]_i_19_n_0
    SLICE_X49Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.939 r  alum/D_registers_q_reg[7][20]_i_13/CO[3]
                         net (fo=1, routed)           0.000    45.939    alum/D_registers_q_reg[7][20]_i_13_n_0
    SLICE_X49Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    46.096 r  alum/D_registers_q_reg[7][20]_i_7/CO[1]
                         net (fo=36, routed)          1.063    47.159    alum/temp_out0[20]
    SLICE_X45Y22         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    47.944 r  alum/D_registers_q_reg[7][19]_i_53/CO[3]
                         net (fo=1, routed)           0.000    47.944    alum/D_registers_q_reg[7][19]_i_53_n_0
    SLICE_X45Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.058 r  alum/D_registers_q_reg[7][19]_i_48/CO[3]
                         net (fo=1, routed)           0.000    48.058    alum/D_registers_q_reg[7][19]_i_48_n_0
    SLICE_X45Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.172 r  alum/D_registers_q_reg[7][19]_i_43/CO[3]
                         net (fo=1, routed)           0.009    48.181    alum/D_registers_q_reg[7][19]_i_43_n_0
    SLICE_X45Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.295 r  alum/D_registers_q_reg[7][19]_i_38/CO[3]
                         net (fo=1, routed)           0.000    48.295    alum/D_registers_q_reg[7][19]_i_38_n_0
    SLICE_X45Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.409 r  alum/D_registers_q_reg[7][19]_i_33/CO[3]
                         net (fo=1, routed)           0.000    48.409    alum/D_registers_q_reg[7][19]_i_33_n_0
    SLICE_X45Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.523 r  alum/D_registers_q_reg[7][19]_i_28/CO[3]
                         net (fo=1, routed)           0.000    48.523    alum/D_registers_q_reg[7][19]_i_28_n_0
    SLICE_X45Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.637 r  alum/D_registers_q_reg[7][19]_i_23/CO[3]
                         net (fo=1, routed)           0.000    48.637    alum/D_registers_q_reg[7][19]_i_23_n_0
    SLICE_X45Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    48.751 r  alum/D_registers_q_reg[7][19]_i_13/CO[3]
                         net (fo=1, routed)           0.000    48.751    alum/D_registers_q_reg[7][19]_i_13_n_0
    SLICE_X45Y30         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    48.908 r  alum/D_registers_q_reg[7][19]_i_7/CO[1]
                         net (fo=36, routed)          0.968    49.876    alum/temp_out0[19]
    SLICE_X43Y21         LUT3 (Prop_lut3_I0_O)        0.329    50.205 r  alum/D_registers_q[7][18]_i_63/O
                         net (fo=1, routed)           0.000    50.205    alum/D_registers_q[7][18]_i_63_n_0
    SLICE_X43Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    50.755 r  alum/D_registers_q_reg[7][18]_i_56/CO[3]
                         net (fo=1, routed)           0.000    50.755    alum/D_registers_q_reg[7][18]_i_56_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.869 r  alum/D_registers_q_reg[7][18]_i_51/CO[3]
                         net (fo=1, routed)           0.000    50.869    alum/D_registers_q_reg[7][18]_i_51_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    50.983 r  alum/D_registers_q_reg[7][18]_i_46/CO[3]
                         net (fo=1, routed)           0.000    50.983    alum/D_registers_q_reg[7][18]_i_46_n_0
    SLICE_X43Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.097 r  alum/D_registers_q_reg[7][18]_i_41/CO[3]
                         net (fo=1, routed)           0.009    51.106    alum/D_registers_q_reg[7][18]_i_41_n_0
    SLICE_X43Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.220 r  alum/D_registers_q_reg[7][18]_i_36/CO[3]
                         net (fo=1, routed)           0.000    51.220    alum/D_registers_q_reg[7][18]_i_36_n_0
    SLICE_X43Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.334 r  alum/D_registers_q_reg[7][18]_i_31/CO[3]
                         net (fo=1, routed)           0.000    51.334    alum/D_registers_q_reg[7][18]_i_31_n_0
    SLICE_X43Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.448 r  alum/D_registers_q_reg[7][18]_i_24/CO[3]
                         net (fo=1, routed)           0.000    51.448    alum/D_registers_q_reg[7][18]_i_24_n_0
    SLICE_X43Y28         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    51.562 r  alum/D_registers_q_reg[7][18]_i_14/CO[3]
                         net (fo=1, routed)           0.000    51.562    alum/D_registers_q_reg[7][18]_i_14_n_0
    SLICE_X43Y29         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    51.719 r  alum/D_registers_q_reg[7][18]_i_7/CO[1]
                         net (fo=36, routed)          1.003    52.722    alum/temp_out0[18]
    SLICE_X41Y20         LUT3 (Prop_lut3_I0_O)        0.329    53.051 r  alum/D_registers_q[7][17]_i_55/O
                         net (fo=1, routed)           0.000    53.051    alum/D_registers_q[7][17]_i_55_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    53.601 r  alum/D_registers_q_reg[7][17]_i_48/CO[3]
                         net (fo=1, routed)           0.000    53.601    alum/D_registers_q_reg[7][17]_i_48_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.715 r  alum/D_registers_q_reg[7][17]_i_43/CO[3]
                         net (fo=1, routed)           0.000    53.715    alum/D_registers_q_reg[7][17]_i_43_n_0
    SLICE_X41Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.829 r  alum/D_registers_q_reg[7][17]_i_38/CO[3]
                         net (fo=1, routed)           0.000    53.829    alum/D_registers_q_reg[7][17]_i_38_n_0
    SLICE_X41Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    53.943 r  alum/D_registers_q_reg[7][17]_i_33/CO[3]
                         net (fo=1, routed)           0.000    53.943    alum/D_registers_q_reg[7][17]_i_33_n_0
    SLICE_X41Y24         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.057 r  alum/D_registers_q_reg[7][17]_i_28/CO[3]
                         net (fo=1, routed)           0.009    54.066    alum/D_registers_q_reg[7][17]_i_28_n_0
    SLICE_X41Y25         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.180 r  alum/D_registers_q_reg[7][17]_i_23/CO[3]
                         net (fo=1, routed)           0.000    54.180    alum/D_registers_q_reg[7][17]_i_23_n_0
    SLICE_X41Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.294 r  alum/D_registers_q_reg[7][17]_i_18/CO[3]
                         net (fo=1, routed)           0.000    54.294    alum/D_registers_q_reg[7][17]_i_18_n_0
    SLICE_X41Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    54.408 r  alum/D_registers_q_reg[7][17]_i_12/CO[3]
                         net (fo=1, routed)           0.000    54.408    alum/D_registers_q_reg[7][17]_i_12_n_0
    SLICE_X41Y28         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    54.565 r  alum/D_registers_q_reg[7][17]_i_6/CO[1]
                         net (fo=36, routed)          1.225    55.790    alum/temp_out0[17]
    SLICE_X40Y14         LUT3 (Prop_lut3_I0_O)        0.329    56.119 r  alum/D_registers_q[7][16]_i_70/O
                         net (fo=1, routed)           0.000    56.119    alum/D_registers_q[7][16]_i_70_n_0
    SLICE_X40Y14         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    56.669 r  alum/D_registers_q_reg[7][16]_i_63/CO[3]
                         net (fo=1, routed)           0.000    56.669    alum/D_registers_q_reg[7][16]_i_63_n_0
    SLICE_X40Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.783 r  alum/D_registers_q_reg[7][16]_i_58/CO[3]
                         net (fo=1, routed)           0.000    56.783    alum/D_registers_q_reg[7][16]_i_58_n_0
    SLICE_X40Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    56.897 r  alum/D_registers_q_reg[7][16]_i_53/CO[3]
                         net (fo=1, routed)           0.000    56.897    alum/D_registers_q_reg[7][16]_i_53_n_0
    SLICE_X40Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.011 r  alum/D_registers_q_reg[7][16]_i_48/CO[3]
                         net (fo=1, routed)           0.000    57.011    alum/D_registers_q_reg[7][16]_i_48_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.125 r  alum/D_registers_q_reg[7][16]_i_40/CO[3]
                         net (fo=1, routed)           0.000    57.125    alum/D_registers_q_reg[7][16]_i_40_n_0
    SLICE_X40Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.239 r  alum/D_registers_q_reg[7][16]_i_31/CO[3]
                         net (fo=1, routed)           0.000    57.239    alum/D_registers_q_reg[7][16]_i_31_n_0
    SLICE_X40Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.353 r  alum/D_registers_q_reg[7][16]_i_24/CO[3]
                         net (fo=1, routed)           0.000    57.353    alum/D_registers_q_reg[7][16]_i_24_n_0
    SLICE_X40Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    57.467 r  alum/D_registers_q_reg[7][16]_i_13/CO[3]
                         net (fo=1, routed)           0.000    57.467    alum/D_registers_q_reg[7][16]_i_13_n_0
    SLICE_X40Y22         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    57.624 r  alum/D_registers_q_reg[7][16]_i_7/CO[1]
                         net (fo=36, routed)          1.190    58.813    alum/temp_out0[16]
    SLICE_X41Y11         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    59.598 r  alum/D_registers_q_reg[7][15]_i_51/CO[3]
                         net (fo=1, routed)           0.000    59.598    alum/D_registers_q_reg[7][15]_i_51_n_0
    SLICE_X41Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.712 r  alum/D_registers_q_reg[7][15]_i_46/CO[3]
                         net (fo=1, routed)           0.000    59.712    alum/D_registers_q_reg[7][15]_i_46_n_0
    SLICE_X41Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.826 r  alum/D_registers_q_reg[7][15]_i_41/CO[3]
                         net (fo=1, routed)           0.000    59.826    alum/D_registers_q_reg[7][15]_i_41_n_0
    SLICE_X41Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    59.940 r  alum/D_registers_q_reg[7][15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    59.940    alum/D_registers_q_reg[7][15]_i_36_n_0
    SLICE_X41Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.054 r  alum/D_registers_q_reg[7][15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    60.054    alum/D_registers_q_reg[7][15]_i_31_n_0
    SLICE_X41Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.168 r  alum/D_registers_q_reg[7][15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    60.168    alum/D_registers_q_reg[7][15]_i_26_n_0
    SLICE_X41Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.282 r  alum/D_registers_q_reg[7][15]_i_21/CO[3]
                         net (fo=1, routed)           0.000    60.282    alum/D_registers_q_reg[7][15]_i_21_n_0
    SLICE_X41Y18         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    60.396 r  alum/D_registers_q_reg[7][15]_i_13/CO[3]
                         net (fo=1, routed)           0.000    60.396    alum/D_registers_q_reg[7][15]_i_13_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    60.553 r  alum/D_registers_q_reg[7][15]_i_7/CO[1]
                         net (fo=36, routed)          1.203    61.756    alum/temp_out0[15]
    SLICE_X51Y10         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.785    62.541 r  alum/D_registers_q_reg[7][14]_i_52/CO[3]
                         net (fo=1, routed)           0.000    62.541    alum/D_registers_q_reg[7][14]_i_52_n_0
    SLICE_X51Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.655 r  alum/D_registers_q_reg[7][14]_i_47/CO[3]
                         net (fo=1, routed)           0.000    62.655    alum/D_registers_q_reg[7][14]_i_47_n_0
    SLICE_X51Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.769 r  alum/D_registers_q_reg[7][14]_i_42/CO[3]
                         net (fo=1, routed)           0.000    62.769    alum/D_registers_q_reg[7][14]_i_42_n_0
    SLICE_X51Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.883 r  alum/D_registers_q_reg[7][14]_i_37/CO[3]
                         net (fo=1, routed)           0.000    62.883    alum/D_registers_q_reg[7][14]_i_37_n_0
    SLICE_X51Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    62.997 r  alum/D_registers_q_reg[7][14]_i_32/CO[3]
                         net (fo=1, routed)           0.000    62.997    alum/D_registers_q_reg[7][14]_i_32_n_0
    SLICE_X51Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.111 r  alum/D_registers_q_reg[7][14]_i_27/CO[3]
                         net (fo=1, routed)           0.000    63.111    alum/D_registers_q_reg[7][14]_i_27_n_0
    SLICE_X51Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.225 r  alum/D_registers_q_reg[7][14]_i_21/CO[3]
                         net (fo=1, routed)           0.000    63.225    alum/D_registers_q_reg[7][14]_i_21_n_0
    SLICE_X51Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    63.339 r  alum/D_registers_q_reg[7][14]_i_12/CO[3]
                         net (fo=1, routed)           0.000    63.339    alum/D_registers_q_reg[7][14]_i_12_n_0
    SLICE_X51Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    63.496 r  alum/D_registers_q_reg[7][14]_i_7/CO[1]
                         net (fo=36, routed)          1.020    64.516    alum/temp_out0[14]
    SLICE_X52Y9          LUT3 (Prop_lut3_I0_O)        0.329    64.845 r  alum/D_registers_q[7][13]_i_61/O
                         net (fo=1, routed)           0.000    64.845    alum/D_registers_q[7][13]_i_61_n_0
    SLICE_X52Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    65.378 r  alum/D_registers_q_reg[7][13]_i_54/CO[3]
                         net (fo=1, routed)           0.000    65.378    alum/D_registers_q_reg[7][13]_i_54_n_0
    SLICE_X52Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.495 r  alum/D_registers_q_reg[7][13]_i_49/CO[3]
                         net (fo=1, routed)           0.000    65.495    alum/D_registers_q_reg[7][13]_i_49_n_0
    SLICE_X52Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.612 r  alum/D_registers_q_reg[7][13]_i_44/CO[3]
                         net (fo=1, routed)           0.000    65.612    alum/D_registers_q_reg[7][13]_i_44_n_0
    SLICE_X52Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.729 r  alum/D_registers_q_reg[7][13]_i_39/CO[3]
                         net (fo=1, routed)           0.000    65.729    alum/D_registers_q_reg[7][13]_i_39_n_0
    SLICE_X52Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.846 r  alum/D_registers_q_reg[7][13]_i_34/CO[3]
                         net (fo=1, routed)           0.000    65.846    alum/D_registers_q_reg[7][13]_i_34_n_0
    SLICE_X52Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    65.963 r  alum/D_registers_q_reg[7][13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    65.963    alum/D_registers_q_reg[7][13]_i_29_n_0
    SLICE_X52Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.080 r  alum/D_registers_q_reg[7][13]_i_21/CO[3]
                         net (fo=1, routed)           0.000    66.080    alum/D_registers_q_reg[7][13]_i_21_n_0
    SLICE_X52Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    66.197 r  alum/D_registers_q_reg[7][13]_i_12/CO[3]
                         net (fo=1, routed)           0.000    66.197    alum/D_registers_q_reg[7][13]_i_12_n_0
    SLICE_X52Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    66.354 r  alum/D_registers_q_reg[7][13]_i_7/CO[1]
                         net (fo=36, routed)          0.807    67.161    alum/temp_out0[13]
    SLICE_X53Y10         LUT3 (Prop_lut3_I0_O)        0.332    67.493 r  alum/D_registers_q[7][12]_i_55/O
                         net (fo=1, routed)           0.000    67.493    alum/D_registers_q[7][12]_i_55_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    68.043 r  alum/D_registers_q_reg[7][12]_i_48/CO[3]
                         net (fo=1, routed)           0.000    68.043    alum/D_registers_q_reg[7][12]_i_48_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.157 r  alum/D_registers_q_reg[7][12]_i_43/CO[3]
                         net (fo=1, routed)           0.000    68.157    alum/D_registers_q_reg[7][12]_i_43_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.271 r  alum/D_registers_q_reg[7][12]_i_38/CO[3]
                         net (fo=1, routed)           0.000    68.271    alum/D_registers_q_reg[7][12]_i_38_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.385 r  alum/D_registers_q_reg[7][12]_i_33/CO[3]
                         net (fo=1, routed)           0.000    68.385    alum/D_registers_q_reg[7][12]_i_33_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.499 r  alum/D_registers_q_reg[7][12]_i_28/CO[3]
                         net (fo=1, routed)           0.000    68.499    alum/D_registers_q_reg[7][12]_i_28_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.613 r  alum/D_registers_q_reg[7][12]_i_23/CO[3]
                         net (fo=1, routed)           0.000    68.613    alum/D_registers_q_reg[7][12]_i_23_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.727 r  alum/D_registers_q_reg[7][12]_i_17/CO[3]
                         net (fo=1, routed)           0.000    68.727    alum/D_registers_q_reg[7][12]_i_17_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    68.841 r  alum/D_registers_q_reg[7][12]_i_11/CO[3]
                         net (fo=1, routed)           0.000    68.841    alum/D_registers_q_reg[7][12]_i_11_n_0
    SLICE_X53Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    68.998 r  alum/D_registers_q_reg[7][12]_i_7/CO[1]
                         net (fo=36, routed)          1.068    70.065    alum/temp_out0[12]
    SLICE_X55Y10         LUT3 (Prop_lut3_I0_O)        0.329    70.395 r  alum/D_registers_q[7][11]_i_62/O
                         net (fo=1, routed)           0.000    70.395    alum/D_registers_q[7][11]_i_62_n_0
    SLICE_X55Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    70.945 r  alum/D_registers_q_reg[7][11]_i_55/CO[3]
                         net (fo=1, routed)           0.000    70.945    alum/D_registers_q_reg[7][11]_i_55_n_0
    SLICE_X55Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.059 r  alum/D_registers_q_reg[7][11]_i_50/CO[3]
                         net (fo=1, routed)           0.000    71.059    alum/D_registers_q_reg[7][11]_i_50_n_0
    SLICE_X55Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.173 r  alum/D_registers_q_reg[7][11]_i_45/CO[3]
                         net (fo=1, routed)           0.000    71.173    alum/D_registers_q_reg[7][11]_i_45_n_0
    SLICE_X55Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.286 r  alum/D_registers_q_reg[7][11]_i_40/CO[3]
                         net (fo=1, routed)           0.000    71.286    alum/D_registers_q_reg[7][11]_i_40_n_0
    SLICE_X55Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.400 r  alum/D_registers_q_reg[7][11]_i_32/CO[3]
                         net (fo=1, routed)           0.000    71.400    alum/D_registers_q_reg[7][11]_i_32_n_0
    SLICE_X55Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.514 r  alum/D_registers_q_reg[7][11]_i_23/CO[3]
                         net (fo=1, routed)           0.000    71.514    alum/D_registers_q_reg[7][11]_i_23_n_0
    SLICE_X55Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.628 r  alum/D_registers_q_reg[7][11]_i_17/CO[3]
                         net (fo=1, routed)           0.000    71.628    alum/D_registers_q_reg[7][11]_i_17_n_0
    SLICE_X55Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    71.742 r  alum/D_registers_q_reg[7][11]_i_11/CO[3]
                         net (fo=1, routed)           0.000    71.742    alum/D_registers_q_reg[7][11]_i_11_n_0
    SLICE_X55Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    71.899 r  alum/D_registers_q_reg[7][11]_i_7/CO[1]
                         net (fo=36, routed)          1.256    73.155    alum/temp_out0[11]
    SLICE_X42Y10         LUT3 (Prop_lut3_I0_O)        0.329    73.484 r  alum/D_registers_q[7][10]_i_55/O
                         net (fo=1, routed)           0.000    73.484    alum/D_registers_q[7][10]_i_55_n_0
    SLICE_X42Y10         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    74.017 r  alum/D_registers_q_reg[7][10]_i_48/CO[3]
                         net (fo=1, routed)           0.000    74.017    alum/D_registers_q_reg[7][10]_i_48_n_0
    SLICE_X42Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.134 r  alum/D_registers_q_reg[7][10]_i_43/CO[3]
                         net (fo=1, routed)           0.000    74.134    alum/D_registers_q_reg[7][10]_i_43_n_0
    SLICE_X42Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.251 r  alum/D_registers_q_reg[7][10]_i_38/CO[3]
                         net (fo=1, routed)           0.000    74.251    alum/D_registers_q_reg[7][10]_i_38_n_0
    SLICE_X42Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.368 r  alum/D_registers_q_reg[7][10]_i_33/CO[3]
                         net (fo=1, routed)           0.000    74.368    alum/D_registers_q_reg[7][10]_i_33_n_0
    SLICE_X42Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.485 r  alum/D_registers_q_reg[7][10]_i_28/CO[3]
                         net (fo=1, routed)           0.000    74.485    alum/D_registers_q_reg[7][10]_i_28_n_0
    SLICE_X42Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.602 r  alum/D_registers_q_reg[7][10]_i_23/CO[3]
                         net (fo=1, routed)           0.000    74.602    alum/D_registers_q_reg[7][10]_i_23_n_0
    SLICE_X42Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.719 r  alum/D_registers_q_reg[7][10]_i_18/CO[3]
                         net (fo=1, routed)           0.000    74.719    alum/D_registers_q_reg[7][10]_i_18_n_0
    SLICE_X42Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    74.836 r  alum/D_registers_q_reg[7][10]_i_12/CO[3]
                         net (fo=1, routed)           0.000    74.836    alum/D_registers_q_reg[7][10]_i_12_n_0
    SLICE_X42Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    74.993 r  alum/D_registers_q_reg[7][10]_i_7/CO[1]
                         net (fo=36, routed)          0.940    75.933    alum/temp_out0[10]
    SLICE_X43Y9          LUT3 (Prop_lut3_I0_O)        0.332    76.265 r  alum/D_registers_q[7][9]_i_52/O
                         net (fo=1, routed)           0.000    76.265    alum/D_registers_q[7][9]_i_52_n_0
    SLICE_X43Y9          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    76.815 r  alum/D_registers_q_reg[7][9]_i_45/CO[3]
                         net (fo=1, routed)           0.000    76.815    alum/D_registers_q_reg[7][9]_i_45_n_0
    SLICE_X43Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    76.929 r  alum/D_registers_q_reg[7][9]_i_40/CO[3]
                         net (fo=1, routed)           0.000    76.929    alum/D_registers_q_reg[7][9]_i_40_n_0
    SLICE_X43Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.043 r  alum/D_registers_q_reg[7][9]_i_35/CO[3]
                         net (fo=1, routed)           0.000    77.043    alum/D_registers_q_reg[7][9]_i_35_n_0
    SLICE_X43Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.157 r  alum/D_registers_q_reg[7][9]_i_30/CO[3]
                         net (fo=1, routed)           0.000    77.157    alum/D_registers_q_reg[7][9]_i_30_n_0
    SLICE_X43Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.271 r  alum/D_registers_q_reg[7][9]_i_25/CO[3]
                         net (fo=1, routed)           0.000    77.271    alum/D_registers_q_reg[7][9]_i_25_n_0
    SLICE_X43Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.385 r  alum/D_registers_q_reg[7][9]_i_20/CO[3]
                         net (fo=1, routed)           0.000    77.385    alum/D_registers_q_reg[7][9]_i_20_n_0
    SLICE_X43Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.499 r  alum/D_registers_q_reg[7][9]_i_15/CO[3]
                         net (fo=1, routed)           0.000    77.499    alum/D_registers_q_reg[7][9]_i_15_n_0
    SLICE_X43Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    77.613 r  alum/D_registers_q_reg[7][9]_i_10/CO[3]
                         net (fo=1, routed)           0.000    77.613    alum/D_registers_q_reg[7][9]_i_10_n_0
    SLICE_X43Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    77.770 r  alum/D_registers_q_reg[7][9]_i_7/CO[1]
                         net (fo=36, routed)          0.983    78.754    alum/temp_out0[9]
    SLICE_X36Y11         LUT3 (Prop_lut3_I0_O)        0.329    79.083 r  alum/D_registers_q[7][8]_i_54/O
                         net (fo=1, routed)           0.000    79.083    alum/D_registers_q[7][8]_i_54_n_0
    SLICE_X36Y11         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    79.633 r  alum/D_registers_q_reg[7][8]_i_46/CO[3]
                         net (fo=1, routed)           0.000    79.633    alum/D_registers_q_reg[7][8]_i_46_n_0
    SLICE_X36Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.747 r  alum/D_registers_q_reg[7][8]_i_41/CO[3]
                         net (fo=1, routed)           0.000    79.747    alum/D_registers_q_reg[7][8]_i_41_n_0
    SLICE_X36Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.861 r  alum/D_registers_q_reg[7][8]_i_36/CO[3]
                         net (fo=1, routed)           0.000    79.861    alum/D_registers_q_reg[7][8]_i_36_n_0
    SLICE_X36Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    79.975 r  alum/D_registers_q_reg[7][8]_i_31/CO[3]
                         net (fo=1, routed)           0.000    79.975    alum/D_registers_q_reg[7][8]_i_31_n_0
    SLICE_X36Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.089 r  alum/D_registers_q_reg[7][8]_i_25/CO[3]
                         net (fo=1, routed)           0.000    80.089    alum/D_registers_q_reg[7][8]_i_25_n_0
    SLICE_X36Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.203 r  alum/D_registers_q_reg[7][8]_i_19/CO[3]
                         net (fo=1, routed)           0.000    80.203    alum/D_registers_q_reg[7][8]_i_19_n_0
    SLICE_X36Y17         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    80.317 r  alum/D_registers_q_reg[7][8]_i_13/CO[3]
                         net (fo=1, routed)           0.000    80.317    alum/D_registers_q_reg[7][8]_i_13_n_0
    SLICE_X36Y18         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    80.474 r  alum/D_registers_q_reg[7][8]_i_7/CO[1]
                         net (fo=36, routed)          0.979    81.453    alum/temp_out0[8]
    SLICE_X38Y9          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.800    82.253 r  alum/D_registers_q_reg[7][3]_i_158/CO[3]
                         net (fo=1, routed)           0.000    82.253    alum/D_registers_q_reg[7][3]_i_158_n_0
    SLICE_X38Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.370 r  alum/D_registers_q_reg[7][3]_i_133/CO[3]
                         net (fo=1, routed)           0.000    82.370    alum/D_registers_q_reg[7][3]_i_133_n_0
    SLICE_X38Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.487 r  alum/D_registers_q_reg[7][3]_i_108/CO[3]
                         net (fo=1, routed)           0.000    82.487    alum/D_registers_q_reg[7][3]_i_108_n_0
    SLICE_X38Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.604 r  alum/D_registers_q_reg[7][3]_i_83/CO[3]
                         net (fo=1, routed)           0.000    82.604    alum/D_registers_q_reg[7][3]_i_83_n_0
    SLICE_X38Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.721 r  alum/D_registers_q_reg[7][3]_i_62/CO[3]
                         net (fo=1, routed)           0.000    82.721    alum/D_registers_q_reg[7][3]_i_62_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.838 r  alum/D_registers_q_reg[7][7]_i_25/CO[3]
                         net (fo=1, routed)           0.000    82.838    alum/D_registers_q_reg[7][7]_i_25_n_0
    SLICE_X38Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    82.955 r  alum/D_registers_q_reg[7][7]_i_20/CO[3]
                         net (fo=1, routed)           0.000    82.955    alum/D_registers_q_reg[7][7]_i_20_n_0
    SLICE_X38Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    83.072 r  alum/D_registers_q_reg[7][7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    83.072    alum/D_registers_q_reg[7][7]_i_17_n_0
    SLICE_X38Y17         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    83.229 r  alum/D_registers_q_reg[7][7]_i_13/CO[1]
                         net (fo=36, routed)          0.956    84.184    alum/temp_out0[7]
    SLICE_X39Y8          LUT3 (Prop_lut3_I0_O)        0.332    84.516 r  alum/D_registers_q[7][3]_i_178/O
                         net (fo=1, routed)           0.000    84.516    alum/D_registers_q[7][3]_i_178_n_0
    SLICE_X39Y8          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    85.066 r  alum/D_registers_q_reg[7][3]_i_153/CO[3]
                         net (fo=1, routed)           0.000    85.066    alum/D_registers_q_reg[7][3]_i_153_n_0
    SLICE_X39Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.180 r  alum/D_registers_q_reg[7][3]_i_128/CO[3]
                         net (fo=1, routed)           0.000    85.180    alum/D_registers_q_reg[7][3]_i_128_n_0
    SLICE_X39Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.294 r  alum/D_registers_q_reg[7][3]_i_103/CO[3]
                         net (fo=1, routed)           0.000    85.294    alum/D_registers_q_reg[7][3]_i_103_n_0
    SLICE_X39Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.408 r  alum/D_registers_q_reg[7][3]_i_78/CO[3]
                         net (fo=1, routed)           0.000    85.408    alum/D_registers_q_reg[7][3]_i_78_n_0
    SLICE_X39Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.522 r  alum/D_registers_q_reg[7][3]_i_57/CO[3]
                         net (fo=1, routed)           0.000    85.522    alum/D_registers_q_reg[7][3]_i_57_n_0
    SLICE_X39Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.636 r  alum/D_registers_q_reg[7][3]_i_41/CO[3]
                         net (fo=1, routed)           0.000    85.636    alum/D_registers_q_reg[7][3]_i_41_n_0
    SLICE_X39Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.750 r  alum/D_registers_q_reg[7][6]_i_22/CO[3]
                         net (fo=1, routed)           0.000    85.750    alum/D_registers_q_reg[7][6]_i_22_n_0
    SLICE_X39Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    85.864 r  alum/D_registers_q_reg[7][6]_i_19/CO[3]
                         net (fo=1, routed)           0.000    85.864    alum/D_registers_q_reg[7][6]_i_19_n_0
    SLICE_X39Y16         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    86.021 r  alum/D_registers_q_reg[7][6]_i_15/CO[1]
                         net (fo=36, routed)          0.923    86.944    alum/temp_out0[6]
    SLICE_X44Y7          LUT3 (Prop_lut3_I0_O)        0.329    87.273 r  alum/D_registers_q[7][3]_i_175/O
                         net (fo=1, routed)           0.000    87.273    alum/D_registers_q[7][3]_i_175_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    87.823 r  alum/D_registers_q_reg[7][3]_i_148/CO[3]
                         net (fo=1, routed)           0.000    87.823    alum/D_registers_q_reg[7][3]_i_148_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    87.937 r  alum/D_registers_q_reg[7][3]_i_123/CO[3]
                         net (fo=1, routed)           0.000    87.937    alum/D_registers_q_reg[7][3]_i_123_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.051 r  alum/D_registers_q_reg[7][3]_i_98/CO[3]
                         net (fo=1, routed)           0.000    88.051    alum/D_registers_q_reg[7][3]_i_98_n_0
    SLICE_X44Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.165 r  alum/D_registers_q_reg[7][3]_i_73/CO[3]
                         net (fo=1, routed)           0.000    88.165    alum/D_registers_q_reg[7][3]_i_73_n_0
    SLICE_X44Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.279 r  alum/D_registers_q_reg[7][3]_i_52/CO[3]
                         net (fo=1, routed)           0.000    88.279    alum/D_registers_q_reg[7][3]_i_52_n_0
    SLICE_X44Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.393 r  alum/D_registers_q_reg[7][3]_i_36/CO[3]
                         net (fo=1, routed)           0.000    88.393    alum/D_registers_q_reg[7][3]_i_36_n_0
    SLICE_X44Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.507 r  alum/D_registers_q_reg[7][3]_i_23/CO[3]
                         net (fo=1, routed)           0.000    88.507    alum/D_registers_q_reg[7][3]_i_23_n_0
    SLICE_X44Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    88.621 r  alum/D_registers_q_reg[7][5]_i_20/CO[3]
                         net (fo=1, routed)           0.000    88.621    alum/D_registers_q_reg[7][5]_i_20_n_0
    SLICE_X44Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    88.778 r  alum/D_registers_q_reg[7][5]_i_14/CO[1]
                         net (fo=36, routed)          1.260    90.039    alum/temp_out0[5]
    SLICE_X49Y7          LUT3 (Prop_lut3_I0_O)        0.329    90.368 r  alum/D_registers_q[7][3]_i_172/O
                         net (fo=1, routed)           0.000    90.368    alum/D_registers_q[7][3]_i_172_n_0
    SLICE_X49Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    90.918 r  alum/D_registers_q_reg[7][3]_i_143/CO[3]
                         net (fo=1, routed)           0.000    90.918    alum/D_registers_q_reg[7][3]_i_143_n_0
    SLICE_X49Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.032 r  alum/D_registers_q_reg[7][3]_i_118/CO[3]
                         net (fo=1, routed)           0.000    91.032    alum/D_registers_q_reg[7][3]_i_118_n_0
    SLICE_X49Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.146 r  alum/D_registers_q_reg[7][3]_i_93/CO[3]
                         net (fo=1, routed)           0.000    91.146    alum/D_registers_q_reg[7][3]_i_93_n_0
    SLICE_X49Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.260 r  alum/D_registers_q_reg[7][3]_i_68/CO[3]
                         net (fo=1, routed)           0.000    91.260    alum/D_registers_q_reg[7][3]_i_68_n_0
    SLICE_X49Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.374 r  alum/D_registers_q_reg[7][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    91.374    alum/D_registers_q_reg[7][3]_i_47_n_0
    SLICE_X49Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.488 r  alum/D_registers_q_reg[7][3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    91.488    alum/D_registers_q_reg[7][3]_i_31_n_0
    SLICE_X49Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.602 r  alum/D_registers_q_reg[7][3]_i_18/CO[3]
                         net (fo=1, routed)           0.000    91.602    alum/D_registers_q_reg[7][3]_i_18_n_0
    SLICE_X49Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    91.716 r  alum/D_registers_q_reg[7][3]_i_12/CO[3]
                         net (fo=1, routed)           0.000    91.716    alum/D_registers_q_reg[7][3]_i_12_n_0
    SLICE_X49Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    91.873 r  alum/D_registers_q_reg[7][4]_i_13/CO[1]
                         net (fo=36, routed)          0.901    92.774    alum/temp_out0[4]
    SLICE_X48Y7          LUT3 (Prop_lut3_I0_O)        0.329    93.103 r  alum/D_registers_q[7][3]_i_169/O
                         net (fo=1, routed)           0.000    93.103    alum/D_registers_q[7][3]_i_169_n_0
    SLICE_X48Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    93.653 r  alum/D_registers_q_reg[7][3]_i_142/CO[3]
                         net (fo=1, routed)           0.000    93.653    alum/D_registers_q_reg[7][3]_i_142_n_0
    SLICE_X48Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.767 r  alum/D_registers_q_reg[7][3]_i_117/CO[3]
                         net (fo=1, routed)           0.000    93.767    alum/D_registers_q_reg[7][3]_i_117_n_0
    SLICE_X48Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.881 r  alum/D_registers_q_reg[7][3]_i_92/CO[3]
                         net (fo=1, routed)           0.000    93.881    alum/D_registers_q_reg[7][3]_i_92_n_0
    SLICE_X48Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    93.995 r  alum/D_registers_q_reg[7][3]_i_67/CO[3]
                         net (fo=1, routed)           0.000    93.995    alum/D_registers_q_reg[7][3]_i_67_n_0
    SLICE_X48Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.109 r  alum/D_registers_q_reg[7][3]_i_46/CO[3]
                         net (fo=1, routed)           0.000    94.109    alum/D_registers_q_reg[7][3]_i_46_n_0
    SLICE_X48Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.223 r  alum/D_registers_q_reg[7][3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    94.223    alum/D_registers_q_reg[7][3]_i_30_n_0
    SLICE_X48Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.337 r  alum/D_registers_q_reg[7][3]_i_17/CO[3]
                         net (fo=1, routed)           0.000    94.337    alum/D_registers_q_reg[7][3]_i_17_n_0
    SLICE_X48Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    94.451 r  alum/D_registers_q_reg[7][3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    94.451    alum/D_registers_q_reg[7][3]_i_11_n_0
    SLICE_X48Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    94.608 r  alum/D_registers_q_reg[7][3]_i_7/CO[1]
                         net (fo=36, routed)          1.159    95.767    alum/temp_out0[3]
    SLICE_X47Y7          LUT3 (Prop_lut3_I0_O)        0.329    96.096 r  alum/D_registers_q[7][2]_i_54/O
                         net (fo=1, routed)           0.000    96.096    alum/D_registers_q[7][2]_i_54_n_0
    SLICE_X47Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    96.646 r  alum/D_registers_q_reg[7][2]_i_47/CO[3]
                         net (fo=1, routed)           0.000    96.646    alum/D_registers_q_reg[7][2]_i_47_n_0
    SLICE_X47Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.760 r  alum/D_registers_q_reg[7][2]_i_42/CO[3]
                         net (fo=1, routed)           0.000    96.760    alum/D_registers_q_reg[7][2]_i_42_n_0
    SLICE_X47Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.874 r  alum/D_registers_q_reg[7][2]_i_37/CO[3]
                         net (fo=1, routed)           0.000    96.874    alum/D_registers_q_reg[7][2]_i_37_n_0
    SLICE_X47Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    96.988 r  alum/D_registers_q_reg[7][2]_i_32/CO[3]
                         net (fo=1, routed)           0.000    96.988    alum/D_registers_q_reg[7][2]_i_32_n_0
    SLICE_X47Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.102 r  alum/D_registers_q_reg[7][2]_i_27/CO[3]
                         net (fo=1, routed)           0.000    97.102    alum/D_registers_q_reg[7][2]_i_27_n_0
    SLICE_X47Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.216 r  alum/D_registers_q_reg[7][2]_i_22/CO[3]
                         net (fo=1, routed)           0.000    97.216    alum/D_registers_q_reg[7][2]_i_22_n_0
    SLICE_X47Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.330 r  alum/D_registers_q_reg[7][2]_i_15/CO[3]
                         net (fo=1, routed)           0.000    97.330    alum/D_registers_q_reg[7][2]_i_15_n_0
    SLICE_X47Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    97.444 r  alum/D_registers_q_reg[7][2]_i_10/CO[3]
                         net (fo=1, routed)           0.000    97.444    alum/D_registers_q_reg[7][2]_i_10_n_0
    SLICE_X47Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    97.601 r  alum/D_registers_q_reg[7][2]_i_7/CO[1]
                         net (fo=36, routed)          0.881    98.482    alum/temp_out0[2]
    SLICE_X46Y7          LUT3 (Prop_lut3_I0_O)        0.329    98.811 r  alum/D_registers_q[7][1]_i_58/O
                         net (fo=1, routed)           0.000    98.811    alum/D_registers_q[7][1]_i_58_n_0
    SLICE_X46Y7          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    99.344 r  alum/D_registers_q_reg[7][1]_i_51/CO[3]
                         net (fo=1, routed)           0.000    99.344    alum/D_registers_q_reg[7][1]_i_51_n_0
    SLICE_X46Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.461 r  alum/D_registers_q_reg[7][1]_i_46/CO[3]
                         net (fo=1, routed)           0.000    99.461    alum/D_registers_q_reg[7][1]_i_46_n_0
    SLICE_X46Y9          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.578 r  alum/D_registers_q_reg[7][1]_i_41/CO[3]
                         net (fo=1, routed)           0.000    99.578    alum/D_registers_q_reg[7][1]_i_41_n_0
    SLICE_X46Y10         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.695 r  alum/D_registers_q_reg[7][1]_i_36/CO[3]
                         net (fo=1, routed)           0.000    99.695    alum/D_registers_q_reg[7][1]_i_36_n_0
    SLICE_X46Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.812 r  alum/D_registers_q_reg[7][1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    99.812    alum/D_registers_q_reg[7][1]_i_31_n_0
    SLICE_X46Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    99.929 r  alum/D_registers_q_reg[7][1]_i_26/CO[3]
                         net (fo=1, routed)           0.000    99.929    alum/D_registers_q_reg[7][1]_i_26_n_0
    SLICE_X46Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.046 r  alum/D_registers_q_reg[7][1]_i_21/CO[3]
                         net (fo=1, routed)           0.000   100.046    alum/D_registers_q_reg[7][1]_i_21_n_0
    SLICE_X46Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117   100.163 r  alum/D_registers_q_reg[7][1]_i_18/CO[3]
                         net (fo=1, routed)           0.000   100.163    alum/D_registers_q_reg[7][1]_i_18_n_0
    SLICE_X46Y15         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157   100.320 f  alum/D_registers_q_reg[7][1]_i_13/CO[1]
                         net (fo=36, routed)          1.073   101.393    sm/temp_out0[1]
    SLICE_X43Y6          LUT6 (Prop_lut6_I0_O)        0.332   101.725 f  sm/D_registers_q[7][1]_i_8/O
                         net (fo=1, routed)           0.518   102.244    sm/D_registers_q[7][1]_i_8_n_0
    SLICE_X42Y6          LUT6 (Prop_lut6_I5_O)        0.124   102.368 f  sm/D_registers_q[7][1]_i_4/O
                         net (fo=1, routed)           0.000   102.368    sm/D_registers_q[7][1]_i_4_n_0
    SLICE_X42Y6          MUXF7 (Prop_muxf7_I0_O)      0.209   102.577 f  sm/D_registers_q_reg[7][1]_i_3/O
                         net (fo=2, routed)           0.763   103.340    sm/M_alum_out[1]
    SLICE_X50Y10         LUT4 (Prop_lut4_I0_O)        0.297   103.637 f  sm/D_states_q[7]_i_60/O
                         net (fo=1, routed)           0.282   103.919    sm/D_states_q[7]_i_60_n_0
    SLICE_X50Y10         LUT5 (Prop_lut5_I4_O)        0.124   104.043 r  sm/D_states_q[7]_i_44/O
                         net (fo=1, routed)           0.616   104.659    sm/D_states_q[7]_i_44_n_0
    SLICE_X50Y11         LUT6 (Prop_lut6_I0_O)        0.124   104.783 r  sm/D_states_q[7]_i_19/O
                         net (fo=4, routed)           0.974   105.757    sm/D_states_q[7]_i_19_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I4_O)        0.124   105.881 r  sm/D_states_q[7]_i_5/O
                         net (fo=1, routed)           0.846   106.727    sm/D_states_q[7]_i_5_n_0
    SLICE_X44Y19         LUT6 (Prop_lut6_I2_O)        0.124   106.851 r  sm/D_states_q[7]_i_1/O
                         net (fo=8, routed)           0.899   107.749    sm/D_states_q[7]_i_1_n_0
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.427   115.943    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDSE                                         r  sm/D_states_q_reg[4]/C
                         clock pessimism              0.274   116.217    
                         clock uncertainty           -0.035   116.182    
    SLICE_X35Y25         FDSE (Setup_fdse_C_CE)      -0.205   115.977    sm/D_states_q_reg[4]
  -------------------------------------------------------------------
                         required time                        115.977    
                         arrival time                        -107.750    
  -------------------------------------------------------------------
                         slack                                  8.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.906    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.480     1.526    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.906    sr2/ram/mem_reg_0_3_0_0/A1
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.480     1.526    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.906    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.480     1.526    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.281%)  route 0.270ns (65.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.006ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.551     1.495    sr2/clk_IBUF_BUFG
    SLICE_X29Y26         FDRE                                         r  sr2/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y26         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  sr2/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.270     1.906    sr2/ram/mem_reg_0_3_1_1/A1
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.816     2.006    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X30Y25         RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.480     1.526    
    SLICE_X30Y25         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.835    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.806%)  route 0.276ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X38Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.806%)  route 0.276ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.914    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X38Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.806%)  route 0.276ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.914    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X38Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.141ns (33.806%)  route 0.276ns (66.194%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr3/clk_IBUF_BUFG
    SLICE_X37Y28         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y28         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.276     1.914    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.819     2.009    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X38Y27         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.499     1.510    
    SLICE_X38Y27         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.819    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr1/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.938    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.164ns (37.133%)  route 0.278ns (62.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.553     1.497    sr1/clk_IBUF_BUFG
    SLICE_X38Y28         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y28         FDRE (Prop_fdre_C_Q)         0.164     1.661 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.278     1.938    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X38Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.817     2.007    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X38Y26         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.499     1.508    
    SLICE_X38Y26         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.818    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.938    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 55.556 }
Period(ns):         111.111
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y0    brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         111.111     108.535    RAMB18_X1Y2    brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         111.111     108.956    BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X49Y8    L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X54Y8    L_reg/D_registers_q_reg[0][11]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][12]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X56Y10   L_reg/D_registers_q_reg[0][13]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X59Y13   L_reg/D_registers_q_reg[0][14]/C
Min Period        n/a     FDRE/C              n/a            1.000         111.111     110.111    SLICE_X60Y11   L_reg/D_registers_q_reg[0][15]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         55.555      54.305     SLICE_X30Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X38Y26   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         55.556      54.306     SLICE_X30Y25   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack      106.090ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.065ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             106.090ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.704ns (15.563%)  route 3.820ns (84.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         1.892     7.477    sm/D_states_q_reg[2]_0[1]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.055     8.656    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.780 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.873     9.653    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X32Y29         FDPE (Recov_fdpe_C_PRE)     -0.359   115.743    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        115.743    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                106.090    

Slack (MET) :             106.090ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.704ns (15.563%)  route 3.820ns (84.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         1.892     7.477    sm/D_states_q_reg[2]_0[1]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.055     8.656    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.780 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.873     9.653    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X32Y29         FDPE (Recov_fdpe_C_PRE)     -0.359   115.743    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        115.743    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                106.090    

Slack (MET) :             106.090ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.704ns (15.563%)  route 3.820ns (84.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         1.892     7.477    sm/D_states_q_reg[2]_0[1]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.055     8.656    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.780 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.873     9.653    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X32Y29         FDPE (Recov_fdpe_C_PRE)     -0.359   115.743    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        115.743    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                106.090    

Slack (MET) :             106.090ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            111.111ns  (clk_0 rise@111.111ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.524ns  (logic 0.704ns (15.563%)  route 3.820ns (84.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.839ns = ( 115.950 - 111.111 ) 
    Source Clock Delay      (SCD):    5.129ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.545     5.129    sm/clk_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  sm/D_states_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y25         FDRE (Prop_fdre_C_Q)         0.456     5.585 f  sm/D_states_q_reg[1]/Q
                         net (fo=241, routed)         1.892     7.477    sm/D_states_q_reg[2]_0[1]
    SLICE_X48Y27         LUT2 (Prop_lut2_I0_O)        0.124     7.601 f  sm/D_stage_q[3]_i_2/O
                         net (fo=6, routed)           1.055     8.656    sm/D_stage_q[3]_i_2_n_0
    SLICE_X32Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.780 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.873     9.653    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    111.111   111.111 r  
    N14                                               0.000   111.111 r  clk (IN)
                         net (fo=0)                   0.000   111.111    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   112.557 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   114.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   114.516 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.434   115.950    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.187   116.137    
                         clock uncertainty           -0.035   116.102    
    SLICE_X32Y29         FDPE (Recov_fdpe_C_PRE)     -0.359   115.743    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        115.743    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                106.090    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.471     2.104    sm/D_states_q[6]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.149 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.352     2.501    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X32Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.471     2.104    sm/D_states_q[6]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.149 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.352     2.501    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X32Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.471     2.104    sm/D_states_q[6]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.149 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.352     2.501    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X32Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.065    

Slack (MET) :             1.065ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.008ns  (logic 0.186ns (18.445%)  route 0.822ns (81.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.493ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.549     1.493    sm/clk_IBUF_BUFG
    SLICE_X35Y25         FDRE                                         r  sm/D_states_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     1.634 f  sm/D_states_q_reg[6]/Q
                         net (fo=196, routed)         0.471     2.104    sm/D_states_q[6]
    SLICE_X32Y23         LUT6 (Prop_lut6_I0_O)        0.045     2.149 f  sm/D_stage_q[3]_i_1/O
                         net (fo=5, routed)           0.352     2.501    fifo_reset_cond/AS[0]
    SLICE_X32Y29         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.821     2.011    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X32Y29         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.480     1.531    
    SLICE_X32Y29         FDPE (Remov_fdpe_C_PRE)     -0.095     1.436    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           2.501    
  -------------------------------------------------------------------
                         slack                                  1.065    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.243ns  (logic 11.734ns (31.506%)  route 25.509ns (68.494%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 f  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    31.595    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.719 r  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.499    32.218    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.342 f  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.306    33.647    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.148    33.795 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           4.840    38.635    timerseg_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.763    42.398 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.398    timerseg[4]
    A2                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.161ns  (logic 11.746ns (31.608%)  route 25.415ns (68.392%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    31.595    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.719 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.499    32.218    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.342 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.304    33.645    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.150    33.795 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.748    38.543    timerseg_OBUF[3]
    C1                   OBUF (Prop_obuf_I_O)         3.773    42.316 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.316    timerseg[3]
    C1                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.950ns  (logic 11.503ns (31.130%)  route 25.447ns (68.870%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.405    31.035    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.159 r  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.642    31.801    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.925 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.497    33.422    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.124    33.546 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           5.004    38.550    timerseg_OBUF[6]
    C2                   OBUF (Prop_obuf_I_O)         3.555    42.105 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.105    timerseg[6]
    C2                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.805ns  (logic 11.491ns (31.222%)  route 25.314ns (68.778%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    31.595    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.719 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.499    32.218    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.342 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.304    33.645    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I3_O)        0.124    33.769 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.647    38.416    timerseg_OBUF[1]
    E2                   OBUF (Prop_obuf_I_O)         3.544    41.960 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.960    timerseg[1]
    E2                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.752ns  (logic 11.500ns (31.291%)  route 25.252ns (68.709%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=6 LUT4=2 LUT5=6 LUT6=6 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.821    31.451    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT3 (Prop_lut3_I1_O)        0.124    31.575 r  L_reg/timerseg_OBUF[10]_inst_i_10/O
                         net (fo=2, routed)           0.412    31.987    L_reg/timerseg_OBUF[10]_inst_i_10_n_0
    SLICE_X47Y1          LUT6 (Prop_lut6_I4_O)        0.124    32.111 r  L_reg/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=7, routed)           1.283    33.394    L_reg/timerseg_OBUF[10]_inst_i_3_n_0
    SLICE_X54Y3          LUT3 (Prop_lut3_I1_O)        0.124    33.518 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.836    38.355    timerseg_OBUF[0]
    D1                   OBUF (Prop_obuf_I_O)         3.553    41.908 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    41.908    timerseg[0]
    D1                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.258ns  (logic 11.498ns (31.711%)  route 24.760ns (68.289%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.965    31.595    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I1_O)        0.124    31.719 f  L_reg/timerseg_OBUF[10]_inst_i_14/O
                         net (fo=1, routed)           0.499    32.218    L_reg/timerseg_OBUF[10]_inst_i_14_n_0
    SLICE_X46Y1          LUT6 (Prop_lut6_I5_O)        0.124    32.342 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.306    33.647    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I2_O)        0.124    33.771 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.092    37.863    timerseg_OBUF[10]
    D3                   OBUF (Prop_obuf_I_O)         3.551    41.413 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    41.413    timerseg[10]
    D3                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.766ns  (logic 11.730ns (32.798%)  route 24.035ns (67.202%))
  Logic Levels:           31  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=6 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X55Y6          FDRE                                         r  L_reg/D_registers_q_reg[6][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y6          FDRE (Prop_fdre_C_Q)         0.456     5.611 r  L_reg/D_registers_q_reg[6][8]/Q
                         net (fo=18, routed)          1.761     7.372    L_reg/M_sm_timer[8]
    SLICE_X45Y4          LUT3 (Prop_lut3_I2_O)        0.124     7.496 r  L_reg/L_471b147c_remainder0_carry_i_21__1/O
                         net (fo=4, routed)           0.959     8.455    L_reg/L_471b147c_remainder0_carry_i_21__1_n_0
    SLICE_X44Y4          LUT6 (Prop_lut6_I4_O)        0.124     8.579 f  L_reg/L_471b147c_remainder0_carry_i_18__1/O
                         net (fo=3, routed)           1.102     9.682    L_reg/L_471b147c_remainder0_carry_i_18__1_n_0
    SLICE_X43Y2          LUT3 (Prop_lut3_I1_O)        0.152     9.834 f  L_reg/L_471b147c_remainder0_carry_i_20__1/O
                         net (fo=2, routed)           0.669    10.502    L_reg/L_471b147c_remainder0_carry_i_20__1_n_0
    SLICE_X43Y2          LUT5 (Prop_lut5_I4_O)        0.360    10.862 r  L_reg/L_471b147c_remainder0_carry_i_10__1/O
                         net (fo=3, routed)           0.629    11.491    L_reg/L_471b147c_remainder0_carry_i_10__1_n_0
    SLICE_X42Y1          LUT4 (Prop_lut4_I1_O)        0.326    11.817 r  L_reg/L_471b147c_remainder0_carry_i_6__1/O
                         net (fo=1, routed)           0.000    11.817    timerseg_driver/decimal_renderer/i__carry_i_6__4_0[1]
    SLICE_X42Y1          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    12.460 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_carry/O[3]
                         net (fo=1, routed)           0.709    13.169    L_reg/L_471b147c_remainder0_3[3]
    SLICE_X41Y3          LUT4 (Prop_lut4_I1_O)        0.307    13.476 f  L_reg/i__carry__0_i_13__4/O
                         net (fo=12, routed)          1.141    14.618    L_reg/i__carry__0_i_13__4_n_0
    SLICE_X36Y1          LUT2 (Prop_lut2_I1_O)        0.124    14.742 f  L_reg/i__carry__1_i_11__1/O
                         net (fo=3, routed)           0.959    15.701    L_reg/i__carry__1_i_11__1_n_0
    SLICE_X38Y3          LUT6 (Prop_lut6_I1_O)        0.124    15.825 r  L_reg/i__carry__1_i_8__1/O
                         net (fo=3, routed)           0.807    16.632    L_reg/i__carry__1_i_8__1_n_0
    SLICE_X37Y2          LUT5 (Prop_lut5_I1_O)        0.152    16.784 f  L_reg/i__carry_i_19__3/O
                         net (fo=2, routed)           0.942    17.726    L_reg/i__carry_i_19__3_n_0
    SLICE_X37Y1          LUT3 (Prop_lut3_I0_O)        0.354    18.080 r  L_reg/i__carry_i_11__3/O
                         net (fo=3, routed)           0.981    19.061    L_reg/i__carry_i_11__3_n_0
    SLICE_X41Y0          LUT2 (Prop_lut2_I1_O)        0.326    19.387 r  L_reg/i__carry_i_3__1/O
                         net (fo=1, routed)           0.341    19.728    timerseg_driver/decimal_renderer/i__carry_i_5__4[0]
    SLICE_X38Y0          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.248 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.248    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X38Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.365 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.365    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    20.680 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.875    21.554    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2_1[3]
    SLICE_X39Y2          LUT5 (Prop_lut5_I0_O)        0.307    21.861 r  L_reg/i__carry__0_i_15__3/O
                         net (fo=1, routed)           0.939    22.800    timerseg_driver/decimal_renderer/i__carry_i_25__3
    SLICE_X39Y1          LUT5 (Prop_lut5_I0_O)        0.124    22.924 r  timerseg_driver/decimal_renderer/i__carry__0_i_14__3/O
                         net (fo=7, routed)           0.831    23.755    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X44Y1          LUT2 (Prop_lut2_I0_O)        0.149    23.904 r  timerseg_driver/decimal_renderer/i__carry_i_26__3/O
                         net (fo=8, routed)           0.640    24.544    L_reg/i__carry_i_13__3_0
    SLICE_X43Y1          LUT5 (Prop_lut5_I0_O)        0.358    24.902 r  L_reg/i__carry_i_23__3/O
                         net (fo=1, routed)           0.848    25.750    L_reg/i__carry_i_23__3_n_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I0_O)        0.326    26.076 f  L_reg/i__carry_i_13__3/O
                         net (fo=3, routed)           0.817    26.892    L_reg/i__carry_i_13__3_n_0
    SLICE_X43Y0          LUT3 (Prop_lut3_I1_O)        0.152    27.044 r  L_reg/i__carry_i_3__4/O
                         net (fo=2, routed)           0.658    27.703    L_reg/D_registers_q_reg[6][3]_0[0]
    SLICE_X40Y0          LUT5 (Prop_lut5_I0_O)        0.326    28.029 r  L_reg/i__carry_i_6__1/O
                         net (fo=1, routed)           0.000    28.029    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X40Y0          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.579 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.579    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X40Y1          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.693 r  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.693    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X40Y2          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    28.915 f  timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[0]
                         net (fo=1, routed)           0.860    29.774    timerseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_7
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.299    30.073 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.433    30.506    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27_n_0
    SLICE_X41Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.630 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.405    31.035    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X43Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.159 f  L_reg/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.642    31.801    L_reg/timerseg_OBUF[10]_inst_i_7_n_0
    SLICE_X45Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.925 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.497    33.422    L_reg/timerseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y3          LUT4 (Prop_lut4_I0_O)        0.153    33.575 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.592    37.167    timerseg_OBUF[9]
    F2                   OBUF (Prop_obuf_I_O)         3.754    40.921 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.921    timerseg[9]
    F2                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.623ns  (logic 11.567ns (32.470%)  route 24.056ns (67.530%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.939     7.612    L_reg/M_sm_pac[3]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.762 f  L_reg/L_471b147c_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.946     8.708    L_reg/L_471b147c_remainder0_carry_i_25_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.326     9.034 f  L_reg/L_471b147c_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030    10.064    L_reg/L_471b147c_remainder0_carry_i_12_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.216 f  L_reg/L_471b147c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.699    10.914    L_reg/L_471b147c_remainder0_carry_i_20_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.326    11.240 r  L_reg/L_471b147c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.866    12.107    L_reg/L_471b147c_remainder0_carry_i_10_n_0
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.231 r  L_reg/L_471b147c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.231    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.781 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.895    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.229 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.012    14.241    L_reg/L_471b147c_remainder0[9]
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.544 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.972    15.517    L_reg/i__carry__1_i_10_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.641 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.819    16.459    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.823    17.406    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I2_O)        0.152    17.558 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.258    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.632 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.882    19.515    L_reg/i__carry_i_11_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.843 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.174    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.694 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.694    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.811 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.030 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    21.906    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I2_O)        0.295    22.201 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.413    22.614    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.134    23.872    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.124    23.996 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.092    25.088    L_reg/i__carry_i_13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.434    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.667    26.437    L_reg/i__carry_i_13_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    27.122    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    27.850 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.850    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.967    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.282 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.141    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.307    29.448 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.222 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.971    31.193    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.317 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.452    31.769    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.893 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.297    33.190    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I0_O)        0.150    33.340 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.659    36.999    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    40.778 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.778    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.191ns  (logic 11.527ns (32.757%)  route 23.664ns (67.243%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.939     7.612    L_reg/M_sm_pac[3]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.762 f  L_reg/L_471b147c_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.946     8.708    L_reg/L_471b147c_remainder0_carry_i_25_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.326     9.034 f  L_reg/L_471b147c_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030    10.064    L_reg/L_471b147c_remainder0_carry_i_12_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.216 f  L_reg/L_471b147c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.699    10.914    L_reg/L_471b147c_remainder0_carry_i_20_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.326    11.240 r  L_reg/L_471b147c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.866    12.107    L_reg/L_471b147c_remainder0_carry_i_10_n_0
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.231 r  L_reg/L_471b147c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.231    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.781 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.895    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.229 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.012    14.241    L_reg/L_471b147c_remainder0[9]
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.544 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.972    15.517    L_reg/i__carry__1_i_10_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.641 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.819    16.459    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.823    17.406    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I2_O)        0.152    17.558 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.258    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.632 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.882    19.515    L_reg/i__carry_i_11_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.843 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.174    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.694 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.694    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.811 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.030 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    21.906    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I2_O)        0.295    22.201 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.413    22.614    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.134    23.872    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.124    23.996 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.092    25.088    L_reg/i__carry_i_13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.434    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.667    26.437    L_reg/i__carry_i_13_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    27.122    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    27.850 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.850    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.967    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.282 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.141    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.307    29.448 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.222 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.971    31.193    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.317 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.452    31.769    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.893 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.725    33.618    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y13         LUT4 (Prop_lut4_I0_O)        0.152    33.770 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.838    36.608    aseg_OBUF[10]
    N1                   OBUF (Prop_obuf_I_O)         3.738    40.346 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.346    aseg[10]
    N1                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.077ns  (logic 11.329ns (32.298%)  route 23.748ns (67.702%))
  Logic Levels:           32  (CARRY4=9 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.571     5.155    L_reg/clk_IBUF_BUFG
    SLICE_X50Y6          FDRE                                         r  L_reg/D_registers_q_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y6          FDRE (Prop_fdre_C_Q)         0.518     5.673 f  L_reg/D_registers_q_reg[2][3]/Q
                         net (fo=17, routed)          1.939     7.612    L_reg/M_sm_pac[3]
    SLICE_X49Y1          LUT2 (Prop_lut2_I0_O)        0.150     7.762 f  L_reg/L_471b147c_remainder0_carry_i_25/O
                         net (fo=1, routed)           0.946     8.708    L_reg/L_471b147c_remainder0_carry_i_25_n_0
    SLICE_X49Y5          LUT6 (Prop_lut6_I4_O)        0.326     9.034 f  L_reg/L_471b147c_remainder0_carry_i_12/O
                         net (fo=6, routed)           1.030    10.064    L_reg/L_471b147c_remainder0_carry_i_12_n_0
    SLICE_X49Y6          LUT3 (Prop_lut3_I0_O)        0.152    10.216 f  L_reg/L_471b147c_remainder0_carry_i_20/O
                         net (fo=2, routed)           0.699    10.914    L_reg/L_471b147c_remainder0_carry_i_20_n_0
    SLICE_X48Y6          LUT5 (Prop_lut5_I4_O)        0.326    11.240 r  L_reg/L_471b147c_remainder0_carry_i_10/O
                         net (fo=3, routed)           0.866    12.107    L_reg/L_471b147c_remainder0_carry_i_10_n_0
    SLICE_X48Y3          LUT4 (Prop_lut4_I1_O)        0.124    12.231 r  L_reg/L_471b147c_remainder0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.231    aseg_driver/decimal_renderer/i__carry_i_6__2[1]
    SLICE_X48Y3          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.781 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.781    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry_n_0
    SLICE_X48Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.895 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.895    aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__0_n_0
    SLICE_X48Y5          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.229 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_carry__1/O[1]
                         net (fo=4, routed)           1.012    14.241    L_reg/L_471b147c_remainder0[9]
    SLICE_X49Y4          LUT5 (Prop_lut5_I1_O)        0.303    14.544 f  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.972    15.517    L_reg/i__carry__1_i_10_n_0
    SLICE_X49Y2          LUT4 (Prop_lut4_I0_O)        0.124    15.641 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.819    16.459    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X51Y2          LUT6 (Prop_lut6_I0_O)        0.124    16.583 r  L_reg/i__carry__0_i_9__0/O
                         net (fo=5, routed)           0.823    17.406    L_reg/i__carry__0_i_9__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I2_O)        0.152    17.558 f  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.700    18.258    L_reg/i__carry_i_20__0_n_0
    SLICE_X50Y1          LUT3 (Prop_lut3_I1_O)        0.374    18.632 r  L_reg/i__carry_i_11/O
                         net (fo=3, routed)           0.882    19.515    L_reg/i__carry_i_11_n_0
    SLICE_X51Y1          LUT2 (Prop_lut2_I1_O)        0.328    19.843 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.332    20.174    aseg_driver/decimal_renderer/i__carry_i_5__2[0]
    SLICE_X50Y2          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    20.694 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.694    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry_n_0
    SLICE_X50Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    20.811 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    20.811    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y4          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    21.030 f  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__1/O[0]
                         net (fo=4, routed)           0.875    21.906    L_reg/L_471b147c_remainder0_inferred__1/i__carry__2[0]
    SLICE_X51Y4          LUT5 (Prop_lut5_I2_O)        0.295    22.201 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.413    22.614    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X51Y3          LUT5 (Prop_lut5_I0_O)        0.124    22.738 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.134    23.872    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__0/i__carry__0_0
    SLICE_X52Y0          LUT2 (Prop_lut2_I0_O)        0.124    23.996 f  aseg_driver/decimal_renderer/i__carry_i_26/O
                         net (fo=8, routed)           1.092    25.088    L_reg/i__carry_i_13_0
    SLICE_X50Y0          LUT6 (Prop_lut6_I0_O)        0.124    25.212 f  L_reg/i__carry_i_24/O
                         net (fo=1, routed)           0.434    25.646    L_reg/i__carry_i_24_n_0
    SLICE_X52Y0          LUT6 (Prop_lut6_I4_O)        0.124    25.770 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.667    26.437    L_reg/i__carry_i_13_n_0
    SLICE_X53Y0          LUT3 (Prop_lut3_I1_O)        0.152    26.589 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.533    27.122    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18[0]
    SLICE_X52Y1          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.728    27.850 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.850    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry_n_0
    SLICE_X52Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    27.967 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    27.967    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X52Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    28.282 r  aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1/O[3]
                         net (fo=1, routed)           0.859    29.141    aseg_driver/decimal_renderer/L_471b147c_remainder0_inferred__1/i__carry__1_n_4
    SLICE_X53Y3          LUT6 (Prop_lut6_I0_O)        0.307    29.448 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.650    30.098    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X53Y2          LUT6 (Prop_lut6_I1_O)        0.124    30.222 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.971    31.193    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I2_O)        0.124    31.317 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.452    31.769    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X54Y1          LUT6 (Prop_lut6_I5_O)        0.124    31.893 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.297    33.190    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X54Y13         LUT4 (Prop_lut4_I1_O)        0.124    33.314 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.350    36.664    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.232 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.232    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.836ns  (logic 1.420ns (77.383%)  route 0.415ns (22.617%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[10]/Q
                         net (fo=2, routed)           0.415     2.103    mataddr_OBUF[4]
    K2                   OBUF (Prop_obuf_I_O)         1.272     3.375 r  mataddr_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.375    mataddr[4]
    K2                                                                r  mataddr[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.383ns (72.530%)  route 0.524ns (27.470%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X65Y48         FDRE                                         r  display/D_pixel_idx_q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  display/D_pixel_idx_q_reg[8]/Q
                         net (fo=4, routed)           0.524     2.205    mataddr_OBUF[2]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.447 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.447    mataddr[2]
    J3                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.925ns  (logic 1.409ns (73.174%)  route 0.516ns (26.826%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=3, routed)           0.516     2.220    mataddr_OBUF[3]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.465 r  mataddr_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.465    mataddr[3]
    H3                                                                r  mataddr[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.940ns  (logic 1.395ns (71.895%)  route 0.545ns (28.105%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  display/D_pixel_idx_q_reg[6]/Q
                         net (fo=6, routed)           0.545     2.249    mataddr_OBUF[0]
    J5                   OBUF (Prop_obuf_I_O)         1.231     3.480 r  mataddr_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.480    mataddr[0]
    J5                                                                r  mataddr[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mataddr[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.970ns  (logic 1.429ns (72.513%)  route 0.542ns (27.487%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.596     1.540    display/clk_IBUF_BUFG
    SLICE_X64Y48         FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y48         FDRE (Prop_fdre_C_Q)         0.148     1.688 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=5, routed)           0.542     2.229    mataddr_OBUF[1]
    J4                   OBUF (Prop_obuf_I_O)         1.281     3.510 r  mataddr_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.510    mataddr[1]
    J4                                                                r  mataddr[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.053ns  (logic 1.383ns (67.371%)  route 0.670ns (32.629%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X59Y43         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y43         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.670     2.348    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.590 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.590    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.073ns  (logic 1.373ns (66.239%)  route 0.700ns (33.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.594     1.538    display/clk_IBUF_BUFG
    SLICE_X59Y44         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y44         FDRE (Prop_fdre_C_Q)         0.141     1.679 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=11, routed)          0.700     2.378    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.610 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.610    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.407ns (63.050%)  route 0.825ns (36.950%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X37Y13         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y13         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.825     2.468    matbot_OBUF[1]
    P9                   OBUF (Prop_obuf_I_O)         1.266     3.734 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.734    matbot[1]
    P9                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.244ns  (logic 1.407ns (62.716%)  route 0.837ns (37.284%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.559     1.503    display/clk_IBUF_BUFG
    SLICE_X36Y14         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y14         FDRE (Prop_fdre_C_Q)         0.141     1.644 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.837     2.480    matbot_OBUF[2]
    N9                   OBUF (Prop_obuf_I_O)         1.266     3.747 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.747    matbot[2]
    N9                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_0_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Destination:            mattop[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.256ns  (logic 1.408ns (62.421%)  route 0.848ns (37.579%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.562     1.506    display/clk_IBUF_BUFG
    SLICE_X37Y9          FDRE                                         r  display/D_rgb_data_0_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y9          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  display/D_rgb_data_0_q_reg[1]/Q
                         net (fo=1, routed)           0.848     2.494    mattop_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         1.267     3.761 r  mattop_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.761    mattop[1]
    T10                                                               r  mattop[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.437ns  (logic 1.643ns (30.216%)  route 3.794ns (69.784%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.926     4.444    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.568 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.869     5.437    reset_cond/M_reset_cond_in
    SLICE_X51Y28         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.440     4.845    reset_cond/clk_IBUF_BUFG
    SLICE_X51Y28         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.643ns (31.491%)  route 3.574ns (68.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.926     4.444    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.568 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.649     5.217    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.217ns  (logic 1.643ns (31.491%)  route 3.574ns (68.509%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.853ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.926     4.444    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.568 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.649     5.217    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.448     4.853    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.079ns  (logic 1.643ns (32.349%)  route 3.436ns (67.651%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.852ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         1.519     1.519 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           2.926     4.444    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.124     4.568 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.510     5.079    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.447     4.852    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.692ns  (logic 1.640ns (34.959%)  route 3.051ns (65.041%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.850ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         1.516     1.516 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           3.051     4.568    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X54Y33         LUT1 (Prop_lut1_I0_O)        0.124     4.692 r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     4.692    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X54Y33         FDRE                                         r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.445     4.850    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.611ns  (logic 1.658ns (35.963%)  route 2.953ns (64.037%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         1.534     1.534 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           2.953     4.487    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.611 r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     4.611    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X49Y32         FDRE                                         r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.443     4.848    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.567ns  (logic 1.653ns (36.197%)  route 2.914ns (63.803%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         1.529     1.529 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           2.914     4.443    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.124     4.567 r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     4.567    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X48Y28         FDRE                                         r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439     4.844    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.343ns  (logic 1.624ns (37.401%)  route 2.718ns (62.599%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           2.718     4.219    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.124     4.343 r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.343    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.439     4.844    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.185ns  (logic 1.639ns (39.157%)  route 2.546ns (60.843%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         1.515     1.515 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           2.546     4.061    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.185 r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     4.185    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.436     4.841    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.165ns  (logic 1.630ns (39.141%)  route 2.535ns (60.859%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.841ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         1.506     1.506 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.535     4.041    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.124     4.165 r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     4.165    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         1.436     4.841    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 testpullup
                            (input port)
  Destination:            butt_cond/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.049ns  (logic 0.242ns (23.047%)  route 0.807ns (76.953%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D6                                                0.000     0.000 r  testpullup (IN)
                         net (fo=0)                   0.000     0.000    testpullup
    D6                   IBUF (Prop_ibuf_I_O)         0.242     0.242 r  testpullup_IBUF_inst/O
                         net (fo=1, routed)           0.807     1.049    butt_cond/sync/D[0]
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.823     2.013    butt_cond/sync/clk_IBUF_BUFG
    SLICE_X36Y65         FDRE                                         r  butt_cond/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.296ns  (logic 0.330ns (25.451%)  route 0.966ns (74.549%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N12                                               0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    N12                  IBUF (Prop_ibuf_I_O)         0.285     0.285 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.966     1.251    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X28Y13         LUT1 (Prop_lut1_I0_O)        0.045     1.296 r  cond_butt_next_play/sync/D_pipe_q[0]_i_1__5/O
                         net (fo=1, routed)           0.000     1.296    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X28Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.828     2.018    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X28Y13         FDRE                                         r  cond_butt_next_play/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.319ns (22.102%)  route 1.124ns (77.898%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    R13                  IBUF (Prop_ibuf_I_O)         0.274     0.274 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.124     1.398    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.443 r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.443    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.822     2.012    forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1618657417[0].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.456ns  (logic 0.327ns (22.460%)  route 1.129ns (77.540%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T12                                               0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    T12                  IBUF (Prop_ibuf_I_O)         0.282     0.282 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.129     1.411    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X40Y29         LUT1 (Prop_lut1_I0_O)        0.045     1.456 r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.456    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.822     2.012    forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X40Y29         FDRE                                         r  forLoop_idx_0_1562163203[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.528ns  (logic 0.313ns (20.470%)  route 1.215ns (79.530%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T13                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T13                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.215     1.483    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X40Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.528 r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.528    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.825     2.015    forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  forLoop_idx_0_1618657417[1].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.653ns  (logic 0.341ns (20.651%)  route 1.312ns (79.348%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P11                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    P11                  IBUF (Prop_ibuf_I_O)         0.296     0.296 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           1.312     1.608    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X48Y28         LUT1 (Prop_lut1_I0_O)        0.045     1.653 r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.653    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X48Y28         FDRE                                         r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.824     2.014    forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X48Y28         FDRE                                         r  forLoop_idx_0_1618657417[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.347ns (20.615%)  route 1.335ns (79.385%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P10                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    P10                  IBUF (Prop_ibuf_I_O)         0.302     0.302 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.335     1.637    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X49Y32         LUT1 (Prop_lut1_I0_O)        0.045     1.682 r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.682    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X49Y32         FDRE                                         r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.828     2.018    forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  forLoop_idx_0_1618657417[2].cond_butt_dirs/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.713ns  (logic 0.329ns (19.182%)  route 1.384ns (80.818%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R12                                               0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    R12                  IBUF (Prop_ibuf_I_O)         0.284     0.284 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.384     1.668    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X54Y33         LUT1 (Prop_lut1_I0_O)        0.045     1.713 r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q[0]_i_1__3/O
                         net (fo=1, routed)           0.000     1.713    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X54Y33         FDRE                                         r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.830     2.020    forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X54Y33         FDRE                                         r  forLoop_idx_0_1562163203[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.865ns  (logic 0.331ns (17.766%)  route 1.534ns (82.234%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.337     1.623    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.668 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.197     1.865    reset_cond/M_reset_cond_in
    SLICE_X54Y36         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.832     2.022    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y36         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@55.556ns period=111.111ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.918ns  (logic 0.331ns (17.271%)  route 1.587ns (82.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N11                                               0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    N11                  IBUF (Prop_ibuf_I_O)         0.286     0.286 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.337     1.623    reset_cond/butt_reset_IBUF
    SLICE_X52Y36         LUT1 (Prop_lut1_I0_O)        0.045     1.668 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=4, routed)           0.251     1.918    reset_cond/M_reset_cond_in
    SLICE_X54Y37         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=560, routed)         0.833     2.023    reset_cond/clk_IBUF_BUFG
    SLICE_X54Y37         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C





