Reading OpenROAD database at '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/41-openroad-repairantennas/1-diodeinsertion/picorv32.odb'…
Reading library file at '/home/astha/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/nix/store/ss2cw3sxbrwwx9jl0rrppbw4kgcmgi2n-python3-3.11.9-env/lib/python3.11/site-packages/openlane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 5
[INFO] Setting input delay to: 5
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO ORD-0030] Using 8 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       29
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   picorv32
Die area:                 ( 0 0 ) ( 432360 443080 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     12212
Number of terminals:      411
Number of snets:          2
Number of nets:           9249

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 361.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 343960.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 44782.
[INFO DRT-0033] via shape region query size = 2325.
[INFO DRT-0033] met2 shape region query size = 1595.
[INFO DRT-0033] via2 shape region query size = 1860.
[INFO DRT-0033] met3 shape region query size = 1604.
[INFO DRT-0033] via3 shape region query size = 1860.
[INFO DRT-0033] met4 shape region query size = 495.
[INFO DRT-0033] via4 shape region query size = 18.
[INFO DRT-0033] met5 shape region query size = 30.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 1000 pins.
[INFO DRT-0078]   Complete 1361 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0079]   Complete 300 unique inst patterns.
[INFO DRT-0081]   Complete 355 unique inst patterns.
[INFO DRT-0084]   Complete 5235 groups.
#scanned instances     = 12212
#unique  instances     = 361
#stdCellGenAp          = 9841
#stdCellValidPlanarAp  = 35
#stdCellValidViaAp     = 7808
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 31521
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:02:00, elapsed time = 00:00:21, memory = 208.77 (MB), peak = 211.48 (MB)

[INFO DRT-0157] Number of guides:     76201

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 62 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 64 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 25461.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 20357.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 11731.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 1561.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 482.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 3.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 37674 vertical wires in 2 frboxes and 21921 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 4214 vertical wires in 2 frboxes and 7576 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:08, elapsed time = 00:00:03, memory = 326.65 (MB), peak = 326.65 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 326.65 (MB), peak = 326.65 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:03, memory = 582.65 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:07, memory = 645.04 (MB).
    Completing 30% with 1196 violations.
    elapsed time = 00:00:18, memory = 663.19 (MB).
    Completing 40% with 1196 violations.
    elapsed time = 00:00:23, memory = 699.56 (MB).
    Completing 50% with 1196 violations.
    elapsed time = 00:00:32, memory = 823.39 (MB).
    Completing 60% with 2439 violations.
    elapsed time = 00:00:44, memory = 758.57 (MB).
    Completing 70% with 2439 violations.
    elapsed time = 00:00:47, memory = 903.57 (MB).
    Completing 80% with 3681 violations.
    elapsed time = 00:00:59, memory = 804.04 (MB).
    Completing 90% with 3681 violations.
    elapsed time = 00:01:08, memory = 995.46 (MB).
    Completing 100% with 4825 violations.
    elapsed time = 00:01:24, memory = 791.00 (MB).
[INFO DRT-0199]   Number of violations = 5483.
Viol/Layer         li1   mcon   met1    via   met2   met3   met4
Cut Spacing          0      2      0      0      0      0      0
Metal Spacing       74      0    754      0    218     39      0
NS Metal             1      0      0      0      0      0      0
Recheck              0      0    438      0    205      6      9
Short                0      1   3263      1    457     15      0
[INFO DRT-0267] cpu time = 00:06:32, elapsed time = 00:01:25, memory = 1043.25 (MB), peak = 1043.25 (MB)
Total wire length = 373428 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 147122 um.
Total wire length on LAYER met2 = 146298 um.
Total wire length on LAYER met3 = 48486 um.
Total wire length on LAYER met4 = 31273 um.
Total wire length on LAYER met5 = 247 um.
Total number of vias = 72915.
Up-via summary (total 72915):

------------------------
 FR_MASTERSLICE        0
            li1    31632
           met1    37672
           met2     2696
           met3      911
           met4        4
------------------------
                   72915


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 5483 violations.
    elapsed time = 00:00:04, memory = 1186.37 (MB).
    Completing 20% with 5483 violations.
    elapsed time = 00:00:10, memory = 1166.43 (MB).
    Completing 30% with 4636 violations.
    elapsed time = 00:00:19, memory = 1151.23 (MB).
    Completing 40% with 4636 violations.
    elapsed time = 00:00:27, memory = 1204.36 (MB).
    Completing 50% with 4636 violations.
    elapsed time = 00:00:36, memory = 1047.96 (MB).
    Completing 60% with 4039 violations.
    elapsed time = 00:00:39, memory = 1161.33 (MB).
    Completing 70% with 4039 violations.
    elapsed time = 00:00:50, memory = 1206.22 (MB).
    Completing 80% with 3285 violations.
    elapsed time = 00:00:55, memory = 1106.14 (MB).
    Completing 90% with 3285 violations.
    elapsed time = 00:01:03, memory = 1117.14 (MB).
    Completing 100% with 2618 violations.
    elapsed time = 00:01:16, memory = 1074.00 (MB).
[INFO DRT-0199]   Number of violations = 2618.
Viol/Layer        mcon   met1   met2   met3   met4
Cut Spacing          2      0      0      0      0
Metal Spacing        0    337    128      3      1
Short                0   1953    194      0      0
[INFO DRT-0267] cpu time = 00:06:21, elapsed time = 00:01:16, memory = 1080.00 (MB), peak = 1270.64 (MB)
Total wire length = 370553 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 145131 um.
Total wire length on LAYER met2 = 145184 um.
Total wire length on LAYER met3 = 48789 um.
Total wire length on LAYER met4 = 31200 um.
Total wire length on LAYER met5 = 248 um.
Total number of vias = 72218.
Up-via summary (total 72218):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36935
           met2     2754
           met3      904
           met4        4
------------------------
                   72218


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 2618 violations.
    elapsed time = 00:00:03, memory = 1166.00 (MB).
    Completing 20% with 2618 violations.
    elapsed time = 00:00:11, memory = 1212.17 (MB).
    Completing 30% with 2763 violations.
    elapsed time = 00:00:21, memory = 1080.05 (MB).
    Completing 40% with 2763 violations.
    elapsed time = 00:00:29, memory = 1276.17 (MB).
    Completing 50% with 2763 violations.
    elapsed time = 00:00:40, memory = 1080.01 (MB).
    Completing 60% with 2721 violations.
    elapsed time = 00:00:45, memory = 1121.89 (MB).
    Completing 70% with 2721 violations.
    elapsed time = 00:00:50, memory = 1199.89 (MB).
    Completing 80% with 2605 violations.
    elapsed time = 00:01:00, memory = 1112.88 (MB).
    Completing 90% with 2605 violations.
    elapsed time = 00:01:05, memory = 1187.26 (MB).
    Completing 100% with 2565 violations.
    elapsed time = 00:01:15, memory = 1079.88 (MB).
[INFO DRT-0199]   Number of violations = 2565.
Viol/Layer        mcon   met1    via   met2   met3   met4
Cut Spacing          2      0      1      0      0      0
Metal Spacing        0    321      0    110      4      1
Short                0   1949      0    175      0      2
[INFO DRT-0267] cpu time = 00:05:58, elapsed time = 00:01:16, memory = 1082.88 (MB), peak = 1276.17 (MB)
Total wire length = 370053 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 144995 um.
Total wire length on LAYER met2 = 144961 um.
Total wire length on LAYER met3 = 48760 um.
Total wire length on LAYER met4 = 31118 um.
Total wire length on LAYER met5 = 217 um.
Total number of vias = 71985.
Up-via summary (total 71985):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36743
           met2     2719
           met3      900
           met4        2
------------------------
                   71985


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 2565 violations.
    elapsed time = 00:00:01, memory = 1189.75 (MB).
    Completing 20% with 2565 violations.
    elapsed time = 00:00:04, memory = 1190.64 (MB).
    Completing 30% with 2051 violations.
    elapsed time = 00:00:14, memory = 1084.58 (MB).
    Completing 40% with 2051 violations.
    elapsed time = 00:00:14, memory = 1127.58 (MB).
    Completing 50% with 2051 violations.
    elapsed time = 00:00:19, memory = 1207.00 (MB).
    Completing 60% with 1566 violations.
    elapsed time = 00:00:30, memory = 1131.73 (MB).
    Completing 70% with 1566 violations.
    elapsed time = 00:00:33, memory = 1254.00 (MB).
    Completing 80% with 1048 violations.
    elapsed time = 00:00:40, memory = 1097.48 (MB).
    Completing 90% with 1048 violations.
    elapsed time = 00:00:45, memory = 1311.85 (MB).
    Completing 100% with 329 violations.
    elapsed time = 00:00:53, memory = 1121.42 (MB).
[INFO DRT-0199]   Number of violations = 329.
Viol/Layer        met1    via   met2
Metal Spacing      114      0     30
Short              158      1     26
[INFO DRT-0267] cpu time = 00:03:52, elapsed time = 00:00:53, memory = 1121.42 (MB), peak = 1321.23 (MB)
Total wire length = 369332 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134821 um.
Total wire length on LAYER met2 = 144283 um.
Total wire length on LAYER met3 = 58233 um.
Total wire length on LAYER met4 = 31776 um.
Total wire length on LAYER met5 = 217 um.
Total number of vias = 73328.
Up-via summary (total 73328):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36747
           met2     3999
           met3      959
           met4        2
------------------------
                   73328


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 329 violations.
    elapsed time = 00:00:00, memory = 1121.42 (MB).
    Completing 20% with 329 violations.
    elapsed time = 00:00:00, memory = 1121.42 (MB).
    Completing 30% with 265 violations.
    elapsed time = 00:00:04, memory = 1121.43 (MB).
    Completing 40% with 265 violations.
    elapsed time = 00:00:04, memory = 1121.43 (MB).
    Completing 50% with 265 violations.
    elapsed time = 00:00:05, memory = 1281.80 (MB).
    Completing 60% with 197 violations.
    elapsed time = 00:00:10, memory = 1121.39 (MB).
    Completing 70% with 197 violations.
    elapsed time = 00:00:10, memory = 1282.52 (MB).
    Completing 80% with 132 violations.
    elapsed time = 00:00:12, memory = 1131.86 (MB).
    Completing 90% with 132 violations.
    elapsed time = 00:00:14, memory = 1289.46 (MB).
    Completing 100% with 20 violations.
    elapsed time = 00:00:15, memory = 1132.04 (MB).
[INFO DRT-0199]   Number of violations = 20.
Viol/Layer        met1   met2
Metal Spacing        6      2
Short                8      4
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:15, memory = 1132.04 (MB), peak = 1330.48 (MB)
Total wire length = 369334 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134572 um.
Total wire length on LAYER met2 = 144242 um.
Total wire length on LAYER met3 = 58495 um.
Total wire length on LAYER met4 = 31805 um.
Total wire length on LAYER met5 = 217 um.
Total number of vias = 73330.
Up-via summary (total 73330):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36712
           met2     4026
           met3      969
           met4        2
------------------------
                   73330


[INFO DRT-0195] Start 5th optimization iteration.
    Completing 10% with 20 violations.
    elapsed time = 00:00:00, memory = 1132.04 (MB).
    Completing 20% with 20 violations.
    elapsed time = 00:00:00, memory = 1132.04 (MB).
    Completing 30% with 20 violations.
    elapsed time = 00:00:00, memory = 1132.04 (MB).
    Completing 40% with 20 violations.
    elapsed time = 00:00:00, memory = 1132.04 (MB).
    Completing 50% with 20 violations.
    elapsed time = 00:00:00, memory = 1131.95 (MB).
    Completing 60% with 13 violations.
    elapsed time = 00:00:00, memory = 1131.95 (MB).
    Completing 70% with 13 violations.
    elapsed time = 00:00:00, memory = 1131.95 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:05, memory = 1131.95 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:05, memory = 1131.95 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:05, memory = 1131.95 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:09, elapsed time = 00:00:05, memory = 1131.95 (MB), peak = 1330.48 (MB)
Total wire length = 369321 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134534 um.
Total wire length on LAYER met2 = 144231 um.
Total wire length on LAYER met3 = 58532 um.
Total wire length on LAYER met4 = 31805 um.
Total wire length on LAYER met5 = 217 um.
Total number of vias = 73328.
Up-via summary (total 73328):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36707
           met2     4029
           met3      969
           met4        2
------------------------
                   73328


[INFO DRT-0198] Complete detail routing.
Total wire length = 369321 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 134534 um.
Total wire length on LAYER met2 = 144231 um.
Total wire length on LAYER met3 = 58532 um.
Total wire length on LAYER met4 = 31805 um.
Total wire length on LAYER met5 = 217 um.
Total number of vias = 73328.
Up-via summary (total 73328):

------------------------
 FR_MASTERSLICE        0
            li1    31621
           met1    36707
           met2     4029
           met3      969
           met4        2
------------------------
                   73328


[INFO DRT-0267] cpu time = 00:23:38, elapsed time = 00:05:13, memory = 1131.95 (MB), peak = 1330.48 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               308    1156.11
  Tap cell                               2496    3123.00
  Antenna cell                            114     285.27
  Buffer                                   40     150.14
  Clock buffer                            186    2552.45
  Timing Repair Buffer                   2273   19524.98
  Inverter                                 56     210.20
  Clock inverter                          129    1584.02
  Sequential cell                        1597   32142.08
  Multi-Input combinational cell         5013   52036.16
  Total                                 12212  112764.40
Writing OpenROAD database to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/43-openroad-detailedrouting/picorv32.odb'…
Writing netlist to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/43-openroad-detailedrouting/picorv32.nl.v'…
Writing powered netlist to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/43-openroad-detailedrouting/picorv32.pnl.v'…
Writing layout to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/43-openroad-detailedrouting/picorv32.def'…
Writing timing constraints to '/home/astha/eda/designs/uas/PROJECT-UAS-APIC/RISC-V/sandbox/RISC-V-PICO-Synthesis/runs/RUN_2025-05-14_14-48-12/43-openroad-detailedrouting/picorv32.sdc'…
