Analysis & Synthesis report for main
Fri Nov  3 11:12:25 2023
Quartus Prime Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: vga_pll_clock:VGA_CLK|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: ButtonDebounce:DEBOUNCE_BUT
 14. Parameter Settings for User Entity Instance: display:DISP
 15. Parameter Settings for User Entity Instance: display:DISP|france:france_flag
 16. Parameter Settings for User Entity Instance: display:DISP|italy:italy_flag
 17. Parameter Settings for User Entity Instance: display:DISP|ireland:ireland_flag
 18. Parameter Settings for User Entity Instance: display:DISP|belgium:belgium_flag
 19. Parameter Settings for User Entity Instance: display:DISP|mali:mali_flag
 20. Parameter Settings for User Entity Instance: display:DISP|chad:chad_flag
 21. Parameter Settings for User Entity Instance: display:DISP|nigeria:nigeria_flag
 22. Parameter Settings for User Entity Instance: display:DISP|ivory:ivory_flag
 23. Parameter Settings for User Entity Instance: display:DISP|poland:poland_flag
 24. Parameter Settings for User Entity Instance: display:DISP|germany:germany_flag
 25. Parameter Settings for User Entity Instance: display:DISP|austria:austria_flag
 26. Parameter Settings for User Entity Instance: display:DISP|congo:congo_flag
 27. Parameter Settings for User Entity Instance: display:DISP|usa:usa_flag
 28. Parameter Settings for User Entity Instance: vga_controller:VGA_CTRL
 29. Parameter Settings for Inferred Entity Instance: display:DISP|usa:usa_flag|lpm_divide:Div0
 30. Parameter Settings for Inferred Entity Instance: display:DISP|lpm_divide:Div0
 31. Parameter Settings for Inferred Entity Instance: display:DISP|lpm_divide:Mod0
 32. Parameter Settings for Inferred Entity Instance: display:DISP|congo:congo_flag|lpm_mult:Mult0
 33. altpll Parameter Settings by Entity Instance
 34. lpm_mult Parameter Settings by Entity Instance
 35. Post-Synthesis Netlist Statistics for Top Partition
 36. Elapsed Time Per Partition
 37. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov  3 11:12:25 2023          ;
; Quartus Prime Version              ; 22.1std.2 Build 922 07/20/2023 SC Lite Edition ;
; Revision Name                      ; main                                           ;
; Top-level Entity Name              ; main                                           ;
; Family                             ; MAX 10                                         ;
; Total logic elements               ; 1,268                                          ;
;     Total combinational functions  ; 1,243                                          ;
;     Dedicated logic registers      ; 75                                             ;
; Total registers                    ; 75                                             ;
; Total pins                         ; 33                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 0                                              ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
; UFM blocks                         ; 0                                              ;
; ADC blocks                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; main               ; main               ;
; Family name                                                      ; MAX 10 FPGA        ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; 4                  ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                    ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                                ; Library ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; flags/usa.vhd                    ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd              ;         ;
; flags/congo.vhd                  ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd            ;         ;
; flags/poland.vhd                 ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/poland.vhd           ;         ;
; flags/nigeria.vhd                ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/nigeria.vhd          ;         ;
; flags/mali.vhd                   ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/mali.vhd             ;         ;
; flags/ivory.vhd                  ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ivory.vhd            ;         ;
; flags/ireland.vhd                ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ireland.vhd          ;         ;
; flags/germany.vhd                ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/germany.vhd          ;         ;
; flags/chad.vhd                   ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/chad.vhd             ;         ;
; flags/belgium.vhd                ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/belgium.vhd          ;         ;
; flags/austria.vhd                ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/austria.vhd          ;         ;
; flags/italy.vhd                  ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/italy.vhd            ;         ;
; flags/france.vhd                 ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/france.vhd           ;         ;
; vga/vga_controller.vhd           ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/vga/vga_controller.vhd     ;         ;
; main.vhd                         ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd                   ;         ;
; display.vhd                      ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd                ;         ;
; ButtonDebounce.vhd               ; yes             ; User VHDL File               ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ButtonDebounce.vhd         ;         ;
; ip/vga_pll_clock.vhd             ; yes             ; User Wizard-Generated File   ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf                                                                                        ;         ;
; aglobal221.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc                                                                                    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc                                                                                   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc                                                                                 ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                                 ;         ;
; db/vga_pll_clock_altpll.v        ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/vga_pll_clock_altpll.v  ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_divide.tdf                                                                                    ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/abs_divider.inc                                                                                   ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/sign_div_unsign.inc                                                                               ;         ;
; db/lpm_divide_dbo.tdf            ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_dbo.tdf      ;         ;
; db/abs_divider_ibg.tdf           ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/abs_divider_ibg.tdf     ;         ;
; db/alt_u_div_ohe.tdf             ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_ohe.tdf       ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_t3c.tdf         ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_u3c.tdf         ;         ;
; db/lpm_abs_p99.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_abs_p99.tdf         ;         ;
; db/lpm_abs_5b9.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_abs_5b9.tdf         ;         ;
; db/lpm_divide_6sl.tdf            ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_6sl.tdf      ;         ;
; db/sign_div_unsign_8kh.tdf       ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/sign_div_unsign_8kh.tdf ;         ;
; db/alt_u_div_qee.tdf             ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_qee.tdf       ;         ;
; db/lpm_divide_akl.tdf            ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_akl.tdf      ;         ;
; db/sign_div_unsign_9kh.tdf       ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/sign_div_unsign_9kh.tdf ;         ;
; db/alt_u_div_see.tdf             ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_see.tdf       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf                                                                                      ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                                   ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.inc                                                                                      ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/bypassff.inc                                                                                      ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.inc                                                                                      ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf                                                                                      ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/csa_add.inc                                                                                       ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.inc                                                                                      ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/muleabz.inc                                                                                       ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_lfrg.inc                                                                                      ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mul_boothc.inc                                                                                    ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult.inc                                                                                  ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_ded_mult_y.inc                                                                                ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/dffpipe.inc                                                                                       ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf                                                                                      ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_add_sub.tdf                                                                                   ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/addcore.inc                                                                                       ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/look_add.inc                                                                                      ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/alt_stratix_add_sub.inc                                                                           ;         ;
; db/add_sub_brg.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_brg.tdf         ;         ;
; db/add_sub_frg.tdf               ; yes             ; Auto-Generated Megafunction  ; //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_frg.tdf         ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altshift.tdf                                                                                      ;         ;
+----------------------------------+-----------------+------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 1,268                                                                                              ;
;                                             ;                                                                                                    ;
; Total combinational functions               ; 1243                                                                                               ;
; Logic element usage by number of LUT inputs ;                                                                                                    ;
;     -- 4 input functions                    ; 555                                                                                                ;
;     -- 3 input functions                    ; 227                                                                                                ;
;     -- <=2 input functions                  ; 461                                                                                                ;
;                                             ;                                                                                                    ;
; Logic elements by mode                      ;                                                                                                    ;
;     -- normal mode                          ; 818                                                                                                ;
;     -- arithmetic mode                      ; 425                                                                                                ;
;                                             ;                                                                                                    ;
; Total registers                             ; 75                                                                                                 ;
;     -- Dedicated logic registers            ; 75                                                                                                 ;
;     -- I/O registers                        ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; I/O pins                                    ; 33                                                                                                 ;
;                                             ;                                                                                                    ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                                  ;
;                                             ;                                                                                                    ;
; Total PLLs                                  ; 1                                                                                                  ;
;     -- PLLs                                 ; 1                                                                                                  ;
;                                             ;                                                                                                    ;
; Maximum fan-out node                        ; vga_pll_clock:VGA_CLK|altpll:altpll_component|vga_pll_clock_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 76                                                                                                 ;
; Total fan-out                               ; 4052                                                                                               ;
; Average fan-out                             ; 2.93                                                                                               ;
+---------------------------------------------+----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                        ; Entity Name          ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
; |main                                                ; 1243 (0)            ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 33   ; 0            ; 0          ; |main                                                                                                                                                      ; main                 ; work         ;
;    |ButtonDebounce:DEBOUNCE_BUT|                     ; 38 (38)             ; 28 (28)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|ButtonDebounce:DEBOUNCE_BUT                                                                                                                          ; ButtonDebounce       ; work         ;
;    |display:DISP|                                    ; 1149 (93)           ; 5 (5)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP                                                                                                                                         ; display              ; work         ;
;       |austria:austria_flag|                         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|austria:austria_flag                                                                                                                    ; austria              ; work         ;
;       |congo:congo_flag|                             ; 193 (155)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag                                                                                                                        ; congo                ; work         ;
;          |lpm_mult:Mult0|                            ; 38 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0                                                                                                         ; lpm_mult             ; work         ;
;             |multcore:mult_core|                     ; 38 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore             ; work         ;
;                |mpar_add:padder|                     ; 21 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add             ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 12 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub          ; work         ;
;                      |add_sub_brg:auto_generated|    ; 12 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_brg:auto_generated                      ; add_sub_brg          ; work         ;
;                   |mpar_add:sub_par_add|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add             ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub          ; work         ;
;                         |add_sub_frg:auto_generated| ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_frg:auto_generated ; add_sub_frg          ; work         ;
;       |france:france_flag|                           ; 3 (3)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|france:france_flag                                                                                                                      ; france               ; work         ;
;       |germany:germany_flag|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|germany:germany_flag                                                                                                                    ; germany              ; work         ;
;       |italy:italy_flag|                             ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|italy:italy_flag                                                                                                                        ; italy                ; work         ;
;       |lpm_divide:Div0|                              ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Div0                                                                                                                         ; lpm_divide           ; work         ;
;          |lpm_divide_6sl:auto_generated|             ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Div0|lpm_divide_6sl:auto_generated                                                                                           ; lpm_divide_6sl       ; work         ;
;             |sign_div_unsign_8kh:divider|            ; 18 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider                                                               ; sign_div_unsign_8kh  ; work         ;
;                |alt_u_div_qee:divider|               ; 18 (18)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Div0|lpm_divide_6sl:auto_generated|sign_div_unsign_8kh:divider|alt_u_div_qee:divider                                         ; alt_u_div_qee        ; work         ;
;       |lpm_divide:Mod0|                              ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Mod0                                                                                                                         ; lpm_divide           ; work         ;
;          |lpm_divide_akl:auto_generated|             ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Mod0|lpm_divide_akl:auto_generated                                                                                           ; lpm_divide_akl       ; work         ;
;             |sign_div_unsign_9kh:divider|            ; 23 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider                                                               ; sign_div_unsign_9kh  ; work         ;
;                |alt_u_div_see:divider|               ; 23 (23)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider                                         ; alt_u_div_see        ; work         ;
;       |poland:poland_flag|                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|poland:poland_flag                                                                                                                      ; poland               ; work         ;
;       |usa:usa_flag|                                 ; 810 (700)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag                                                                                                                            ; usa                  ; work         ;
;          |lpm_divide:Div0|                           ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag|lpm_divide:Div0                                                                                                            ; lpm_divide           ; work         ;
;             |lpm_divide_dbo:auto_generated|          ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag|lpm_divide:Div0|lpm_divide_dbo:auto_generated                                                                              ; lpm_divide_dbo       ; work         ;
;                |abs_divider_ibg:divider|             ; 110 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag|lpm_divide:Div0|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider                                                      ; abs_divider_ibg      ; work         ;
;                   |alt_u_div_ohe:divider|            ; 100 (100)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag|lpm_divide:Div0|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider|alt_u_div_ohe:divider                                ; alt_u_div_ohe        ; work         ;
;                   |lpm_abs_5b9:my_abs_num|           ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|display:DISP|usa:usa_flag|lpm_divide:Div0|lpm_divide_dbo:auto_generated|abs_divider_ibg:divider|lpm_abs_5b9:my_abs_num                               ; lpm_abs_5b9          ; work         ;
;    |vga_controller:VGA_CTRL|                         ; 56 (56)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_controller:VGA_CTRL                                                                                                                              ; vga_controller       ; work         ;
;    |vga_pll_clock:VGA_CLK|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK                                                                                                                                ; vga_pll_clock        ; work         ;
;       |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK|altpll:altpll_component                                                                                                        ; altpll               ; work         ;
;          |vga_pll_clock_altpll:auto_generated|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |main|vga_pll_clock:VGA_CLK|altpll:altpll_component|vga_pll_clock_altpll:auto_generated                                                                    ; vga_pll_clock_altpll ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                              ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance             ; IP Include File      ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |main|vga_pll_clock:VGA_CLK ; ip/vga_pll_clock.vhd ;
+--------+--------------+---------+--------------+--------------+-----------------------------+----------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 75    ;
; Number of registers using Synchronous Clear  ; 16    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 33    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:VGA_CTRL|h_sync         ; 1       ;
; vga_controller:VGA_CTRL|v_sync         ; 1       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[7]  ; 3       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[3]  ; 3       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[2]  ; 3       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[8]  ; 3       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[9]  ; 2       ;
; ButtonDebounce:DEBOUNCE_BUT|sample[1]  ; 3       ;
; Total number of inverted registers = 8 ;         ;
+----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; Yes        ; |main|ButtonDebounce:DEBOUNCE_BUT|count[9]     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|ButtonDebounce:DEBOUNCE_BUT|debounce_buf ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|display:DISP|countryIndex[0]             ;
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |main|vga_controller:VGA_CTRL|v_count          ;
; 14:1               ; 2 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |main|display:DISP|red[3]                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_clock:VGA_CLK|altpll:altpll_component ;
+-------------------------------+---------------------------------+--------------------------+
; Parameter Name                ; Value                           ; Type                     ;
+-------------------------------+---------------------------------+--------------------------+
; OPERATION_MODE                ; NORMAL                          ; Untyped                  ;
; PLL_TYPE                      ; AUTO                            ; Untyped                  ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_clock ; Untyped                  ;
; QUALIFY_CONF_DONE             ; OFF                             ; Untyped                  ;
; COMPENSATE_CLOCK              ; CLK0                            ; Untyped                  ;
; SCAN_CHAIN                    ; LONG                            ; Untyped                  ;
; PRIMARY_CLOCK                 ; INCLK0                          ; Untyped                  ;
; INCLK0_INPUT_FREQUENCY        ; 20000                           ; Signed Integer           ;
; INCLK1_INPUT_FREQUENCY        ; 0                               ; Untyped                  ;
; GATE_LOCK_SIGNAL              ; NO                              ; Untyped                  ;
; GATE_LOCK_COUNTER             ; 0                               ; Untyped                  ;
; LOCK_HIGH                     ; 1                               ; Untyped                  ;
; LOCK_LOW                      ; 1                               ; Untyped                  ;
; VALID_LOCK_MULTIPLIER         ; 1                               ; Untyped                  ;
; INVALID_LOCK_MULTIPLIER       ; 5                               ; Untyped                  ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                             ; Untyped                  ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                             ; Untyped                  ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                             ; Untyped                  ;
; SKIP_VCO                      ; OFF                             ; Untyped                  ;
; SWITCH_OVER_COUNTER           ; 0                               ; Untyped                  ;
; SWITCH_OVER_TYPE              ; AUTO                            ; Untyped                  ;
; FEEDBACK_SOURCE               ; EXTCLK0                         ; Untyped                  ;
; BANDWIDTH                     ; 0                               ; Untyped                  ;
; BANDWIDTH_TYPE                ; AUTO                            ; Untyped                  ;
; SPREAD_FREQUENCY              ; 0                               ; Untyped                  ;
; DOWN_SPREAD                   ; 0                               ; Untyped                  ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                             ; Untyped                  ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                             ; Untyped                  ;
; CLK9_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK8_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK7_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK6_MULTIPLY_BY              ; 0                               ; Untyped                  ;
; CLK5_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK4_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK3_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK2_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK1_MULTIPLY_BY              ; 1                               ; Untyped                  ;
; CLK0_MULTIPLY_BY              ; 1007                            ; Signed Integer           ;
; CLK9_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK8_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK7_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK6_DIVIDE_BY                ; 0                               ; Untyped                  ;
; CLK5_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK4_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK3_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK2_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK1_DIVIDE_BY                ; 1                               ; Untyped                  ;
; CLK0_DIVIDE_BY                ; 2000                            ; Signed Integer           ;
; CLK9_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK8_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK7_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK6_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK4_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK3_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK2_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK1_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK0_PHASE_SHIFT              ; 0                               ; Untyped                  ;
; CLK5_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK4_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK3_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK2_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK1_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK0_TIME_DELAY               ; 0                               ; Untyped                  ;
; CLK9_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK8_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK7_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK6_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK5_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK4_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK3_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK2_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK1_DUTY_CYCLE               ; 50                              ; Untyped                  ;
; CLK0_DUTY_CYCLE               ; 50                              ; Signed Integer           ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                             ; Untyped                  ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                             ; Untyped                  ;
; LOCK_WINDOW_UI                ;  0.05                           ; Untyped                  ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                          ; Untyped                  ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                          ; Untyped                  ;
; DPA_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; DPA_DIVIDE_BY                 ; 1                               ; Untyped                  ;
; DPA_DIVIDER                   ; 0                               ; Untyped                  ;
; EXTCLK3_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK2_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK1_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK0_MULTIPLY_BY           ; 1                               ; Untyped                  ;
; EXTCLK3_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK2_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK1_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK0_DIVIDE_BY             ; 1                               ; Untyped                  ;
; EXTCLK3_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK2_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK1_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK0_PHASE_SHIFT           ; 0                               ; Untyped                  ;
; EXTCLK3_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK2_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK1_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK0_TIME_DELAY            ; 0                               ; Untyped                  ;
; EXTCLK3_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK2_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK1_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; EXTCLK0_DUTY_CYCLE            ; 50                              ; Untyped                  ;
; VCO_MULTIPLY_BY               ; 0                               ; Untyped                  ;
; VCO_DIVIDE_BY                 ; 0                               ; Untyped                  ;
; SCLKOUT0_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; SCLKOUT1_PHASE_SHIFT          ; 0                               ; Untyped                  ;
; VCO_MIN                       ; 0                               ; Untyped                  ;
; VCO_MAX                       ; 0                               ; Untyped                  ;
; VCO_CENTER                    ; 0                               ; Untyped                  ;
; PFD_MIN                       ; 0                               ; Untyped                  ;
; PFD_MAX                       ; 0                               ; Untyped                  ;
; M_INITIAL                     ; 0                               ; Untyped                  ;
; M                             ; 0                               ; Untyped                  ;
; N                             ; 1                               ; Untyped                  ;
; M2                            ; 1                               ; Untyped                  ;
; N2                            ; 1                               ; Untyped                  ;
; SS                            ; 1                               ; Untyped                  ;
; C0_HIGH                       ; 0                               ; Untyped                  ;
; C1_HIGH                       ; 0                               ; Untyped                  ;
; C2_HIGH                       ; 0                               ; Untyped                  ;
; C3_HIGH                       ; 0                               ; Untyped                  ;
; C4_HIGH                       ; 0                               ; Untyped                  ;
; C5_HIGH                       ; 0                               ; Untyped                  ;
; C6_HIGH                       ; 0                               ; Untyped                  ;
; C7_HIGH                       ; 0                               ; Untyped                  ;
; C8_HIGH                       ; 0                               ; Untyped                  ;
; C9_HIGH                       ; 0                               ; Untyped                  ;
; C0_LOW                        ; 0                               ; Untyped                  ;
; C1_LOW                        ; 0                               ; Untyped                  ;
; C2_LOW                        ; 0                               ; Untyped                  ;
; C3_LOW                        ; 0                               ; Untyped                  ;
; C4_LOW                        ; 0                               ; Untyped                  ;
; C5_LOW                        ; 0                               ; Untyped                  ;
; C6_LOW                        ; 0                               ; Untyped                  ;
; C7_LOW                        ; 0                               ; Untyped                  ;
; C8_LOW                        ; 0                               ; Untyped                  ;
; C9_LOW                        ; 0                               ; Untyped                  ;
; C0_INITIAL                    ; 0                               ; Untyped                  ;
; C1_INITIAL                    ; 0                               ; Untyped                  ;
; C2_INITIAL                    ; 0                               ; Untyped                  ;
; C3_INITIAL                    ; 0                               ; Untyped                  ;
; C4_INITIAL                    ; 0                               ; Untyped                  ;
; C5_INITIAL                    ; 0                               ; Untyped                  ;
; C6_INITIAL                    ; 0                               ; Untyped                  ;
; C7_INITIAL                    ; 0                               ; Untyped                  ;
; C8_INITIAL                    ; 0                               ; Untyped                  ;
; C9_INITIAL                    ; 0                               ; Untyped                  ;
; C0_MODE                       ; BYPASS                          ; Untyped                  ;
; C1_MODE                       ; BYPASS                          ; Untyped                  ;
; C2_MODE                       ; BYPASS                          ; Untyped                  ;
; C3_MODE                       ; BYPASS                          ; Untyped                  ;
; C4_MODE                       ; BYPASS                          ; Untyped                  ;
; C5_MODE                       ; BYPASS                          ; Untyped                  ;
; C6_MODE                       ; BYPASS                          ; Untyped                  ;
; C7_MODE                       ; BYPASS                          ; Untyped                  ;
; C8_MODE                       ; BYPASS                          ; Untyped                  ;
; C9_MODE                       ; BYPASS                          ; Untyped                  ;
; C0_PH                         ; 0                               ; Untyped                  ;
; C1_PH                         ; 0                               ; Untyped                  ;
; C2_PH                         ; 0                               ; Untyped                  ;
; C3_PH                         ; 0                               ; Untyped                  ;
; C4_PH                         ; 0                               ; Untyped                  ;
; C5_PH                         ; 0                               ; Untyped                  ;
; C6_PH                         ; 0                               ; Untyped                  ;
; C7_PH                         ; 0                               ; Untyped                  ;
; C8_PH                         ; 0                               ; Untyped                  ;
; C9_PH                         ; 0                               ; Untyped                  ;
; L0_HIGH                       ; 1                               ; Untyped                  ;
; L1_HIGH                       ; 1                               ; Untyped                  ;
; G0_HIGH                       ; 1                               ; Untyped                  ;
; G1_HIGH                       ; 1                               ; Untyped                  ;
; G2_HIGH                       ; 1                               ; Untyped                  ;
; G3_HIGH                       ; 1                               ; Untyped                  ;
; E0_HIGH                       ; 1                               ; Untyped                  ;
; E1_HIGH                       ; 1                               ; Untyped                  ;
; E2_HIGH                       ; 1                               ; Untyped                  ;
; E3_HIGH                       ; 1                               ; Untyped                  ;
; L0_LOW                        ; 1                               ; Untyped                  ;
; L1_LOW                        ; 1                               ; Untyped                  ;
; G0_LOW                        ; 1                               ; Untyped                  ;
; G1_LOW                        ; 1                               ; Untyped                  ;
; G2_LOW                        ; 1                               ; Untyped                  ;
; G3_LOW                        ; 1                               ; Untyped                  ;
; E0_LOW                        ; 1                               ; Untyped                  ;
; E1_LOW                        ; 1                               ; Untyped                  ;
; E2_LOW                        ; 1                               ; Untyped                  ;
; E3_LOW                        ; 1                               ; Untyped                  ;
; L0_INITIAL                    ; 1                               ; Untyped                  ;
; L1_INITIAL                    ; 1                               ; Untyped                  ;
; G0_INITIAL                    ; 1                               ; Untyped                  ;
; G1_INITIAL                    ; 1                               ; Untyped                  ;
; G2_INITIAL                    ; 1                               ; Untyped                  ;
; G3_INITIAL                    ; 1                               ; Untyped                  ;
; E0_INITIAL                    ; 1                               ; Untyped                  ;
; E1_INITIAL                    ; 1                               ; Untyped                  ;
; E2_INITIAL                    ; 1                               ; Untyped                  ;
; E3_INITIAL                    ; 1                               ; Untyped                  ;
; L0_MODE                       ; BYPASS                          ; Untyped                  ;
; L1_MODE                       ; BYPASS                          ; Untyped                  ;
; G0_MODE                       ; BYPASS                          ; Untyped                  ;
; G1_MODE                       ; BYPASS                          ; Untyped                  ;
; G2_MODE                       ; BYPASS                          ; Untyped                  ;
; G3_MODE                       ; BYPASS                          ; Untyped                  ;
; E0_MODE                       ; BYPASS                          ; Untyped                  ;
; E1_MODE                       ; BYPASS                          ; Untyped                  ;
; E2_MODE                       ; BYPASS                          ; Untyped                  ;
; E3_MODE                       ; BYPASS                          ; Untyped                  ;
; L0_PH                         ; 0                               ; Untyped                  ;
; L1_PH                         ; 0                               ; Untyped                  ;
; G0_PH                         ; 0                               ; Untyped                  ;
; G1_PH                         ; 0                               ; Untyped                  ;
; G2_PH                         ; 0                               ; Untyped                  ;
; G3_PH                         ; 0                               ; Untyped                  ;
; E0_PH                         ; 0                               ; Untyped                  ;
; E1_PH                         ; 0                               ; Untyped                  ;
; E2_PH                         ; 0                               ; Untyped                  ;
; E3_PH                         ; 0                               ; Untyped                  ;
; M_PH                          ; 0                               ; Untyped                  ;
; C1_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C2_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C3_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C4_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C5_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C6_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C7_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C8_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; C9_USE_CASC_IN                ; OFF                             ; Untyped                  ;
; CLK0_COUNTER                  ; G0                              ; Untyped                  ;
; CLK1_COUNTER                  ; G0                              ; Untyped                  ;
; CLK2_COUNTER                  ; G0                              ; Untyped                  ;
; CLK3_COUNTER                  ; G0                              ; Untyped                  ;
; CLK4_COUNTER                  ; G0                              ; Untyped                  ;
; CLK5_COUNTER                  ; G0                              ; Untyped                  ;
; CLK6_COUNTER                  ; E0                              ; Untyped                  ;
; CLK7_COUNTER                  ; E1                              ; Untyped                  ;
; CLK8_COUNTER                  ; E2                              ; Untyped                  ;
; CLK9_COUNTER                  ; E3                              ; Untyped                  ;
; L0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; L1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; G3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E0_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E1_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E2_TIME_DELAY                 ; 0                               ; Untyped                  ;
; E3_TIME_DELAY                 ; 0                               ; Untyped                  ;
; M_TIME_DELAY                  ; 0                               ; Untyped                  ;
; N_TIME_DELAY                  ; 0                               ; Untyped                  ;
; EXTCLK3_COUNTER               ; E3                              ; Untyped                  ;
; EXTCLK2_COUNTER               ; E2                              ; Untyped                  ;
; EXTCLK1_COUNTER               ; E1                              ; Untyped                  ;
; EXTCLK0_COUNTER               ; E0                              ; Untyped                  ;
; ENABLE0_COUNTER               ; L0                              ; Untyped                  ;
; ENABLE1_COUNTER               ; L0                              ; Untyped                  ;
; CHARGE_PUMP_CURRENT           ; 2                               ; Untyped                  ;
; LOOP_FILTER_R                 ;  1.000000                       ; Untyped                  ;
; LOOP_FILTER_C                 ; 5                               ; Untyped                  ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                            ; Untyped                  ;
; LOOP_FILTER_R_BITS            ; 9999                            ; Untyped                  ;
; LOOP_FILTER_C_BITS            ; 9999                            ; Untyped                  ;
; VCO_POST_SCALE                ; 0                               ; Untyped                  ;
; CLK2_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK1_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; CLK0_OUTPUT_FREQUENCY         ; 0                               ; Untyped                  ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                          ; Untyped                  ;
; PORT_CLKENA0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA4                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKENA5                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_EXTCLK0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK2                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_EXTCLK3                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD0                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKBAD1                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK0                     ; PORT_USED                       ; Untyped                  ;
; PORT_CLK1                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK2                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK3                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK4                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK5                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK6                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK7                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK8                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLK9                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATA                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANDONE                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKLOSS                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK1                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_INCLK0                   ; PORT_USED                       ; Untyped                  ;
; PORT_FBIN                     ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PLLENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CLKSWITCH                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ARESET                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PFDENA                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLK                  ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANACLR                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANREAD                 ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANWRITE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_LOCKED                   ; PORT_UNUSED                     ; Untyped                  ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                     ; Untyped                  ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_PHASEDONE                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASESTEP                ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                     ; Untyped                  ;
; PORT_SCANCLKENA               ; PORT_UNUSED                     ; Untyped                  ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                     ; Untyped                  ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY               ; Untyped                  ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY               ; Untyped                  ;
; M_TEST_SOURCE                 ; 5                               ; Untyped                  ;
; C0_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C1_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C2_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C3_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C4_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C5_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C6_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C7_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C8_TEST_SOURCE                ; 5                               ; Untyped                  ;
; C9_TEST_SOURCE                ; 5                               ; Untyped                  ;
; CBXI_PARAMETER                ; vga_pll_clock_altpll            ; Untyped                  ;
; VCO_FREQUENCY_CONTROL         ; AUTO                            ; Untyped                  ;
; VCO_PHASE_SHIFT_STEP          ; 0                               ; Untyped                  ;
; WIDTH_CLOCK                   ; 5                               ; Signed Integer           ;
; WIDTH_PHASECOUNTERSELECT      ; 4                               ; Untyped                  ;
; USING_FBMIMICBIDIR_PORT       ; OFF                             ; Untyped                  ;
; DEVICE_FAMILY                 ; MAX 10                          ; Untyped                  ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                          ; Untyped                  ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                             ; Untyped                  ;
; AUTO_CARRY_CHAINS             ; ON                              ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS          ; OFF                             ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS           ; ON                              ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS        ; OFF                             ; IGNORE_CASCADE           ;
+-------------------------------+---------------------------------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ButtonDebounce:DEBOUNCE_BUT ;
+----------------+-------+-------------------------------------------------+
; Parameter Name ; Value ; Type                                            ;
+----------------+-------+-------------------------------------------------+
; delay          ; 50000 ; Signed Integer                                  ;
+----------------+-------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP ;
+-----------------+-------+---------------------------------+
; Parameter Name  ; Value ; Type                            ;
+-----------------+-------+---------------------------------+
; c_screen_width  ; 640   ; Signed Integer                  ;
; c_screen_height ; 480   ; Signed Integer                  ;
+-----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|france:france_flag ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; blue_color      ; 37    ; Signed Integer                                     ;
; white_color     ; 4095  ; Signed Integer                                     ;
; red_color       ; 3346  ; Signed Integer                                     ;
; c_screen_width  ; 640   ; Signed Integer                                     ;
; c_screen_height ; 480   ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|italy:italy_flag ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; green_color     ; 149   ; Signed Integer                                   ;
; white_color     ; 4095  ; Signed Integer                                   ;
; red_color       ; 3124  ; Signed Integer                                   ;
; c_screen_width  ; 640   ; Signed Integer                                   ;
; c_screen_height ; 480   ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|ireland:ireland_flag ;
+-----------------+-------+------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                 ;
+-----------------+-------+------------------------------------------------------+
; green_color     ; 422   ; Signed Integer                                       ;
; white_color     ; 4095  ; Signed Integer                                       ;
; orange_color    ; 3988  ; Signed Integer                                       ;
; c_screen_width  ; 640   ; Signed Integer                                       ;
; c_screen_height ; 480   ; Signed Integer                                       ;
+-----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|belgium:belgium_flag ;
+-----------------+-------+------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                 ;
+-----------------+-------+------------------------------------------------------+
; black_color     ; 0     ; Signed Integer                                       ;
; yellow_color    ; 4051  ; Signed Integer                                       ;
; red_color       ; 3892  ; Signed Integer                                       ;
; c_screen_width  ; 640   ; Signed Integer                                       ;
; c_screen_height ; 480   ; Signed Integer                                       ;
+-----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|mali:mali_flag ;
+-----------------+-------+------------------------------------------------+
; Parameter Name  ; Value ; Type                                           ;
+-----------------+-------+------------------------------------------------+
; green_color     ; 452   ; Signed Integer                                 ;
; yellow_color    ; 4049  ; Signed Integer                                 ;
; red_color       ; 3346  ; Signed Integer                                 ;
; c_screen_width  ; 640   ; Signed Integer                                 ;
; c_screen_height ; 480   ; Signed Integer                                 ;
+-----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|chad:chad_flag ;
+-----------------+-------+------------------------------------------------+
; Parameter Name  ; Value ; Type                                           ;
+-----------------+-------+------------------------------------------------+
; blue_color      ; 39    ; Signed Integer                                 ;
; yellow_color    ; 4048  ; Signed Integer                                 ;
; red_color       ; 3347  ; Signed Integer                                 ;
; c_screen_width  ; 640   ; Signed Integer                                 ;
; c_screen_height ; 480   ; Signed Integer                                 ;
+-----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|nigeria:nigeria_flag ;
+-----------------+-------+------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                 ;
+-----------------+-------+------------------------------------------------------+
; green_color     ; 133   ; Signed Integer                                       ;
; white_color     ; 4095  ; Signed Integer                                       ;
; c_screen_width  ; 640   ; Signed Integer                                       ;
; c_screen_height ; 480   ; Signed Integer                                       ;
+-----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|ivory:ivory_flag ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; green_color     ; 422   ; Signed Integer                                   ;
; white_color     ; 4095  ; Signed Integer                                   ;
; orange_color    ; 3988  ; Signed Integer                                   ;
; c_screen_width  ; 640   ; Signed Integer                                   ;
; c_screen_height ; 480   ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|poland:poland_flag ;
+-----------------+-------+----------------------------------------------------+
; Parameter Name  ; Value ; Type                                               ;
+-----------------+-------+----------------------------------------------------+
; white_color     ; 4095  ; Signed Integer                                     ;
; red_color       ; 3604  ; Signed Integer                                     ;
; c_screen_width  ; 640   ; Signed Integer                                     ;
; c_screen_height ; 480   ; Signed Integer                                     ;
+-----------------+-------+----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|germany:germany_flag ;
+-----------------+-------+------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                 ;
+-----------------+-------+------------------------------------------------------+
; black_color     ; 0     ; Signed Integer                                       ;
; yellow_color    ; 4051  ; Signed Integer                                       ;
; red_color       ; 3892  ; Signed Integer                                       ;
; c_screen_width  ; 640   ; Signed Integer                                       ;
; c_screen_height ; 480   ; Signed Integer                                       ;
+-----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|austria:austria_flag ;
+-----------------+-------+------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                 ;
+-----------------+-------+------------------------------------------------------+
; white_color     ; 4095  ; Signed Integer                                       ;
; red_color       ; 3604  ; Signed Integer                                       ;
; c_screen_width  ; 640   ; Signed Integer                                       ;
; c_screen_height ; 480   ; Signed Integer                                       ;
+-----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|congo:congo_flag ;
+-----------------+-------+--------------------------------------------------+
; Parameter Name  ; Value ; Type                                             ;
+-----------------+-------+--------------------------------------------------+
; green_color     ; 421   ; Signed Integer                                   ;
; yellow_color    ; 4069  ; Signed Integer                                   ;
; red_color       ; 3634  ; Signed Integer                                   ;
; c_screen_width  ; 640   ; Signed Integer                                   ;
; c_screen_height ; 480   ; Signed Integer                                   ;
+-----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: display:DISP|usa:usa_flag ;
+-----------------+-------+----------------------------------------------+
; Parameter Name  ; Value ; Type                                         ;
+-----------------+-------+----------------------------------------------+
; white_color     ; 4095  ; Signed Integer                               ;
; red_color       ; 2851  ; Signed Integer                               ;
; blue_color      ; 1095  ; Signed Integer                               ;
; c_screen_width  ; 640   ; Signed Integer                               ;
; c_screen_height ; 480   ; Signed Integer                               ;
+-----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:VGA_CTRL ;
+----------------+-------+---------------------------------------------+
; Parameter Name ; Value ; Type                                        ;
+----------------+-------+---------------------------------------------+
; h_pulse        ; 96    ; Signed Integer                              ;
; h_bp           ; 48    ; Signed Integer                              ;
; h_pixels       ; 640   ; Signed Integer                              ;
; h_fp           ; 16    ; Signed Integer                              ;
; h_pol          ; '0'   ; Enumerated                                  ;
; v_pulse        ; 2     ; Signed Integer                              ;
; v_bp           ; 33    ; Signed Integer                              ;
; v_pixels       ; 480   ; Signed Integer                              ;
; v_fp           ; 10    ; Signed Integer                              ;
; v_pol          ; '0'   ; Enumerated                                  ;
+----------------+-------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:DISP|usa:usa_flag|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------------------------+
; Parameter Name         ; Value          ; Type                                             ;
+------------------------+----------------+--------------------------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                                          ;
; LPM_WIDTHD             ; 6              ; Untyped                                          ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                          ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                          ;
; LPM_PIPELINE           ; 0              ; Untyped                                          ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                          ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                          ;
; CBXI_PARAMETER         ; lpm_divide_dbo ; Untyped                                          ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                          ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                          ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                       ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                     ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                     ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                   ;
+------------------------+----------------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:DISP|lpm_divide:Div0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                             ;
; LPM_WIDTHD             ; 4              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_6sl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:DISP|lpm_divide:Mod0 ;
+------------------------+----------------+-------------------------------------+
; Parameter Name         ; Value          ; Type                                ;
+------------------------+----------------+-------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                             ;
; LPM_WIDTHD             ; 5              ; Untyped                             ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                             ;
; LPM_PIPELINE           ; 0              ; Untyped                             ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                             ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                             ;
; CBXI_PARAMETER         ; lpm_divide_akl ; Untyped                             ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                             ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                             ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                      ;
+------------------------+----------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:DISP|congo:congo_flag|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------------------+
; Parameter Name                                 ; Value    ; Type                              ;
+------------------------------------------------+----------+-----------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                        ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                      ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                      ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                    ;
; LPM_WIDTHA                                     ; 8        ; Untyped                           ;
; LPM_WIDTHB                                     ; 9        ; Untyped                           ;
; LPM_WIDTHP                                     ; 17       ; Untyped                           ;
; LPM_WIDTHR                                     ; 17       ; Untyped                           ;
; LPM_WIDTHS                                     ; 1        ; Untyped                           ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                           ;
; LPM_PIPELINE                                   ; 0        ; Untyped                           ;
; LATENCY                                        ; 0        ; Untyped                           ;
; INPUT_A_IS_CONSTANT                            ; YES      ; Untyped                           ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                           ;
; USE_EAB                                        ; OFF      ; Untyped                           ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                           ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                           ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                           ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K               ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                           ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                           ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                           ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                           ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                           ;
+------------------------------------------------+----------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                  ;
+-------------------------------+-----------------------------------------------+
; Name                          ; Value                                         ;
+-------------------------------+-----------------------------------------------+
; Number of entity instances    ; 1                                             ;
; Entity Instance               ; vga_pll_clock:VGA_CLK|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                        ;
;     -- PLL_TYPE               ; AUTO                                          ;
;     -- PRIMARY_CLOCK          ; INCLK0                                        ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                         ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                             ;
;     -- VCO_MULTIPLY_BY        ; 0                                             ;
;     -- VCO_DIVIDE_BY          ; 0                                             ;
+-------------------------------+-----------------------------------------------+


+--------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                       ;
+---------------------------------------+----------------------------------------------+
; Name                                  ; Value                                        ;
+---------------------------------------+----------------------------------------------+
; Number of entity instances            ; 1                                            ;
; Entity Instance                       ; display:DISP|congo:congo_flag|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 8                                            ;
;     -- LPM_WIDTHB                     ; 9                                            ;
;     -- LPM_WIDTHP                     ; 17                                           ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; YES                                          ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                           ;
;     -- USE_EAB                        ; OFF                                          ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                         ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                           ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                           ;
+---------------------------------------+----------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 33                          ;
; cycloneiii_ff         ; 75                          ;
;     CLR               ; 23                          ;
;     ENA               ; 14                          ;
;     ENA CLR           ; 19                          ;
;     SCLR              ; 16                          ;
;     plain             ; 3                           ;
; cycloneiii_lcell_comb ; 1249                        ;
;     arith             ; 425                         ;
;         1 data inputs ; 1                           ;
;         2 data inputs ; 319                         ;
;         3 data inputs ; 105                         ;
;     normal            ; 824                         ;
;         0 data inputs ; 27                          ;
;         1 data inputs ; 27                          ;
;         2 data inputs ; 93                          ;
;         3 data inputs ; 122                         ;
;         4 data inputs ; 555                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 23.10                       ;
; Average LUT depth     ; 12.47                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:13     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition
    Info: Processing started: Fri Nov  3 11:11:35 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 2 design units, including 1 entities, in source file flags/usa.vhd
    Info (12022): Found design unit 1: usa-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd Line: 22
    Info (12023): Found entity 1: usa File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/congo.vhd
    Info (12022): Found design unit 1: congo-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd Line: 22
    Info (12023): Found entity 1: congo File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/poland.vhd
    Info (12022): Found design unit 1: poland-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/poland.vhd Line: 21
    Info (12023): Found entity 1: poland File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/poland.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/nigeria.vhd
    Info (12022): Found design unit 1: nigeria-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/nigeria.vhd Line: 21
    Info (12023): Found entity 1: nigeria File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/nigeria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/mali.vhd
    Info (12022): Found design unit 1: mali-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/mali.vhd Line: 22
    Info (12023): Found entity 1: mali File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/mali.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/ivory.vhd
    Info (12022): Found design unit 1: ivory-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ivory.vhd Line: 22
    Info (12023): Found entity 1: ivory File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ivory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/ireland.vhd
    Info (12022): Found design unit 1: ireland-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ireland.vhd Line: 22
    Info (12023): Found entity 1: ireland File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/ireland.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/germany.vhd
    Info (12022): Found design unit 1: germany-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/germany.vhd Line: 22
    Info (12023): Found entity 1: germany File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/germany.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/chad.vhd
    Info (12022): Found design unit 1: chad-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/chad.vhd Line: 22
    Info (12023): Found entity 1: chad File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/chad.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/belgium.vhd
    Info (12022): Found design unit 1: belgium-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/belgium.vhd Line: 22
    Info (12023): Found entity 1: belgium File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/belgium.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/austria.vhd
    Info (12022): Found design unit 1: austria-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/austria.vhd Line: 21
    Info (12023): Found entity 1: austria File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/austria.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/italy.vhd
    Info (12022): Found design unit 1: italy-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/italy.vhd Line: 22
    Info (12023): Found entity 1: italy File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/italy.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file flags/france.vhd
    Info (12022): Found design unit 1: france-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/france.vhd Line: 22
    Info (12023): Found entity 1: france File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/france.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga/vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/vga/vga_controller.vhd Line: 29
    Info (12023): Found entity 1: vga_controller File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/vga/vga_controller.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: main-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 20
    Info (12023): Found entity 1: main File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file display.vhd
    Info (12022): Found design unit 1: display-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 28
    Info (12023): Found entity 1: display File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file buttondebounce.vhd
    Info (12022): Found design unit 1: ButtonDebounce-rtl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ButtonDebounce.vhd Line: 17
    Info (12023): Found entity 1: ButtonDebounce File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ButtonDebounce.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ip/vga_pll_clock.vhd
    Info (12022): Found design unit 1: vga_pll_clock-SYN File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd Line: 52
    Info (12023): Found entity 1: vga_pll_clock File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd Line: 43
Info (12127): Elaborating entity "main" for the top level hierarchy
Info (12128): Elaborating entity "vga_pll_clock" for hierarchy "vga_pll_clock:VGA_CLK" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 37
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_clock:VGA_CLK|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "vga_pll_clock:VGA_CLK|altpll:altpll_component" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd Line: 134
Info (12133): Instantiated megafunction "vga_pll_clock:VGA_CLK|altpll:altpll_component" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/ip/vga_pll_clock.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "2000"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "1007"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_clock"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_clock_altpll.v
    Info (12023): Found entity 1: vga_pll_clock_altpll File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/vga_pll_clock_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_clock_altpll" for hierarchy "vga_pll_clock:VGA_CLK|altpll:altpll_component|vga_pll_clock_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "ButtonDebounce" for hierarchy "ButtonDebounce:DEBOUNCE_BUT" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 44
Info (12129): Elaborating entity "display" using architecture "A:rtl" for hierarchy "display:DISP" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 56
Info (12128): Elaborating entity "france" for hierarchy "display:DISP|france:france_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 111
Info (12128): Elaborating entity "italy" for hierarchy "display:DISP|italy:italy_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 112
Info (12128): Elaborating entity "ireland" for hierarchy "display:DISP|ireland:ireland_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 113
Info (12128): Elaborating entity "belgium" for hierarchy "display:DISP|belgium:belgium_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 114
Info (12128): Elaborating entity "mali" for hierarchy "display:DISP|mali:mali_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 115
Info (12128): Elaborating entity "chad" for hierarchy "display:DISP|chad:chad_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 116
Info (12128): Elaborating entity "nigeria" for hierarchy "display:DISP|nigeria:nigeria_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 117
Info (12128): Elaborating entity "ivory" for hierarchy "display:DISP|ivory:ivory_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 118
Info (12128): Elaborating entity "poland" for hierarchy "display:DISP|poland:poland_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 119
Info (12128): Elaborating entity "germany" for hierarchy "display:DISP|germany:germany_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 120
Info (12128): Elaborating entity "austria" for hierarchy "display:DISP|austria:austria_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 121
Info (12128): Elaborating entity "congo" for hierarchy "display:DISP|congo:congo_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 122
Info (12128): Elaborating entity "usa" for hierarchy "display:DISP|usa:usa_flag" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 123
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:VGA_CTRL" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 72
Info (278001): Inferred 4 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:DISP|usa:usa_flag|Div0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd Line: 104
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:DISP|Div0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 50
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:DISP|Mod0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 49
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "display:DISP|congo:congo_flag|Mult0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd Line: 32
Info (12130): Elaborated megafunction instantiation "display:DISP|usa:usa_flag|lpm_divide:Div0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd Line: 104
Info (12133): Instantiated megafunction "display:DISP|usa:usa_flag|lpm_divide:Div0" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/usa.vhd Line: 104
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "6"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dbo.tdf
    Info (12023): Found entity 1: lpm_divide_dbo File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_dbo.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ibg.tdf
    Info (12023): Found entity 1: abs_divider_ibg File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/abs_divider_ibg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_ohe.tdf
    Info (12023): Found entity 1: alt_u_div_ohe File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_ohe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_u3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_p99.tdf
    Info (12023): Found entity 1: lpm_abs_p99 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_abs_p99.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf
    Info (12023): Found entity 1: lpm_abs_5b9 File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_abs_5b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "display:DISP|lpm_divide:Div0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 50
Info (12133): Instantiated megafunction "display:DISP|lpm_divide:Div0" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 50
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_6sl.tdf
    Info (12023): Found entity 1: lpm_divide_6sl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_6sl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_8kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_8kh File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/sign_div_unsign_8kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_qee.tdf
    Info (12023): Found entity 1: alt_u_div_qee File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_qee.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:DISP|lpm_divide:Mod0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 49
Info (12133): Instantiated megafunction "display:DISP|lpm_divide:Mod0" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/display.vhd Line: 49
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_akl.tdf
    Info (12023): Found entity 1: lpm_divide_akl File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/lpm_divide_akl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf
    Info (12023): Found entity 1: sign_div_unsign_9kh File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/sign_div_unsign_9kh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_see.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd Line: 32
Info (12133): Instantiated megafunction "display:DISP|congo:congo_flag|lpm_mult:Mult0" with the following parameter: File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/flags/congo.vhd Line: 32
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "9"
    Info (12134): Parameter "LPM_WIDTHP" = "17"
    Info (12134): Parameter "LPM_WIDTHR" = "17"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "YES"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_brg.tdf
    Info (12023): Found entity 1: add_sub_brg File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_brg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_frg.tdf
    Info (12023): Found entity 1: add_sub_frg File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/add_sub_frg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "display:DISP|congo:congo_flag|lpm_mult:Mult0" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (13014): Ignored 9 buffer(s)
    Info (13016): Ignored 9 CARRY_SUM buffer(s)
Info (13000): Registers with preset signals will power-up high File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/vga/vga_controller.vhd Line: 21
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 16
    Warning (13410): Pin "HEX1[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 16
    Warning (13410): Pin "HEX0[7]" is stuck at VCC File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/main.vhd Line: 16
Info (286030): Timing-Driven Synthesis is running
Info (17016): Found the following redundant logic cells in design
    Info (17048): Logic cell "display:DISP|lpm_divide:Mod0|lpm_divide_akl:auto_generated|sign_div_unsign_9kh:divider|alt_u_div_see:divider|add_sub_4_result_int[0]~0" File: //Mac/Home/Documents/UNIVERSITY/FALL 2023/ECE 5730 - Reconfigurable Computing/VHDL Projects/LAB 7 - VGA displays Countries Flags/db/alt_u_div_see.tdf Line: 47
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 1322 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 30 output pins
    Info (21061): Implemented 1288 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4874 megabytes
    Info: Processing ended: Fri Nov  3 11:12:25 2023
    Info: Elapsed time: 00:00:50
    Info: Total CPU time (on all processors): 00:00:47


