#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec 13 11:07:47 2024
# Process ID: 25768
# Current directory: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent25040 C:\Users\SDverisure\Documents\4_TELECO\DSED_github\DSED\megatest_fit\filterBlockTest\filterBlockTest.xpr
# Log file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/vivado.log
# Journal file: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.xpr
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest'
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/firBlock/tb_fir5stage_behav.wcfg'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
launch_simulation
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini' copied to run dir:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_RAM' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav'
"xvlog -m64 --relax -prj tb_RAM_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/clk_12Mhz/clk_12Mhz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_12Mhz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl -m64 --relax -prj tb_RAM_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/gen_enables.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/packageDSED.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/imports/new/inputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/outputMicrophone.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/audioInterface.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/simpleAudioSystem.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/coefSelector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity coefSelector
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/sampleRegister.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/fir5stage.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mux8_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mux8_1
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/mul.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity mul
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/new/filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity filterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/outputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity outputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/gen_enables_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity gen_enables_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/imports/new/inputMicrophone_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity inputMicrophone_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/audioInterface_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity audioInterface_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/simpleAudioSystem_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity simpleAudioSystem_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/fir5stage_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_fir5stage
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_contador_3bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity contador_3bits_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_sample_register.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sampleRegister_tb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_filterBlock.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_firterBlock
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_RAM
ERROR: [VRFC 10-91] rst is not declared [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd:68]
ERROR: [VRFC 10-91] rst is not declared [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd:70]
ERROR: [VRFC 10-1504] unit behavior ignored due to previous errors [C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd:8]
INFO: [VRFC 10-240] VHDL file C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sim_1/new/tb_RAM.vhd ignored due to errors
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1022.492 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.sim/sim_1/behav/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1022.492 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Use_RSTA_Pin {true} CONFIG.Reset_Priority_A {SR}] [get_ips blk_mem_gen_0]
generate_target all [get_files  C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'blk_mem_gen_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'blk_mem_gen_0'...
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
reset_run blk_mem_gen_0_synth_1
launch_runs -jobs 10 blk_mem_gen_0_synth_1
[Fri Dec 13 12:06:00 2024] Launched blk_mem_gen_0_synth_1...
Run output will be captured here: C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.runs/blk_mem_gen_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files -ipstatic_source_dir C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/modelsim} {questa=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/questa} {riviera=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/riviera} {activehdl=C:/Users/SDverisure/Documents/4_TELECO/DSED_github/DSED/megatest_fit/filterBlockTest/filterBlockTest.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
