TRACE::2021-03-16.16:29:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:02::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.16:29:04::SCWPlatform::Opened new HwDB with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-03-16.16:29:04::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw"
		}]
}
TRACE::2021-03-16.16:29:04::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-03-16.16:29:04::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:29:04::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:29:04::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:04::SCWPlatform::Boot application domain added for zynq_fsbl
TRACE::2021-03-16.16:29:04::SCWPlatform::Generating the sources  .
TRACE::2021-03-16.16:29:04::SCWBDomain::Generating boot domain sources.
TRACE::2021-03-16.16:29:04::SCWBDomain:: Generating the zynq_fsbl Application.
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:04::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:04::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:04::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:04::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:04::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.16:29:04::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:04::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-16.16:29:04::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.16:29:04::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.16:29:04::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-16.16:29:11::SCWPlatform::Generating sources Done.
TRACE::2021-03-16.16:29:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:11::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:11::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss||

KEYINFO::2021-03-16.16:29:11::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
KEYINFO::2021-03-16.16:29:12::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss is not found

TRACE::2021-03-16.16:29:12::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-16.16:29:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.16:29:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:12::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"zynq_fsbl",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:29:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:29:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:29:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::mss does not exists at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Creating sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Adding the swdes entry, created swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::updating the scw layer changes to swdes at   C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Writing mss at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:29:12::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.16:29:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-03-16.16:29:12::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:29:12::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-03-16.16:29:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:14::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:14::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:14::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-03-16.16:29:14::SCWMssOS::Could not open the swdb for C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
KEYINFO::2021-03-16.16:29:14::SCWMssOS::Could not open the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-03-16.16:29:14::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-16.16:29:14::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:14::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-03-16.16:29:14::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-16.16:29:14::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.16:29:14::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-16.16:29:14::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-16.16:29:14::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-16.16:29:14::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.16:29:14::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-16.16:29:14::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-16.16:29:14::SCWSystem::Not a boot domain 
LOG::2021-03-16.16:29:14::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-16.16:29:14::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.16:29:14::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.16:29:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-16.16:29:14::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-16.16:29:14::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:14::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:14::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:14::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:14::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:14::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:14::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:29:14::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:14::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.16:29:14::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.16:29:14::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-16.16:29:14::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.16:29:14::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.16:29:14::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.16:29:14::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-03-16.16:29:14::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-03-16.16:29:14::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-16.16:29:14::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-16.16:29:14::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-16.16:29:14::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.16:29:14::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-16.16:29:14::SCWSystem::dir created 
TRACE::2021-03-16.16:29:14::SCWSystem::Writing the bif 
TRACE::2021-03-16.16:29:14::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.16:29:14::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.16:29:14::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.16:29:15::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:29:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:16::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:16::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:16::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Opened existing hwdb CPE_Wrapper_3
TRACE::2021-03-16.16:29:16::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:16::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:16::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"ps7_cortexa9_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:29:16::SCWPlatform::Clearing the existing platform
TRACE::2021-03-16.16:29:16::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-16.16:29:16::SCWBDomain::clearing the fsbl build
TRACE::2021-03-16.16:29:16::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:16::SCWSystem::Clearing the domains completed.
TRACE::2021-03-16.16:29:16::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:16::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:16::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:16::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened new HwDB with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-16.16:29:18::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-16.16:29:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:29:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:29:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.16:29:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.16:29:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-16.16:29:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.16:29:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:18::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWReader::No isolation master present  
TRACE::2021-03-16.16:29:18::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:29:18::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:29:18::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:18::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:18::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:18::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:18::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:18::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:18::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:18::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:18::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:18::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.16:29:18::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.16:29:18::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:18::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:18::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:19::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:19::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:19::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:19::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:19::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:19::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:19::SCWReader::No isolation master present  
TRACE::2021-03-16.16:29:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:26::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:26::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:26::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:26::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:26::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:26::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::In reload Mss file.
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-16.16:29:27::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-16.16:29:27::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-16.16:29:27::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-16.16:29:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:27::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:27::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:27::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:27::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:27::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:27::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:27::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:27::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:27::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:27::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:27::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:27::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:30::SCWMssOS::Adding Library:  xilffs:4.3
TRACE::2021-03-16.16:29:30::SCWMssOS::Added Library:  xilffs
TRACE::2021-03-16.16:29:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"9259daa0fbd27b08d3d46640cbedd5cc",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:29:32::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:32::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:32::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:32::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::In reload Mss file.
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:32::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:32::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:32::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:32::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:32::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:32::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:32::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.16:29:33::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:29:33::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:29:33::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:33::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:33::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:33::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:33::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:33::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:33::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:29:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:29:33::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:29:33::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:29:33::SCWMssOS::Forcing BSP Sources regeneration.
KEYINFO::2021-03-16.16:29:34::SCWMssOS::Removing file C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp\system_0.mss
LOG::2021-03-16.16:29:44::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-16.16:29:44::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.16:29:44::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-16.16:29:44::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-16.16:29:44::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-16.16:29:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.16:29:44::SCWDomain::Building the domain as part of full build :  zynq_fsbl
TRACE::2021-03-16.16:29:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:29:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:29:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:29:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:29:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:29:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:29:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:29:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:29:44::SCWBDomain::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp
TRACE::2021-03-16.16:29:44::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.16:29:44::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.16:29:44::SCWBDomain::System Command Ran  C:&  cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl & make 
TRACE::2021-03-16.16:29:44::SCWBDomain::make -C zynq_fsbl_bsp

TRACE::2021-03-16.16:29:44::SCWBDomain::make[1]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:29:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:29:44::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-16.16:29:44::SCWBDomain::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-16.16:29:44::SCWBDomain::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-16.16:29:44::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-16.16:29:44::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:29:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:29:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:44::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:44::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:29:44::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:29:44::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:44::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:44::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-16.16:29:44::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-16.16:29:44::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:29:44::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:29:45::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-16.16:29:45::SCWBDomain::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-16.16:29:45::SCWBDomain::startfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:29:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:29:45::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-16.16:29:45::SCWBDomain::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-16.16:29:45::SCWBDomain::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:29:45::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:29:45::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make include in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:29:45::SCWBDomain:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:29:45::SCWBDomain::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:45::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-16.16:29:45::SCWBDomain::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:29:45::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:29:45::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:45::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:45::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-16.16:29:45::SCWBDomain::"Compiling axidma"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:46::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/axidma_v9_11/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-16.16:29:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-16.16:29:46::SCWBDomain::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-16.16:29:46::SCWBDomain:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:46::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:46::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-16.16:29:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-16.16:29:46::SCWBDomain::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-16.16:29:46::SCWBDomain::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:46::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Compiling cpu_cortexa9"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:46::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-16.16:29:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:29:46::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:29:46::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:46::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Compiling ddrps"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:46::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/ddrps_v1_1/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-16.16:29:46::SCWBDomain::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:46::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:46::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:46::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:46::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-16.16:29:46::SCWBDomain::"Compiling devcfg"

TRACE::2021-03-16.16:29:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:47::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/devcfg_v3_6/src'

TRACE::2021-03-16.16:29:47::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-16.16:29:47::SCWBDomain::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:29:47::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:29:47::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:47::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:47::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-16.16:29:47::SCWBDomain::"Compiling dmaps"

TRACE::2021-03-16.16:29:47::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:48::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/dmaps_v2_6/src'

TRACE::2021-03-16.16:29:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-16.16:29:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:29:48::SCWBDomain::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:29:48::SCWBDomain::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:48::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-16.16:29:48::SCWBDomain::"Compiling emacps"

TRACE::2021-03-16.16:29:48::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:48::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/emacps_v3_11/src'

TRACE::2021-03-16.16:29:48::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-16.16:29:48::SCWBDomain::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:48::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:48::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:48::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:48::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-16.16:29:48::SCWBDomain::"Compiling gpiops"

TRACE::2021-03-16.16:29:49::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:49::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/gpiops_v3_7/src'

TRACE::2021-03-16.16:29:49::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-16.16:29:49::SCWBDomain::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:49::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:49::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:49::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:49::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-16.16:29:49::SCWBDomain::"Compiling qspips"

TRACE::2021-03-16.16:29:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:50::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/qspips_v3_7/src'

TRACE::2021-03-16.16:29:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-16.16:29:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:50::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:50::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:50::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-16.16:29:50::SCWBDomain::"Compiling scugic"

TRACE::2021-03-16.16:29:50::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:50::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scugic_v4_2/src'

TRACE::2021-03-16.16:29:50::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-16.16:29:50::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:29:50::SCWBDomain::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:29:50::SCWBDomain::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:50::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:50::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-16.16:29:50::SCWBDomain::"Compiling scutimer"

TRACE::2021-03-16.16:29:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:51::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scutimer_v2_2/src'

TRACE::2021-03-16.16:29:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-16.16:29:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:51::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:51::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:51::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-16.16:29:51::SCWBDomain::"Compiling scuwdt"

TRACE::2021-03-16.16:29:51::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:51::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/scuwdt_v2_2/src'

TRACE::2021-03-16.16:29:51::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-16.16:29:51::SCWBDomain::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-16.16:29:51::SCWBDomain::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-16.16:29:51::SCWBDomain::les -g -Wall -Wextra"

TRACE::2021-03-16.16:29:51::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:51::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-16.16:29:51::SCWBDomain::"Compiling sdps"

TRACE::2021-03-16.16:29:52::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:52::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/sdps_v3_9/src'

TRACE::2021-03-16.16:29:52::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-16.16:29:52::SCWBDomain::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:29:52::SCWBDomain::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:29:52::SCWBDomain::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:52::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:52::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-16.16:29:53::SCWBDomain::"Compiling standalone"

TRACE::2021-03-16.16:29:56::SCWBDomain::make[3]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:56::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-16.16:29:56::SCWBDomain::make[3]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:56::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-03-16.16:29:56::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:56::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/standalone_v7_2/src'

TRACE::2021-03-16.16:29:56::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-16.16:29:56::SCWBDomain::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:56::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:56::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:56::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:56::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-16.16:29:56::SCWBDomain::"Compiling uartps"

TRACE::2021-03-16.16:29:57::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:57::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/uartps_v3_9/src'

TRACE::2021-03-16.16:29:57::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-16.16:29:57::SCWBDomain::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:29:57::SCWBDomain::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:29:57::SCWBDomain::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:29:57::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:57::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-16.16:29:57::SCWBDomain::"Compiling usbps"

TRACE::2021-03-16.16:29:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:58::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/usbps_v2_5/src'

TRACE::2021-03-16.16:29:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-16.16:29:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:58::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-16.16:29:58::SCWBDomain::"Compiling xadcps"

TRACE::2021-03-16.16:29:58::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:58::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xadcps_v2_4/src'

TRACE::2021-03-16.16:29:58::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-16.16:29:58::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:58::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:58::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:58::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:58::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-16.16:29:58::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-03-16.16:29:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:59::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilffs_v4_3/src'

TRACE::2021-03-16.16:29:59::SCWBDomain::"Running Make libs in ps7_cortexa9_0/libsrc/xilrsa_v1_6/src"

TRACE::2021-03-16.16:29:59::SCWBDomain::make -C ps7_cortexa9_0/libsrc/xilrsa_v1_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:29:59::SCWBDomain::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:29:59::SCWBDomain::files -g -Wall -Wextra"

TRACE::2021-03-16.16:29:59::SCWBDomain::make[2]: Entering directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/
TRACE::2021-03-16.16:29:59::SCWBDomain::zynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-16.16:29:59::SCWBDomain::make[2]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:59::SCWBDomain::ynq_fsbl_bsp/ps7_cortexa9_0/libsrc/xilrsa_v1_6/src'

TRACE::2021-03-16.16:29:59::SCWBDomain::'Finished building libraries'

TRACE::2021-03-16.16:29:59::SCWBDomain::make[1]: Leaving directory 'C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/z
TRACE::2021-03-16.16:29:59::SCWBDomain::ynq_fsbl_bsp'

TRACE::2021-03-16.16:29:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c sd.c -o sd.o -Izynq_fsbl_bsp/ps7_cort
TRACE::2021-03-16.16:29:59::SCWBDomain::exa9_0/include -I.

TRACE::2021-03-16.16:29:59::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nand.c -o nand.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-16.16:29:59::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c nor.c -o nor.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-16.16:30:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c image_mover.c -o image_mover.o -Izynq
TRACE::2021-03-16.16:30:00::SCWBDomain::_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c md5.c -o md5.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-16.16:30:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_hooks.c -o fsbl_hooks.o -Izynq_f
TRACE::2021-03-16.16:30:00::SCWBDomain::sbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c main.c -o main.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-16.16:30:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c rsa.c -o rsa.o -Izynq_fsbl_bsp/ps7_co
TRACE::2021-03-16.16:30:00::SCWBDomain::rtexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c qspi.c -o qspi.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-16.16:30:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c ps7_init.c -o ps7_init.o -Izynq_fsbl_
TRACE::2021-03-16.16:30:00::SCWBDomain::bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c pcap.c -o pcap.o -Izynq_fsbl_bsp/ps7_
TRACE::2021-03-16.16:30:00::SCWBDomain::cortexa9_0/include -I.

TRACE::2021-03-16.16:30:00::SCWBDomain::arm-none-eabi-gcc -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -O2 -c -c fsbl_handoff.S -o fsbl_handoff.o -Izy
TRACE::2021-03-16.16:30:00::SCWBDomain::nq_fsbl_bsp/ps7_cortexa9_0/include -I.

TRACE::2021-03-16.16:30:01::SCWBDomain::arm-none-eabi-gcc -o executable.elf  sd.o  nand.o  nor.o  image_mover.o  md5.o  fsbl_hooks.o  main.o  rsa.o  qspi.o  ps7_init.o
TRACE::2021-03-16.16:30:01::SCWBDomain::  pcap.o  fsbl_handoff.o -MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard   -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=
TRACE::2021-03-16.16:30:01::SCWBDomain::hard -Wl,-build-id=none -specs=Xilinx.spec  -lrsa -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxi
TRACE::2021-03-16.16:30:01::SCWBDomain::l,-lgcc,-lc,--end-group -Wl,--start-group,-lrsa,-lxil,-lgcc,-lc,--end-group                                     -Wl,--gc-sectio
TRACE::2021-03-16.16:30:01::SCWBDomain::ns -Lzynq_fsbl_bsp/ps7_cortexa9_0/lib -L./ -Tlscript.ld

LOG::2021-03-16.16:30:01::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-16.16:30:01::SCWSystem::Not a boot domain 
LOG::2021-03-16.16:30:01::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-16.16:30:01::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.16:30:01::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.16:30:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-16.16:30:01::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-16.16:30:01::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.16:30:01::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:01::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:01::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:01::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:30:01::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:01::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:30:01::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:30:01::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:30:01::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:30:01::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

KEYINFO::2021-03-16.16:30:01::SCWMssOS::Could not open the swdb for system_0
KEYINFO::2021-03-16.16:30:01::SCWMssOS::Could not open the sw design at  system_0
ERROR: [Hsi 55-1558] Software Design system_0 is not found

TRACE::2021-03-16.16:30:01::SCWMssOS::Cleared the swdb table entry
TRACE::2021-03-16.16:30:01::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:30:01::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:30:01::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:30:01::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:01::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.16:30:01::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.16:30:01::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-03-16.16:30:01::SCWMssOS::doing bsp build ... 
TRACE::2021-03-16.16:30:01::SCWMssOS::System Command Ran  C: & cd  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp & make 
TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:30:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:30:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none
TRACE::2021-03-16.16:30:01::SCWMssOS::-eabi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=h
TRACE::2021-03-16.16:30:01::SCWMssOS::ard -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-16.16:30:01::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-16.16:30:01::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:30:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:30:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:30:01::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:30:01::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:30:01::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:30:01::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-a
TRACE::2021-03-16.16:30:01::SCWMssOS::s" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -no
TRACE::2021-03-16.16:30:01::SCWMssOS::startfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:01::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-16.16:30:01::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:01::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:01::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:30:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:30:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi
TRACE::2021-03-16.16:30:02::SCWMssOS::-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -
TRACE::2021-03-16.16:30:02::SCWMssOS::nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:30:02::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:30:02::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make include in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as"
TRACE::2021-03-16.16:30:02::SCWMssOS:: "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nost
TRACE::2021-03-16.16:30:02::SCWMssOS::artfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/axidma_v9_11/src"

TRACE::2021-03-16.16:30:02::SCWMssOS::make -C ps7_cortexa9_0/libsrc/axidma_v9_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:30:02::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:30:02::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:02::SCWMssOS::"Compiling axidma"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-03-16.16:30:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-ea
TRACE::2021-03-16.16:30:03::SCWMssOS::bi-as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard
TRACE::2021-03-16.16:30:03::SCWMssOS:: -nostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src"

TRACE::2021-03-16.16:30:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/cpu_cortexa9_v2_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-
TRACE::2021-03-16.16:30:03::SCWMssOS::as" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -n
TRACE::2021-03-16.16:30:03::SCWMssOS::ostartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Compiling cpu_cortexa9"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/ddrps_v1_1/src"

TRACE::2021-03-16.16:30:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/ddrps_v1_1/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:30:03::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:30:03::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Compiling ddrps"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/devcfg_v3_6/src"

TRACE::2021-03-16.16:30:03::SCWMssOS::make -C ps7_cortexa9_0/libsrc/devcfg_v3_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:03::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:03::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:03::SCWMssOS::"Compiling devcfg"

TRACE::2021-03-16.16:30:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/dmaps_v2_6/src"

TRACE::2021-03-16.16:30:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/dmaps_v2_6/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:30:04::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:30:04::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:04::SCWMssOS::"Compiling dmaps"

TRACE::2021-03-16.16:30:04::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/emacps_v3_11/src"

TRACE::2021-03-16.16:30:04::SCWMssOS::make -C ps7_cortexa9_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "
TRACE::2021-03-16.16:30:04::SCWMssOS::ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostar
TRACE::2021-03-16.16:30:04::SCWMssOS::tfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:04::SCWMssOS::"Compiling emacps"

TRACE::2021-03-16.16:30:05::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/gpiops_v3_7/src"

TRACE::2021-03-16.16:30:05::SCWMssOS::make -C ps7_cortexa9_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:05::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:05::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:05::SCWMssOS::"Compiling gpiops"

TRACE::2021-03-16.16:30:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/qspips_v3_7/src"

TRACE::2021-03-16.16:30:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/qspips_v3_7/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:06::SCWMssOS::"Compiling qspips"

TRACE::2021-03-16.16:30:06::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scugic_v4_2/src"

TRACE::2021-03-16.16:30:06::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:06::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:06::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:06::SCWMssOS::"Compiling scugic"

TRACE::2021-03-16.16:30:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scutimer_v2_2/src"

TRACE::2021-03-16.16:30:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scutimer_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" 
TRACE::2021-03-16.16:30:07::SCWMssOS::"ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nosta
TRACE::2021-03-16.16:30:07::SCWMssOS::rtfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:07::SCWMssOS::"Compiling scutimer"

TRACE::2021-03-16.16:30:07::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/scuwdt_v2_2/src"

TRACE::2021-03-16.16:30:07::SCWMssOS::make -C ps7_cortexa9_0/libsrc/scuwdt_v2_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:07::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:07::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:07::SCWMssOS::"Compiling scuwdt"

TRACE::2021-03-16.16:30:08::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/sdps_v3_9/src"

TRACE::2021-03-16.16:30:08::SCWMssOS::make -C ps7_cortexa9_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "ARC
TRACE::2021-03-16.16:30:08::SCWMssOS::HIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfi
TRACE::2021-03-16.16:30:08::SCWMssOS::les -g -Wall -Wextra"

TRACE::2021-03-16.16:30:08::SCWMssOS::"Compiling sdps"

TRACE::2021-03-16.16:30:09::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/standalone_v7_2/src"

TRACE::2021-03-16.16:30:09::SCWMssOS::make -C ps7_cortexa9_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as
TRACE::2021-03-16.16:30:09::SCWMssOS::" "ARCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nos
TRACE::2021-03-16.16:30:09::SCWMssOS::tartfiles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:09::SCWMssOS::"Compiling standalone"

TRACE::2021-03-16.16:30:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/uartps_v3_9/src"

TRACE::2021-03-16.16:30:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:12::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:12::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:12::SCWMssOS::"Compiling uartps"

TRACE::2021-03-16.16:30:12::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/usbps_v2_5/src"

TRACE::2021-03-16.16:30:12::SCWMssOS::make -C ps7_cortexa9_0/libsrc/usbps_v2_5/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "AR
TRACE::2021-03-16.16:30:12::SCWMssOS::CHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartf
TRACE::2021-03-16.16:30:12::SCWMssOS::iles -g -Wall -Wextra"

TRACE::2021-03-16.16:30:12::SCWMssOS::"Compiling usbps"

TRACE::2021-03-16.16:30:13::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xadcps_v2_4/src"

TRACE::2021-03-16.16:30:13::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xadcps_v2_4/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:13::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:13::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:13::SCWMssOS::"Compiling xadcps"

TRACE::2021-03-16.16:30:14::SCWMssOS::"Running Make libs in ps7_cortexa9_0/libsrc/xilffs_v4_3/src"

TRACE::2021-03-16.16:30:14::SCWMssOS::make -C ps7_cortexa9_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=arm-none-eabi-gcc" "ASSEMBLER=arm-none-eabi-as" "A
TRACE::2021-03-16.16:30:14::SCWMssOS::RCHIVER=arm-none-eabi-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostart
TRACE::2021-03-16.16:30:14::SCWMssOS::files -g -Wall -Wextra"

TRACE::2021-03-16.16:30:14::SCWMssOS::"Compiling XilFFs Library"

TRACE::2021-03-16.16:30:15::SCWMssOS::'Finished building libraries'

TRACE::2021-03-16.16:30:15::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.16:30:15::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.16:30:15::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.16:30:15::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-16.16:30:15::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-16.16:30:15::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-16.16:30:15::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.16:30:15::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-16.16:30:15::SCWSystem::dir created 
TRACE::2021-03-16.16:30:15::SCWSystem::Writing the bif 
TRACE::2021-03-16.16:30:15::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.16:30:15::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.16:30:15::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.16:30:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:30:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:30:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:30:15::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:30:15::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:30:15::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:30:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:30:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:30:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:30:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:30:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:30:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.16:30:15::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:30:15::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:30:15::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:30:15::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:30:15::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:30:15::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:30:15::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:30:15::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:41::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:41::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:47:41::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:47:41::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:41::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.16:47:41::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:41::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Opened existing hwdb CPE_Wrapper_4
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:44::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_7
TRACE::2021-03-16.16:47:44::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:44::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.16:47:44::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:44::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:44::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:44::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.16:47:44::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:44::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:44::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:44::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:44::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.16:47:47::SCWPlatform::Opened new HwDB with name CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.16:47:47::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.16:47:47::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:47:47::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:47::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:47::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:47:47::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:47::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:47::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:47::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Opened existing hwdb CPE_Wrapper_8
TRACE::2021-03-16.16:47:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:47::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:47::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:47::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.16:47:48::SCWPlatform::Clearing the existing platform
TRACE::2021-03-16.16:47:48::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-16.16:47:48::SCWBDomain::clearing the fsbl build
TRACE::2021-03-16.16:47:48::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:48::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:48::SCWSystem::Clearing the domains completed.
TRACE::2021-03-16.16:47:48::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-16.16:47:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:48::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:48::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:48::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:48::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened new HwDB with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-16.16:47:51::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-16.16:47:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:47:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:47:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.16:47:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.16:47:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:47:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-16.16:47:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.16:47:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWReader::No isolation master present  
TRACE::2021-03-16.16:47:51::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.16:47:51::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.16:47:51::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.16:47:51::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.16:47:51::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.16:47:51::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:51::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:51::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:51::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.16:47:51::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:51::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:51::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:51::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Opened existing hwdb CPE_Wrapper_9
TRACE::2021-03-16.16:47:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:51::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:51::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:51::SCWReader::No isolation master present  
LOG::2021-03-16.16:47:58::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-16.16:47:59::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.16:47:59::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-16.16:47:59::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-16.16:47:59::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-16.16:47:59::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.16:47:59::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-16.16:47:59::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-16.16:47:59::SCWSystem::Not a boot domain 
LOG::2021-03-16.16:47:59::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-16.16:47:59::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.16:47:59::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.16:47:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-16.16:47:59::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-16.16:47:59::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_9
TRACE::2021-03-16.16:47:59::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-16.16:47:59::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-16.16:47:59::SCWPlatform::Opened new HwDB with name CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.16:47:59::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.16:47:59::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.16:47:59::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-16.16:47:59::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.16:47:59::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.16:47:59::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.16:47:59::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.16:47:59::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-16.16:47:59::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-16.16:47:59::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-16.16:47:59::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.16:47:59::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-16.16:47:59::SCWSystem::dir created 
TRACE::2021-03-16.16:47:59::SCWSystem::Writing the bif 
TRACE::2021-03-16.16:47:59::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.16:47:59::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.16:47:59::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.16:47:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:59::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.16:47:59::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.16:47:59::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.16:47:59::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.16:47:59::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.16:47:59::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.16:47:59::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.16:47:59::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.16:47:59::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.16:47:59::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.16:47:59::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:02::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:02::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.17:14:02::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.17:14:02::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:02::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:14:02::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:02::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Opened existing hwdb CPE_Wrapper_10
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:05::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_12
TRACE::2021-03-16.17:14:05::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:05::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.17:14:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:05::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:05::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:05::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.17:14:05::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:05::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:05::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:05::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:05::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.17:14:08::SCWPlatform::Opened new HwDB with name CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Opened existing hwdb CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.17:14:08::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.17:14:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:14:08::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:08::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.17:14:08::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Opened existing hwdb CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:08::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:08::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:08::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Opened existing hwdb CPE_Wrapper_13
TRACE::2021-03-16.17:14:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:08::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:08::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:08::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.17:14:09::SCWPlatform::Clearing the existing platform
TRACE::2021-03-16.17:14:09::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-16.17:14:09::SCWBDomain::clearing the fsbl build
TRACE::2021-03-16.17:14:09::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:09::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:09::SCWSystem::Clearing the domains completed.
TRACE::2021-03-16.17:14:09::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-16.17:14:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:09::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:09::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:09::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:09::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.17:14:11::SCWPlatform::Opened new HwDB with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-16.17:14:11::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-16.17:14:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.17:14:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.17:14:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:11::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:11::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-16.17:14:11::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:11::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.17:14:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.17:14:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:14:12::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-16.17:14:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.17:14:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWReader::No isolation master present  
TRACE::2021-03-16.17:14:12::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.17:14:12::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.17:14:12::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.17:14:12::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:14:12::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.17:14:12::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:12::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:12::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:12::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.17:14:12::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:12::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:12::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:12::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Opened existing hwdb CPE_Wrapper_14
TRACE::2021-03-16.17:14:12::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:12::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:12::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:12::SCWReader::No isolation master present  
LOG::2021-03-16.17:14:20::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-16.17:14:20::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.17:14:20::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-16.17:14:20::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-16.17:14:20::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-16.17:14:20::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.17:14:20::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-16.17:14:20::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-16.17:14:20::SCWSystem::Not a boot domain 
LOG::2021-03-16.17:14:20::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-16.17:14:20::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.17:14:20::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.17:14:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-16.17:14:20::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-16.17:14:20::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.17:14:20::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_14
TRACE::2021-03-16.17:14:20::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-16.17:14:21::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-16.17:14:21::SCWPlatform::Opened new HwDB with name CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.17:14:21::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.17:14:21::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.17:14:21::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-16.17:14:21::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.17:14:21::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.17:14:21::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.17:14:21::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.17:14:21::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-16.17:14:21::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-16.17:14:21::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-16.17:14:21::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.17:14:21::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-16.17:14:21::SCWSystem::dir created 
TRACE::2021-03-16.17:14:21::SCWSystem::Writing the bif 
TRACE::2021-03-16.17:14:21::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.17:14:21::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.17:14:21::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.17:14:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:21::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:14:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:14:21::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.17:14:21::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:14:21::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:14:21::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:14:21::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:14:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:14:21::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:14:21::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:14:21::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:19::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:20::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:29:20::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:29:20::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:20::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:29:20::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:20::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWMssOS::Doing hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWMssOS::Doing hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Opened existing hwdb CPE_Wrapper_15
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:22::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/tempdsa/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:22::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:22::SCWPlatform::update - Opened existing hwdb CPE_Wrapper_17
TRACE::2021-03-16.17:29:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:22::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:22::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:22::SCWMssOS::Completed hw sync for the mss in domain: zynq_fsbl
TRACE::2021-03-16.17:29:22::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:22::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:23::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:23::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:23::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:23::SCWMssOS::Completed hw sync for the mss in domain: standalone_domain
TRACE::2021-03-16.17:29:23::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:23::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:23::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:23::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:23::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:23::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:23::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:23::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.17:29:25::SCWPlatform::Opened new HwDB with name CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.17:29:25::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.17:29:25::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:29:25::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:25::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.17:29:25::SCWMssOS::Writing the mss file completed C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:25::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:25::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:25::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Opened existing hwdb CPE_Wrapper_18
TRACE::2021-03-16.17:29:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:25::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:25::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:25::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-03-16.17:29:26::SCWPlatform::Clearing the existing platform
TRACE::2021-03-16.17:29:26::SCWSystem::Clearing the existing sysconfig
TRACE::2021-03-16.17:29:26::SCWBDomain::clearing the fsbl build
TRACE::2021-03-16.17:29:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:26::SCWMssOS::Removing the swdes entry for  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:26::SCWSystem::Clearing the domains completed.
TRACE::2021-03-16.17:29:26::SCWPlatform::Clearing the opened hw db.
TRACE::2021-03-16.17:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform:: Platform location is C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:26::SCWPlatform::Removing the HwDB with name C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:26::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:26::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened new HwDB with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWReader::Active system found as  conv_accel_s_hw
TRACE::2021-03-16.17:29:29::SCWReader::Handling sysconfig conv_accel_s_hw
TRACE::2021-03-16.17:29:29::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.17:29:29::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.17:29:29::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWReader::Boot application domain added for zynq_fsbl
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-03-16.17:29:29::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss with des name system
TRACE::2021-03-16.17:29:29::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:29:29::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:29::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:29::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:29::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:29::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:29::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS:: library already available in sw design:  xilrsa:1.6
TRACE::2021-03-16.17:29:29::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:29::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:29::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:29::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.17:29:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWReader::No isolation master present  
TRACE::2021-03-16.17:29:30::SCWDomain::checking for install qemu data   : 
TRACE::2021-03-16.17:29:30::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/
TRACE::2021-03-16.17:29:30::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:30::SCWMssOS::No sw design opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::mss exists loading the mss file  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::Opened the sw design from mss  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::Adding the swdes entry C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss with des name system_0
TRACE::2021-03-16.17:29:30::SCWMssOS::updating the scw layer about changes
TRACE::2021-03-16.17:29:30::SCWMssOS::Opened the sw design.  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-03-16.17:29:30::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:30::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:30::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:30::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-03-16.17:29:30::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:30::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:30::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:30::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Opened existing hwdb CPE_Wrapper_19
TRACE::2021-03-16.17:29:30::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:30::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:30::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:30::SCWReader::No isolation master present  
LOG::2021-03-16.17:29:42::SCWPlatform::Started generating the artifacts platform conv_accel_s_hw
TRACE::2021-03-16.17:29:42::SCWPlatform::Sanity checking of platform is completed
LOG::2021-03-16.17:29:42::SCWPlatform::Started generating the artifacts for system configuration conv_accel_s_hw
LOG::2021-03-16.17:29:42::SCWSystem::Checking the domain zynq_fsbl
LOG::2021-03-16.17:29:42::SCWSystem::Doing application build for :  zynq_fsbl
TRACE::2021-03-16.17:29:42::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-03-16.17:29:42::SCWDomain::Skipping the build for domain :  zynq_fsbl
LOG::2021-03-16.17:29:42::SCWSystem::Checking the domain standalone_domain
LOG::2021-03-16.17:29:42::SCWSystem::Not a boot domain 
LOG::2021-03-16.17:29:42::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-03-16.17:29:42::SCWDomain::Generating domain artifcats
TRACE::2021-03-16.17:29:42::SCWMssOS::Generating standalone artifcats
TRACE::2021-03-16.17:29:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/qemu/
TRACE::2021-03-16.17:29:42::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt To C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/export/conv_accel_s_hw/sw/conv_accel_s_hw/standalone_domain/qemu/
TRACE::2021-03-16.17:29:42::SCWMssOS:: Copying the user libraries. 
TRACE::2021-03-16.17:29:42::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:42::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:42::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:42::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:42::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:42::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:42::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_19
TRACE::2021-03-16.17:29:42::SCWPlatform::Could not get the HWDB from existing dbname
TRACE::2021-03-16.17:29:42::SCWPlatform::Do not have an existing db opened. Attempting to open the hwDb. 
TRACE::2021-03-16.17:29:42::SCWPlatform::Opened new HwDB with name CPE_Wrapper_20
TRACE::2021-03-16.17:29:42::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:42::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:42::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:42::SCWMssOS::Completed writing the mss file at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp
TRACE::2021-03-16.17:29:42::SCWMssOS::Mss edits present, copying mssfile into export location C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:42::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-03-16.17:29:42::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-03-16.17:29:42::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-03-16.17:29:42::SCWMssOS::skipping the bsp build ... 
TRACE::2021-03-16.17:29:42::SCWMssOS::Copying to export directory.
TRACE::2021-03-16.17:29:43::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-03-16.17:29:43::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-03-16.17:29:43::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-03-16.17:29:43::SCWSystem::Completed Processing the sysconfig conv_accel_s_hw
LOG::2021-03-16.17:29:43::SCWPlatform::Completed generating the artifacts for system configuration conv_accel_s_hw
TRACE::2021-03-16.17:29:43::SCWPlatform::Started preparing the platform 
TRACE::2021-03-16.17:29:43::SCWSystem::Writing the bif file for system config conv_accel_s_hw
TRACE::2021-03-16.17:29:43::SCWSystem::dir created 
TRACE::2021-03-16.17:29:43::SCWSystem::Writing the bif 
TRACE::2021-03-16.17:29:43::SCWPlatform::Started writing the spfm file 
TRACE::2021-03-16.17:29:43::SCWPlatform::Started writing the xpfm file 
TRACE::2021-03-16.17:29:43::SCWPlatform::Completed generating the platform
TRACE::2021-03-16.17:29:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:43::SCWMssOS::Saving the mss changes C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-03-16.17:29:43::SCWMssOS::Completed writemss as part of save.
TRACE::2021-03-16.17:29:43::SCWMssOS::Commit changes completed.
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWWriter::formatted JSON is {
	"platformName":	"conv_accel_s_hw",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"conv_accel_s_hw",
	"platHandOff":	"C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/CPE_Wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/CPE_Wrapper.xsa",
	"deviceType":	"zynq",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP       -mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"conv_accel_s_hw",
	"systems":	[{
			"systemName":	"conv_accel_s_hw",
			"systemDesc":	"conv_accel_s_hw",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"conv_accel_s_hw",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynq_fsbl",
					"domainDispName":	"zynq_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"f803cb1f157e6bc4f7f8bde3b4039c20",
					"compatibleApp":	"zynq_fsbl",
					"domType":	"bootDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilrsa:1.6"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on ps7_cortexa9_0",
					"domainDesc":	"standalone_domain",
					"processors":	"ps7_cortexa9_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynq/qemu/",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"33ea0ef7f465d76deab0fe95d8f7a922",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-03-16.17:29:43::SCWPlatform::updated the xpfm file.
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to open the hw design at C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA given C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA absoulate path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform::DSA directory C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw
TRACE::2021-03-16.17:29:43::SCWPlatform:: Platform Path C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/hw/CPE_Wrapper.xsa
TRACE::2021-03-16.17:29:43::SCWPlatform:: Unique name xilinx:pynq-z2::0.0
TRACE::2021-03-16.17:29:43::SCWPlatform::Trying to set the existing hwdb with name CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Opened existing hwdb CPE_Wrapper_20
TRACE::2021-03-16.17:29:43::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-03-16.17:29:43::SCWMssOS::Checking the sw design at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
TRACE::2021-03-16.17:29:43::SCWMssOS::DEBUG:  swdes dump  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss|system_0||
C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/zynq_fsbl/zynq_fsbl_bsp/system.mss|system||

TRACE::2021-03-16.17:29:43::SCWMssOS::Sw design exists and opened at  C:/GitHub/ReconHardware/FPGA_Files/Projects/ConvolutionAccel_s/Software/conv_accel_s_hw/ps7_cortexa9_0/standalone_domain/bsp/system.mss
