[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TMS320C6713BGDPA200 production of TEXAS INSTRUMENTS from the text:/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n1 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443/C0068Highest-Performance Floating-Point Digital\nSignal Processor (DSP): TMS320C6713B−  Eight 32-Bit Instructions/Cycle−  32/64-Bit Data Word−  300-, 225-, 200-MHz (GDP and ZDP), and\n225-, 200-, 167-MHz (PYP) Clock Rates\n−  3.3-, 4.4-, 5-, 6-Instruction Cycle Times−  2400/1800, 1800/1350, 1600/1200, and\n1336/1000 MIPS/MFLOPS\n−  Rich Peripheral Set, Optimized for Audio−  Highly Optimized C/C++ Compiler−  Extended Temperature Devices Available\n/C0068Advanced Very Long Instruction Word(VLIW) TMS320C67x \uf8ea DSP Core\n−  Eight Independent Functional Units:\n−  2 ALUs (Fixed-Point)−  4 ALUs (Floating-/Fixed-Point)−  2 Multipliers (Floating-/Fixed-Point)\n−  Load-Store Architecture With 32 32-Bit\nGeneral-Purpose Registers\n−  Instruction Packing Reduces Code Size−  All Instructions Conditional\n/C0068Instruction Set Features−  Native Instructions for IEEE 754\n−  Single- and Double-Precision\n−  Byte-Addressable (8-, 16-, 32-Bit Data)−  8-Bit Overflow Protection−  Saturation; Bit-Field Extract, Set, Clear;\nBit-Counting; Normalization\n/C0068L1/L2 Memory Architecture−  4K-Byte L1P Program Cache\n(Direct-Mapped)\n−  4K-Byte L1D Data Cache (2-Way)−  256K-Byte L2 Memory Total: 64K-Byte \nL2 Unified Cache/Mapped RAM, and192K-Byte Additional L2 Mapped RAM\n/C0068Device Configuration−  Boot Mode: HPI, 8-, 16-, 32-Bit ROM Boot−  Endianness: Little Endian, Big Endian\n/C006832-Bit External Memory Interface (EMIF)−  Glueless Interface to SRAM, EPROM,\nFlash, SBSRAM, and SDRAM\n−  512M-Byte Total Addressable External\nMemory Space\n/C0068Enhanced Direct-Memory-Access (EDMA)Controller (16 Independent Channels)/C006816-Bit Host-Port Interface (HPI)\n/C0068Two McASPs−  Two Independent Clock Zones Each \n(1 TX and 1 RX)\n−  Eight Serial Data Pins Per Port: \nIndividually Assignable to any of theClock Zones\n−  Each Clock Zone Includes:\n−  Programmable Clock Generator−  Programmable Frame Sync Generator−  TDM Streams From 2-32 Time Slots−  Support for Slot Size:\n8, 12, 16, 20, 24, 28, 32 Bits\n−  Data Formatter for Bit Manipulation\n−  Wide Variety of I2S and Similar Bit\nStream Formats\n−  Integrated Digital Audio Interface\nTransmitter (DIT) Supports:\n−  S/PDIF, IEC60958-1, AES-3, CP-430\nFormats\n−  Up to 16 transmit pins−  Enhanced Channel Status/User Data\n−  Extensive Error Checking and Recovery\n/C0068Two Inter-Integrated Circuit Bus (I 2C Bus \uf8ea)\nMulti-Master and Slave Interfaces\n/C0068Two Multichannel Buffered Serial Ports:−  Serial-Peripheral-Interface (SPI)−  High-Speed TDM Interface−  AC97 Interface\n/C0068Two 32-Bit General-Purpose Timers\n/C0068Dedicated GPIO Module With 16 pins(External Interrupt Capable)\n/C0068Flexible Phase-Locked-Loop (PLL) BasedClock Generator Module\n/C0068IEEE-1149.1 (JTAG †)\nBoundary-Scan-Compatible\n/C0068208-Pin PowerPAD \uf8ea  PQFP (PYP) \n/C0068272-BGA Packages (GDP and ZDP) \n/C00680.13- µm/6-Level Copper Metal Process\n−  CMOS Technology\n/C00683.3-V I/Os, 1.2 ‡-V Internal (GDP/ZDP/ PYP)\n/C00683.3-V I/Os, 1.4-V Internal (GDP/ZDP) [300MHz]\n          \nPlease be aware that an important notice concerning avail ability, standard warranty, and use in critical applications o f\nTexasInstruments semiconductor products and disclaimers thereto appears at the end of this data sheet.\nCopyright \uf8e9 2006, Texas Instruments IncorporatedTMS320C67x and PowerPAD are trademarks of Texas Instruments.\nI2C Bus is a trademark of Philips Electronics N.V. Corporation\nAll trademarks are the property of their respective owners.†IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.‡These values are compatible with existing 1.26-V designs.\n/C0080/C0082/C0079/C0068/C0085/C0067/C0084/C0073/C0079/C0078  /C0068/C0065/C0084/C0065  /C0105/C0110/C0102/C0111/C0114/C0109/C0097/C0116/C0105/C0111/C0110  /C0105/C0115 /C0099/C0117/C0114/C0114/C0101/C0110/C0116  /C0097/C0115 /C0111/C0102 /C0112/C0117/C0098/C0108/C0105/C0099/C0097/C0116/C0105/C0111/C0110  /C0100/C0097/C0116/C0101/C0046\n/C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0115  /C0099/C0111/C0110/C0102/C0111/C0114/C0109  /C0116/C0111 /C0115/C0112/C0101/C0099/C0105/C0102/C0105/C0099/C0097/C0116/C0105/C0111/C0110/C0115  /C0112/C0101/C0114 /C0116/C0104/C0101 /C0116/C0101/C0114/C0109/C0115  /C0111/C0102 /C0084/C0101/C0120/C0097/C0115  /C0073/C0110/C0115/C0116/C0114/C0117/C0109/C0101/C0110/C0116/C0115\n/C0115/C0116/C0097/C0110/C0100/C0097/C0114/C0100  /C0119/C0097/C0114/C0114/C0097/C0110/C0116/C0121/C0046  /C0080/C0114/C0111/C0100/C0117/C0099/C0116/C0105/C0111/C0110  /C0112/C0114/C0111/C0099/C0101/C0115/C0115/C0105/C0110/C0103  /C0100/C0111/C0101/C0115  /C0110/C0111/C0116 /C0110/C0101/C0099/C0101/C0115/C0115/C0097/C0114/C0105/C0108/C0121  /C0105/C0110/C0099/C0108/C0117/C0100/C0101\n/C0116/C0101/C0115/C0116/C0105/C0110/C0103  /C0111/C0102 /C0097/C0108/C0108 /C0112/C0097/C0114/C0097/C0109/C0101/C0116/C0101/C0114/C0115/C0046\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n2 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table of Contents\nEMIF device speed 95 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nEMIF big endian mode correctness 97 . . . . . . . . . . . . . . . . \nbootmode 98 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nreset 98. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nabsolute maximum ratings over operating case\ntemperature range 99 . . . . . . . . . . . . . . . . . . . . . . . . . . \nrecommended operating conditions 99 . . . . . . . . . . . . . . . . \nelectrical characteristics over recommended ranges of\nsupply voltage and operating case temperature 100\nparameter measurement information 101 . . . . . . . . . . . . . . \nsignal transition levels 101 . . . . . . . . . . . . . . . . . . . . . . . . . . . \ntiming parameters and board routing analysis 103 . . . . . . \ninput and output clocks 105 . . . . . . . . . . . . . . . . . . . . . . . . . . \nasynchronous memory timing 108 . . . . . . . . . . . . . . . . . . . . \nsynchronous-burst memory timing 111 . . . . . . . . . . . . . . . . . \nsynchronous DRAM timing 113 . . . . . . . . . . . . . . . . . . . . . . . \nHOLD/HOLDA timing 119. . . . . . . . . . . . . . . . . . . . . . . . . . . \nBUSREQ timing 120 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nreset timing 121 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nexternal interrupt timing 123 . . . . . . . . . . . . . . . . . . . . . . . . . \nmultichannel audio serial port (McASP) timing 124 . . . . . . \ninter-integrated circuits (I2C) timing 127 . . . . . . . . . . . . . . . \nhost-port interface timing 129 . . . . . . . . . . . . . . . . . . . . . . . . \nmultichannel buffered serial port timing 132 . . . . . . . . . . . . \ntimer timing 142 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ngeneral-purpose input/output (GPIO) port timing 143 . . . . \nJTAG test-port timing 144 . . . . . . . . . . . . . . . . . . . . . . . . . . . \nmechanical data 145 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . revision history 3 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nGDP and ZDP 272-Ball BGA package (bottom view) 5 . . . . . \nPYP PowerPAD \uf8ea QFP package (top view) 10 . . . . . . . . . . . . \ndescription 11 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ndevice characteristics 12 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nfunctional block and CPU (DSP core) diagram 13 . . . . . . . . . . \nCPU (DSP core) description 14 . . . . . . . . . . . . . . . . . . . . . . . . . \nmemory map summary 16 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nperipheral register descriptions 18 . . . . . . . . . . . . . . . . . . . . . . . \nsignal groups description 27 . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ndevice configurations 32 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nconfiguration examples 40 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ndebugging considerations 47 . . . . . . . . . . . . . . . . . . . . . . . . . . . \nterminal functions 48 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ndevelopment support 64 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ndevice support 65 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nCPU CSR register description 68 . . . . . . . . . . . . . . . . . . . . . . . . \ncache configuration (CCFG) register description 70 . . . . . . . . \ninterrupts and interrupt selector 71 . . . . . . . . . . . . . . . . . . . . . . . \nexternal interrupt sources 73 . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nEDMA module and EDMA selector 74 . . . . . . . . . . . . . . . . . . . . \nPLL and PLL controller 77 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nmultichannel audio serial port (McASP) peripherals 84 . . . . . \nI2C 89. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \ngeneral-purpose input/output (GPIO) 90 . . . . . . . . . . . . . . . . . . \npower-down mode logic 91 . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \npower-supply sequencing 93 . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nIEEE 1149.1 JTAG compatibility statement 95 . . . . . . . . . . . . . \npower-supply decoupling 94 . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n3 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443REVISION HISTORY \nThe TMS320C67 13B device-specific documentation has been split from TMS320C6713, TMS320C6713B Float-\ning−Point Digital Signal Processors , literature number SPRS186K, into a separate Data Sheet, literature number\nSPRS294. It also highlights technical changes made to SPRS294 to generate SPRS294A. These changes aremarked by “ [Revision A] .” Additionally , made changes to SPRS294A to generate SPRS294B. These changes\nare marked by “[Revision B] .” Both Revision A and B changes are noted in the Revision History table below.\nScope: Updated information on McASP, McBSP and JTAG for clarification. Changed Pin Description for A12 and\nB11 (Revisions SPRS294 and SPRS294A). Updated Nomenclature figure by adding device−specific informationfor the ZDP package. TI Recommends for new designs  that the following pins be configured as such:\n/C0068Pin A12 connected directly to CV DD (core power)\n/C0068Pin B11 connected directly to V ss (ground)\nPAGE(S)\nNO.ADDITIONS/CHANGES/DELETIONS\n6Terminal Assignments for the 272-Ball GDP and ZDP Packages (in Order of Ball No.) table:Updated Signal Name for Ball No. A12\nUpdated Signal Name for Ball No. B11\n10PYP PowerPAD QFP package (top view):\nUpdated drawing\n32Device Configurations, device configurations at device reset section:Updated “For proper device operation...” paragraph [Revision B]\n33Device Configurations, Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0) section:\nRemoved “CE1  width 32−bit” from Functional Description for “ 00” in HD[4:3](BOOTMODE) Configuration Pin\n33Device Configurations, Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0) section:\nUpdated “All other HD pins...” footnote [Revision B]\n37Table 22 Peripheral Pin Selection Matrix:\nUpdated/changed MCBSP0DIS (DEVCFG bit) from “ ACLKKO ” to “ACLKXO ”\n46Configuration Example F (1 McBSP + HPI + 1 McASP) figure:\nUpdated from McBSP1DIS = 1 to McBSP1DIS = 0\n47Device Configurations, debugging considerations section:\nUpdated “Internal pullup/pulldown resistors...” paragraph [Revision B]\n49Terminal Functions, Resets and Interrupts section:\nUpdated IPU/IPD for RESET  Signal Name from “IPU” to “−−”\n50Terminal Functions table, Host Port Interface section:\nRemoved “CE1  width 32−bit” from Description for “ 00” in Bootmode HD[4:3]\n50Terminal Functions table, Host Port Interface section:\nUpdated “Other HD pins...” paragraph [Revision B]\n55Terminal Functions, Timer 1 section:\nUpdated Description for TINP1/AHCLKX0 Signal Name\n57Terminal Functions, Reserved for Test section:Updated Description for RSV Signal Name, 181 PYP, A12 GDP/ZDP\nUpdated Description for RSV Signal Name, 180 PYP, B11 GDP/ZDP\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n4 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PAGE(S)\nNO.ADDITIONS/CHANGES/DELETIONS\n57Terminal Functions, Reserved for Test section:\nUpdated/changed Description for RSV Signal Name, A12 GDP (to “recommended” ) − [Revision A]\nUpdated/changed Description for RSV Signal Name, B11 GDP (to “recommended” ) − [Revision A]\n57Terminal Functions, Reserved for Test section:\nUpdated/changed Description for RSV Signal Name D12 to include PYP 178 as follows:\n“...the D12/ 178 pin must be externally pulled down with a 10−k Ω resistor.”  [Revision B]\n66Device Support, device and development-support tool nomenclature section:\nUpdated figure for clarity\n67Device Support, document support section:Updated paragraphs for clarity\n92Power−Down Mode Logic − Triggering, Wake−up and Effects section:Updated paragraphs [Revision B]\n93Power−Down Mode Logic − Triggering, Wake−up and Effects section, Characteristics of the Power-Down Modes table:\nAdded “It is recommended to use the PLLPWDN bit (PLLCSR.1) as an alternative to PD3” to PRWD Field (BITS 15−10) −\n011100  − Effect on Chip’s Operation [Revision B]\n93Power−Down Mode Logic − Triggering, Wake−up and Effects section, Characteristics of the Power-Down Modes table:\nDeleted three paragraphs following table  [Revision B]\n95IEEE 1149.1 JTAG Compatibility Statement section:\nUpdated/added paragraphs for clarity\n96EMIF Device Speed section, Example Boards and Maximum EMIF Speed table:Type − 3−Loads Short Traces, EMIF Interface Components section:\nUpdated from “32−Bit SDRAMs” to “16−Bit SDRAMs” [Revision B]\n95IEEE 1149.1 JTAG Compatibility Statement section:\nUpdated/added paragraphs for clarity\n99Recommended Operating Conditions:Added VOS, Maximum voltage during overshoot row and associated footnote\nAdded VUS, Maximum voltage during undershoot row and associated footnote\n102Parameter Measurement Information, AC transient rise/fall time specifications section:\nAdded AC Transient Specification Rise Time figure\nAdded AC Transient Specification Fall Time figure\n124MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING:\ntiming requirements for McASP section:\nUpdated Parameter No. 3, t c(ACKRX),  from “33” to “greater of 2P or 33 ns” and added associated footnote\n124MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING:\nswitching characteristics over recommended operating conditions for McASP section:\nUpdated Parameter No. 11, t c(ACKRX),  from “33” to “greater of 2P or 33 ns” and added associated footnote\n125, 126 MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING section:\nUpdated McASP Input and Output drawings\n134MULTICHANNEL BUFFERED SERIAL PORT TIMING section:switching characteristics over recommended operating conditions for McBSP section:\nUpdated McBSP Timings figure\n147Mechanical Data section:\nAdded statement to the Packaging Information section\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n5 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443GDP and ZDP 272-Ball BGA package (bottom view) \n/C0086/C0083/C0083 /C0086/C0083/C0083\n/C0067/C0076/C0075/C0073/C0078 /C0067/C0086 /C0068/C0068/C0086/C0083/C0083 /C0086/C0083/C0083\n/C0086/C0083/C0083 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0067/C0069/C0050 /C0069/C0065/C0052 /C0068/C0086/C0068/C0068/C0069/C0068/C0049/C0055 /C0069/C0065/C0054 /C0068/C0086 /C0068/C0068 /C0069/C0065/C0049/C0051 /C0086/C0083/C0083 /C0069/C0065/C0049/C0053 /C0069/C0065/C0049/C0057 /C0067/C0069/C0049 /C0067/C0086/C0068/C0068 /C0086/C0083/C0083\n/C0071/C0080/C0091/C0053/C0093\n/C0040/C0069/C0088/C0084/C0095/C0073/C0078/C0084/C0053/C0041/C0047\n/C0065/C0077/C0085/C0084/C0069/C0073/C0078/C0048/C0071/C0080/C0091/C0052/C0093/C0047\n/C0040/C0069/C0088/C0084/C0095/C0073/C0078/C0084/C0052/C0041/C0047\n/C0065/C0077/C0085/C0084/C0069/C0073/C0078/C0049/C0067/C0086/C0068/C0068/C0069/C0068/C0049/C0054 /C0066/C0069/C0051 /C0067/C0069/C0051 /C0069/C0065/C0051 /C0069/C0065/C0053 /C0069/C0065/C0056 /C0069/C0065/C0049/C0048\n/C0069/C0077/C0085/C0052 /C0082/C0083/C0086 /C0078/C0077/C0073/C0069/C0065/C0049/C0050/C0068/C0086/C0068/C0068\n/C0072/C0068/C0057/C0047\n/C0071/C0080/C0091/C0057/C0093/C0072/C0068/C0054/C0047\n/C0065/C0072/C0067/C0076/C0075/C0082/C0049/C0067/C0086/C0068/C0068/C0072/C0068/C0052/C0047\n/C0071/C0080/C0091/C0048/C0093/C0072/C0068/C0051/C0047\n/C0065/C0077/C0085/C0084/C0069/C0049/C0069/C0068/C0050/C0048 /C0069/C0068/C0049/C0057\n/C0067/C0086/C0068/C0068/C0067/C0076/C0075\n/C0077/C0079/C0068/C0069/C0048/C0080/C0076/C0076/C0072/C0086/C0065/C0082/C0069/C0047\n/C0083/C0068/C0067/C0065/C0083 /C0047\n/C0083/C0083/C0065/C0068/C0083/C0068/C0086/C0068/C0068\n/C0072/C0068/C0049/C0052/C0047\n/C0071/C0080/C0091/C0049/C0052/C0093/C0072/C0068/C0049/C0050/C0047\n/C0071/C0080/C0091/C0049/C0050/C0093/C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068\n/C0086/C0083/C0083 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0082/C0083/C0086 /C0086/C0083/C0083 /C0084/C0082/C0083/C0084 /C0084/C0077/C0083 /C0069/C0077/C0085/C0049 /C0068/C0086/C0068/C0068/C0065/C0079/C0069/C0047\n/C0083/C0068/C0082/C0065/C0083 /C0047\n/C0083/C0083/C0079/C0069/C0086/C0083/C0083\n/C0068/C0086/C0068/C0068/C0069/C0065/C0049/C0049\n/C0072/C0068/C0049/C0053/C0047\n/C0071/C0080/C0091/C0049/C0053/C0093/C0072/C0068/C0049/C0048/C0047\n/C0071/C0080/C0091/C0049/C0048/C0093 /C0086/C0083/C0083/C0072/C0068/C0056/C0047\n/C0071/C0080/C0091/C0056/C0093/C0072/C0068/C0053/C0047\n/C0065/C0072/C0067/C0076/C0075/C0088/C0049/C0067/C0086/C0068/C0068 /C0086/C0083/C0083\n/C0086/C0083/C0083 /C0086/C0083/C0083/C0069/C0068/C0049/C0056 /C0066/C0069/C0050\n/C0086/C0083/C0083 /C0086/C0083/C0083/C0086/C0083/C0083 /C0086/C0083/C0083 /C0086/C0083/C0083 /C0086/C0083/C0083/C0086/C0083/C0083 /C0086/C0083/C0083 /C0086/C0083/C0083 /C0086/C0083/C0083/C0086/C0083/C0083\n/C0086/C0083/C0083 /C0086/C0083/C0083/C0086/C0083/C0083\n/C0086/C0083/C0083 /C0086/C0083/C0083/C0086/C0083/C0083 /C0086/C0083/C0083\n/C0049 /C0050/C0051 /C0052/C0053 /C0054/C0055 /C0056/C0057 /C0049 /C0048 /C0049 /C0049 /C0049 /C0050 /C0049 /C0051 /C0049 /C0052/C0049 /C0053 /C0049 /C0054/C0049 /C0055 /C0049 /C0056/C0049 /C0057 /C0050 /C0048/C0089\n/C0087\n/C0086\n/C0085\n/C0084\n/C0082\n/C0080\n/C0078\n/C0077\n/C0076\n/C0075\n/C0074\n/C0072\n/C0071\n/C0070\n/C0069\n/C0068\n/C0067\n/C0066\n/C0065/C0086/C0083/C0083\n/C0065/C0087/C0069 /C0047\n/C0083/C0068/C0087/C0069 /C0047\n/C0083/C0083/C0087/C0069\n/C0082/C0083/C0086 /C0084/C0067/C0075 /C0084/C0068/C0073 /C0084/C0068/C0079 /C0067/C0086 /C0068/C0068 /C0067/C0086/C0068/C0068 /C0086/C0083/C0083 /C0082/C0069/C0083/C0069/C0084 /C0086/C0083/C0083/C0072/C0068/C0049/C0051/C0047\n/C0071/C0080/C0091/C0049/C0051/C0093/C0072/C0068/C0049/C0049/C0047\n/C0071/C0080/C0091/C0049/C0049/C0093 /C0068/C0086/C0068/C0068/C0072/C0068/C0055/C0047\n/C0071/C0080/C0091/C0051/C0093/C0082/C0083/C0086/C0068/C0086/C0068/C0068 /C0069/C0065/C0055 /C0069/C0065/C0057 /C0086 /C0083/C0083 /C0069/C0065/C0049/C0052 /C0069/C0065/C0049/C0054 /C0069/C0065/C0049/C0056 /C0068/C0086 /C0068/C0068 /C0069/C0065/C0050/C0048 /C0069/C0065/C0050 /C0065/C0082/C0068/C0089 /C0069/C0067/C0076/C0075/C0079/C0085/C0084 /C0069/C0067/C0076/C0075/C0073/C0078/C0067/C0076/C0075/C0079/C0085/C0084/C0050/C0047\n/C0071/C0080/C0091/C0050/C0093\n/C0069/C0077/C0085/C0051 /C0082/C0083/C0086 /C0069/C0077/C0085/C0053/C0066/C0069/C0048 /C0068/C0086/C0068/C0068 /C0067/C0069/C0048 /C0067/C0086/C0068/C0068/C0069/C0065/C0049/C0055\n/C0086/C0083/C0083 /C0086/C0083/C0083 /C0086/C0083/C0083/C0068/C0086/C0068/C0068 /C0069/C0077/C0085/C0050/C0086/C0083/C0083 /C0068/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0086/C0083/C0083 /C0086/C0083/C0083 /C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0086/C0083/C0083 /C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0086/C0083/C0083 /C0069/C0065/C0050/C0049 /C0066/C0069/C0049 /C0086/C0083/C0083\n/C0086/C0083/C0083 /C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0082/C0083/C0086 /C0086 /C0083/C0083 /C0069/C0077/C0085/C0048 /C0067/C0076/C0075/C0079/C0085/C0084/C0051 /C0067/C0086 /C0068/C0068 /C0082/C0083/C0086 /C0086 /C0083/C0083 /C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0086/C0083/C0083/C0072/C0068/C0050/C0047\n/C0065/C0070/C0083/C0088/C0049/C0068/C0086/C0068/C0068/C0072/C0068/C0049/C0047\n/C0065/C0088/C0082/C0049/C0091/C0055/C0093/C0069/C0068/C0050/C0050 /C0069/C0068/C0050/C0049 /C0069/C0068/C0050/C0051\n/C0071/C0080/C0091/C0054/C0093\n/C0040/C0069/C0088/C0084/C0095/C0073/C0078/C0084/C0054/C0041/C0067/C0076/C0075/C0083/C0049/C0047\n/C0083/C0067/C0076/C0049/C0086/C0083/C0083/C0071/C0080/C0091/C0055/C0093\n/C0040/C0069/C0088/C0084/C0095/C0073/C0078/C0084/C0055/C0041/C0086/C0083/C0083 /C0086/C0083/C0083/C0069/C0068/C0049/C0051 /C0069/C0068/C0049/C0053 /C0069/C0068/C0049/C0052 /C0086/C0083/C0083 /C0086/C0083/C0083\n/C0072/C0068/C0083/C0049 /C0047\n/C0065/C0088/C0082/C0049/C0091/C0054/C0093/C0072/C0065/C0083/C0047\n/C0065/C0067/C0076/C0075/C0088/C0049/C0072/C0068/C0048/C0047\n/C0065/C0088/C0082/C0049/C0091/C0052/C0093/C0069/C0068/C0050/C0052 /C0069/C0068/C0050/C0053 /C0068/C0086 /C0068/C0068\n/C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0069/C0068/C0050/C0055 /C0069/C0068/C0050/C0054\n/C0067/C0086/C0068/C0068/C0072/C0068/C0083/C0050 /C0047\n/C0065/C0088/C0082/C0049/C0091/C0053/C0093/C0086/C0083/C0083/C0072/C0067/C0083/C0047\n/C0065/C0088/C0082/C0049/C0091/C0050/C0093/C0084/C0079/C0085/C0084/C0049/C0047\n/C0065/C0088/C0082/C0048/C0091/C0052/C0093/C0084/C0073/C0078/C0080/C0049/C0047\n/C0065/C0072/C0067/C0076/C0075/C0088/C0048/C0068/C0086/C0068/C0068 /C0067/C0086/C0068/C0068/C0067/C0086/C0068/C0068 /C0068/C0086/C0068/C0068 /C0069/C0068/C0049/C0049 /C0069/C0068/C0049/C0050\n/C0084/C0079/C0085/C0084/C0048/C0047\n/C0065/C0088/C0082/C0048/C0091/C0050/C0093/C0084/C0073/C0078/C0080/C0048/C0047\n/C0065/C0088/C0082/C0048/C0091/C0051/C0093/C0067/C0076/C0075/C0088/C0048/C0047\n/C0065/C0067/C0076/C0075/C0088/C0048/C0086/C0083/C0083/C0086/C0083/C0083 /C0069/C0068/C0057 /C0086 /C0083/C0083 /C0069/C0068/C0049/C0048 /C0086/C0083/C0083 /C0069/C0068/C0050/C0056 /C0069/C0068/C0050/C0057 /C0069/C0068/C0051/C0048\n/C0086/C0083/C0083 /C0072/C0067/C0078/C0084/C0076/C0048/C0047\n/C0065/C0088/C0082/C0049/C0091/C0051/C0093/C0072/C0067/C0078/C0084/C0076/C0049/C0047\n/C0065/C0088/C0082/C0049/C0091/C0049/C0093/C0072/C0082/C0047/C0087 /C0047\n/C0065/C0088/C0082/C0049/C0091/C0048/C0093/C0070/C0083/C0088/C0048/C0047\n/C0065/C0070/C0083/C0088/C0048/C0083/C0068/C0065/C0048 /C0086 /C0083/C0083 /C0086/C0083/C0083 /C0069/C0068/C0054 /C0069/C0068/C0055 /C0069/C0068/C0056\n/C0067/C0076/C0075/C0082/C0048/C0047\n/C0065/C0067/C0076/C0075/C0082/C0048/C0086/C0083/C0083/C0068/C0088/C0048/C0047\n/C0065/C0088/C0082/C0048/C0091/C0049/C0093/C0083/C0067/C0076/C0048 /C0069/C0068/C0051/C0049\n/C0086/C0083/C0083 /C0068/C0086/C0068/C0068/C0072/C0082/C0068/C0089 /C0047\n/C0065/C0067/C0076/C0075/C0082/C0049/C0072/C0072/C0087/C0073/C0076/C0047\n/C0065/C0070/C0083/C0082/C0049/C0070/C0083/C0082/C0048/C0047\n/C0065/C0070/C0083/C0082/C0048/C0067/C0076/C0075/C0082/C0049/C0047\n/C0065/C0088/C0082/C0048/C0091/C0054/C0093/C0068/C0082/C0049/C0047\n/C0083/C0068/C0065/C0049/C0086/C0083/C0083 /C0086/C0083/C0083 /C0068/C0086/C0068/C0068 /C0069/C0068/C0052 /C0069/C0068/C0053\n/C0068/C0082/C0048/C0047\n/C0065/C0088/C0082/C0048/C0091/C0048/C0093/C0068/C0086/C0068/C0068 /C0086/C0083/C0083/C0070/C0083/C0082/C0049/C0047\n/C0065/C0088/C0082/C0048/C0091/C0055/C0093\n/C0072/C0079/C0076/C0068 /C0072/C0079/C0076/C0068/C0065/C0066/C0085/C0083\n/C0082/C0069/C0081/C0072/C0073/C0078/C0084 /C0047\n/C0071/C0080/C0091/C0049/C0093/C0070/C0083/C0088/C0049/C0068/C0088/C0049/C0047\n/C0065/C0088/C0082/C0048/C0091/C0053/C0093/C0067/C0076/C0075/C0088/C0049/C0047\n/C0065/C0077/C0085/C0084/C0069/C0048/C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0069/C0068/C0050 /C0069/C0068/C0051 /C0067/C0086 /C0068/C0068\n/C0067/C0086/C0068/C0068 /C0086/C0083/C0083/C0067/C0076/C0075/C0083/C0048/C0047\n/C0065/C0072/C0067/C0076/C0075/C0082/C0048/C0067/C0086/C0068/C0068 /C0067/C0086/C0068/C0068 /C0069/C0068/C0048 /C0069/C0068/C0049 /C0086 /C0083/C0083\n/C0083/C0104/C0097/C0100/C0105/C0110/C0103  /C0100/C0101/C0110/C0111/C0116/C0101/C0115  /C0116/C0104/C0101 /C0071/C0068/C0080  /C0112/C0097/C0099/C0107/C0097/C0103/C0101  /C0112/C0105/C0110 /C0102/C0117/C0110/C0099/C0116/C0105/C0111/C0110/C0115  /C0116/C0104/C0097/C0116 /C0100/C0114/C0111/C0112  /C0111/C0117/C0116 /C0111/C0110 /C0116/C0104/C0101 /C0080/C0089/C0080  /C0112/C0097/C0099/C0107/C0097/C0103/C0101/C0046\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n6 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Packages (in Order of Ball No.)\nBALL NO. SIGNAL NAME BALL NO. SIGNAL NAME\nA1 VSS C1 GP[5](EXT_INT5)/AMUTEIN0\nA2 VSS C2 GP[4](EXT_INT4)/AMUTEIN1\nA3 CLKIN C3 CVDD\nA4 CVDD C4 CLKMODE0\nA5 RSV C5 PLLHV\nA6 TCK C6 VSS\nA7 TDI C7 CVDD\nA8 TDO C8 VSS\nA9 CVDD C9 VSS\nA10 CVDD C10 DVDD\nA11 VSS C11 EMU4\nA12 RSV [connect directly to CV DD] C12 RSV\nA13 RESET C13 NMI\nA14 VSS C14 HD14/GP[14]\nA15 HD13/GP[13] C15 HD12/GP[12]\nA16 HD11/GP[11] C16 HD9/GP[9]\nA17 DVDD C17 HD6/AHCLKR1\nA18 HD7/GP[3] C18 CVDD\nA19 VSS C19 HD4/GP[0]\nA20 VSS C20 HD3/AMUTE1\nB1 VSS D1 DVDD\nB2 CVDD D2 GP[6](EXT_INT6)\nB3 DVDD D3 EMU2\nB4 VSS D4 VSS\nB5 RSV D5 CVDD\nB6 TRST D6 CVDD\nB7 TMS D7 RSV\nB8 DVDD D8 VSS\nB9 EMU1 D9 EMU0\nB10 EMU3 D10 CLKOUT3\nB11 RSV [connect directly to V SS] D11 CVDD\nB12 EMU5 D12 RSV\nB13 DVDD D13 VSS\nB14 HD15/GP[15] D14 CVDD\nB15 VSS D15 CVDD\nB16 HD10/GP[10] D16 DVDD\nB17 HD8/GP[8] D17 VSS\nB18 HD5/AHCLKX1 D18 HD2/AFSX1\nB19 CVDD D19 DVDD\nB20 VSS D20 HD1/AXR1[7]\nShading denotes the GDP and ZDP package pin functions that drop out on the PYP package.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n7 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)\nBALL NO. SIGNAL NAME BALL NO. SIGNAL NAME\nE1 CLKS1/SCL1 J17 HOLD\nE2 VSS J18 HOLDA\nE3 GP[7](EXT_INT7) J19 BUSREQ\nE4 VSS J20 HINT/GP[1]\nE17 VSS K1 CVDD\nE18 HAS/ACLKX1 K2 VSS\nE19 HDS1/AXR1[6] K3 CLKS0/AHCLKR0\nE20 HD0/AXR1[4] K4 CVDD\nF1 TOUT1/AXR0[4] K9 VSS\nF2 TINP1/AHCLKX0 K10 VSS\nF3 DVDD K11 VSS\nF4 CVDD K12 VSS\nF17 CVDD K17 CVDD\nF18 HDS2/AXR1[5] K18 ED0\nF19 VSS K19 ED1\nF20 HCS/AXR1[2] K20 VSS\nG1 TOUT0/AXR0[2] L1 FSX1\nG2 TINP0/AXR0[3] L2 DX1/AXR0[5]\nG3 CLKX0/ACLKX0 L3 CLKX1/AMUTE0\nG4 VSS L4 CVDD\nG17 VSS L9 VSS\nG18 HCNTL0/AXR1[3] L10 VSS\nG19 HCNTL1/AXR1[1] L11 VSS\nG20 HR/W/AXR1[0] L12 VSS\nH1 FSX0/AFSX0 L17 CVDD\nH2 DX0/AXR0[1] L18 ED2\nH3 CLKR0/ACLKR0 L19 ED3\nH4 VSS L20 CVDD\nH17 VSS M1 CLKR1/AXR0[6]\nH18 DVDD M2 DR1/SDA1\nH19 HRDY/ACLKR1 M3 FSR1/AXR0[7]\nH20 HHWIL/AFSR1 M4 VSS\nJ1 DR0/AXR0[0] M9 VSS\nJ2 DVDD M10 VSS\nJ3 FSR0/AFSR0 M11 VSS\nJ4 VSS M12 VSS\nJ9 VSS M17 VSS\nJ10 VSS M18 DVDD\nJ11 VSS M19 ED4\nJ12 VSS M20 ED5\nShading denotes the GDP and ZDP package pin functions that drop out on the PYP package.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n8 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)\nBALL NO. SIGNAL NAME BALL NO. SIGNAL NAME\nN1 SCL0 U9 VSS\nN2 SDA0 U10 CVDD\nN3 ED31 U11 CVDD\nN4 VSS U12 DVDD\nN17 VSS U13 VSS\nN18 ED6 U14 CVDD\nN19 ED7 U15 CVDD\nN20 ED8 U16 DVDD\nP1 ED28 U17 VSS\nP2 ED29 U18 EA21\nP3 ED30 U19 BE1\nP4 VSS U20 VSS\nP17 VSS V1 ED20\nP18 ED9 V2 ED19\nP19 VSS V3 CVDD\nP20 ED10 V4 ED16\nR1 DVDD V5 BE3\nR2 ED27 V6 CE3\nR3 ED26 V7 EA3\nR4 CVDD V8 EA5\nR17 CVDD V9 EA8\nR18 DVDD V10 EA10\nR19 ED11 V11 ARE/SDCAS/SSADS\nR20 ED12 V12 AWE/SDWE/SSWE\nT1 ED24 V13 DVDD\nT2 ED25 V14 EA12\nT3 DVDD V15 DVDD\nT4 VSS V16 EA17\nT17 VSS V17 CE0\nT18 ED13 V18 CVDD\nT19 ED15 V19 DVDD\nT20 ED14 V20 BE0\nU1 ED22 W1 VSS\nU2 ED21 W2 CVDD\nU3 ED23 W3 DVDD\nU4 VSS W4 ED17\nU5 DVDD W5 VSS\nU6 CVDD W6 CE2\nU7 DVDD W7 EA4\nU8 VSS W8 EA6\nShading denotes the GDP and ZDP package pin functions that drop out on the PYP package.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n9 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 1. Terminal Assignments for the 272-Ball GDP and ZDP Package (in Order of Ball No.) (Continued)\nBALL NO. SIGNAL NAME BALL NO. SIGNAL NAME\nW9 DVDD Y5 ARDY\nW10 AOE/SDRAS/SSOE Y6 EA2\nW11 VSS Y7 DVDD\nW12 DVDD Y8 EA7\nW13 EA11 Y9 EA9\nW14 EA13 Y10 ECLKOUT\nW15 EA15 Y11 ECLKIN\nW16 VSS Y12 CLKOUT2/GP[2]\nW17 EA19 Y13 VSS\nW18 CE1 Y14 EA14\nW19 CVDD Y15 EA16\nW20 VSS Y16 EA18\nY1 VSS Y17 DVDD\nY2 VSS Y18 EA20\nY3 ED18 Y19 VSS\nY4 BE2 Y20 VSS\nShading denotes the GDP and ZDP package pin functions that drop out on the PYP package.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n10 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PYP PowerPAD \uf8ea QFP package (top view) \nTRSTHD5/AHCLKX1\nHD8/GP[8]\nHD6/AHCLKR1\nHD7/GP[3]\nHD9/GP[9]\nHD10/GP[10]\nHD11/GP[11]\nHD12/GP[12]\nHD13/GP[13]\nHD14/GP[14]HD15/GP[15]\nNMI\nRSV\nRSV\nEMU1\nEMU0\nTDO\nTDI\nTMS\nTCK\nRSV\nRSV\nCLKIN\nCLKMODE0\n1\n2\n3\n456\n7\n8910\n11\n121314\n15\n1617\n18\n192021\n22\n232425\n26\n272829\n30\n313233\n34\n3536\n37\n383940\n41\n42\n4344\n45\n464748\n49\n5051HD4/GP[0]\nHD2/AFSX1\nHD3/AMUTE1\nHD1/AXR1[7]\nHD0/AXR1[4]\nHCNTL0/AXR1[3]\nHCNTL1/AXR1[1]\nHR/\nHHWIL/AFSR1\nBUSREQ\nHINT\nED0\nED1\nED2\nED3\nED5\nED4\nED8\nED7ED6\nED10\nED9\nED12\nED11\nED14\nED15ED13\nEA21\nEA20\nEA19\nEA17\nEA18\nEA15EA12\nEA16\nEA13\nEA14\nEA11\nCLKOUT2/GP[2]\nECLKIN\nECLKOUT\nEA10\nEA9\nEA7EA8\nEA6\nEA5\nEA4\nEA3\nEA2\nARDY104\n103\n102101\n100\n999897\n96\n959493\n92\n9190\n89\n888786\n85\n8483\n82\n818079\n78\n7776\n75\n747372\n71\n706968\n67\n6665\n64\n636261\n60\n5958\n57\n565554\n5352GP[4](EXT_INT4)/AMUTEIN1\nGP[6](EXT_INT6)\nGP[5](EXT_INT5)/AMUTEIN0\nDDGP[7](EXT_INT7)\nCLKS1/SCL1\nTINP1/AHCLKX0\nTOUT1/AXR0[4]\nCLKX0/ACLKX0\nTINP0/AXR0[3]\nTOUT0/AXR0[2]\nCLKR0/ACLKR0\nDX0/AXR0[1]\nFSX0/AFSX0\nFSR0/AFSR0\nDR0/AXR0[0]\nCLKS0/AHCLKR0\nFSX1\nDX1/AXR0[5]\nCLKX1/AMUTE0\nCLKR1/AXR0[6]\nDR1/SDA1\nFSR1/AXR0[7]\nSCL0\nSDA0156\n155\n154153152\n151\n150149\n148\n147146145\n144\n143142\n141\n140139138\n137\n136135134\n133\n132131\n130\n129128127\n126\n125124\n123\n122121120\n119\n118117\n116\n115114113\n112\n111\n110\n109\n108\n107106\n105157\n158159\n160\n161162163\n164\n165166167\n168\n169170\n171\n172173174\n175\n176177\n178\n179180181\n182\n183184\n185\n186187188\n189\n190191192\n193\n194195\n196\n197198199\n200\n201202\n203\n204205206\n207\n208RESET\n/GP[1]W/AXR1[0]HAS/ACLKX1\nHCS/AXR1[2]HDS1/AXR1[6]\nHDS2/AXR1[5]\nHRDY/ACLKR1\nCE3CE2CE1\nCE0BE1BE0HOLDAHOLD\nARE/SDCAS/SSADS\nAOE/SDRAS/SSOEAWE/SDWE/SSWE\nDVDD\nDVDDRSV\nPLLHVCLKOUT3\nDVDVDD\nDDDV\nDDDV\nDDDVDDDV\nDDDVDVDDDVDDDVDD\nDVDDDDCV\nCVDDDVDD\nDVDDCVDD\nCVDDCVDDCVDD\nDDCVDDCV\nDDCVCVDDCVDDDDCVCVDDDDCV\nDDCV\nDDCV\nDDCVCVDDCVDDDDCVDDCV\nCVDD\nCVDD\nVSSVSSVSS\nSSVVSS\nSSVSSV\nSSV\nSSV\nSSVSSV\nSSVSSV\nSSV\nSSV\nVSSSSVVSSVSSSSVVSSSSV\nSSVVSSVSSVSSSSV\nVSS\nRSV\nVSS\nSSVDDCVDVDD\nDDDV\nDDCV\nDDCV\nDDDV\nSSV\nDDCVDVDDVSSCVDDDDDVDDCV\nVSS\nCVDD\nCVDDPYP 208-PIN PowerPAD \uf8ea PLASTIC QUAD FLATPACK (PQFP)\n(TOP VIEW)\nVSS\nCVDD\nVSS\nNOTE: All linear dimensions are in millimeters. This pad is electrically and thermally connected to the backside of the die. \nFor the TMS320C6713B 208-Pin PowerPAD plastic quad flatpack, the external thermal pad dimensions are: 7.2 x 7.2 mm and the ther mal\npad is externally flush with the mold compound.6,798,30Exposed\nThermal \nPAD\n6,798,30\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n11 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443description \nThe TMS320C67x /C0116 DSPs (including the TMS320C6713B device †) compose the floating-point DSP generation\nin the TMS320C6000 /C0116 DSP platform. The C6713B device is based on the high-performance, advanced\nvery-long-instruction-word (VLIW) architecture developed by Texas Instruments (TI), making this DSP anexcellent choice for multichannel and multifunction applications.\nOperating at 225 MHz, the C6713B delivers up to 1350 million floating-point operations per second (MFLOPS),\n1800 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 450 millionmultiply-accumulate operations per second (MMACS).\nOperating at 300 MHz, the C6713B delivers up to 1800 million floating-point operations per second (MFLOPS),\n2400 million instructions per second (MIPS), and with dual fixed-/floating-point multipliers up to 600 millionmultiply-accumulate operations per second (MMACS).\nThe C6713B uses a two-level cache-based architecture and has a powerful and diverse set of peripherals. The\nLevel 1 program cache (L1P) is a 4K-byte direct-mapped cache and the Level 1 data cache (L1D) is a 4K-byte\n2-way set-associative cache. The Level 2 memory/cache (L2) consists of a 256K-byte memory space that isshared between program and data space. 64K bytes of the 256K bytes in L2 memory can be configured asmapped memory, cache, or combinations of the two. The remaining 192K bytes in L2 serves as mapped SRAM.\nThe C6713B has a rich peripheral set that includes two Multichannel Audio Serial Ports (McASPs), two\nMultichannel Buffered Serial Ports (McBSPs), two Inter-Integrated Circuit (I2C) buses, one dedicatedGeneral-Purpose Input/Output (GPIO) module, two general-purpose timers, a host-port interface (HPI), and a\nglueless external memory interface (EMIF) capable of interfacing to SDRAM, SBSRAM, and asynchronousperipherals.\nThe two McASP interface modules each support one transmit and one receive clock zone. Each of the McASP\nhas eight serial data pins which can be individually allocated to any of the two zones. The serial port supportstime-division multiplexing on each pin from 2 to 32 time slots. The C6713B has sufficient bandwidth to support\nall 16 serial data pins transmitting a 192 kHz stereo signal. Serial data in each zone may be transmitted andreceived on multiple serial data pins simultaneously and formatted in a multitude of variations on the PhilipsInter-IC Sound (I2S) format.\nIn addition, the McASP transmitter may be programmed to output multiple S/PDIF, IEC60958, AES-3, CP-430\nencoded data channels simultaneously, with a single RAM containing the full implementation of user data and\nchannel status fields.\nThe McASP also provides extensive error-checking and recovery features, such as the bad clock detection\ncircuit for each high-frequency master clock which verifies that the master clock is within a programmedfrequency range.\nThe two I2C ports on the TMS320C6713B allow the DSP to easily control peripheral devices and communicate\nwith a host processor. In addition, the standard multichannel buffered serial port (McBSP) may be used tocommunicate with serial peripheral interface (SPI) mode peripheral devices.\nThe TMS320C6713B device has two bootmodes: from the HPI or from external asynchronous ROM. For more\ndetailed information, see the bootmode  section of this data sheet.\nThe TMS320C67x DSP generation is supported by the TI eXpressDSP /C0116 set of industry benchmark\ndevelopment tools, including a highly optimizing C/C++ Compiler, the Code Composer Studio /C0116 Integrated\nDevelopment Environment (IDE), JTAG-based emulation and real-time debugging, and the DSP/BIOS /C0116\nkernel.\nTMS320C6000, eXpressDSP, Code Composer Studio, and DSP/BIOS are trademarks of Texas Instruments.\n†Throughout the remainder of this document, TMS320C6713B shall be referred to as C6713B or 13B.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n12 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443device characteristics \nTable 2 provides an overview of the C6713B DSP. The table shows significant features of the device, including\nthe capacity of on-chip RAM, the peripherals, the execution time, and the package type with pin count. For more\ndetails on the C67x \uf8ea DSP device part numbers and part numbering, see Figure 12.\nTable 2. Characteristics of the C6713B Processor\nHARDWARE FEATURESINTERNAL CLOCK\nSOURCEC6713B\n(FLOATING-POINT DSP)HARDWARE FEATURESSOURCE\nGDP/ZDP PYP\nPeripherals EMIF SYSCLK3 or ECLKIN 1 (32 bit) 1 (16 bit) Peripherals\nNot all peripheral pins areEDMA(16 Channels)CPU clock frequency 1\nNot all peripheral pins are\navailable at the same HPI (16 bit) SYSCLK2 1 available at the same\ntime. (For more details,\nsee the DeviceMcASPs AUXCLK, SYSCLK2 † 2\nsee the Device\nConfigurations section.) I2Cs SYSCLK2 2Configurations section.) \nPeripheral performance isMcBSPs SYSCLK2 2\nPeripheral performance is\ndependent on chip-level32-Bit Timers 1/2 of SYSCLK2 2dependent on chip-level\nconfiguration. GPIO Module SYSCLK2 1\nSize (Bytes) 264K\nOn-Chip MemoryOrganization4K-Byte (4KB) L1 Program (L1P) Cache\n4KB L1 Data (L1D) Cache\n64KB Unified L2 Cache/Mapped RAM\n192KB L2 Mapped RAM\nCPU ID+CPU Rev ID Control Status Register (CSR.[31:16]) 0x0203\nBSDL File For the C6713B BSDL file, contact your Field Sales Representative.\nFrequency MHz 300, 225, 200 225, 200, 167\nCycle Time ns3.3 ns (GDP-300, ZDP-300)4.4 ns (GDP-225, ZDP-225)\n5 ns (GDP A-200,\nZDPA-200)5 ns (PYP-200)\n4.4 ns (PYP-225)\n6 ns (PYP A−167)\n5 ns (PYP A-200)\nVoltageCore (V)1.20‡ V\n1.4 V (−300)1.2 V\nVoltage\nI/O (V) 3.3 V\nClock Generator OptionsPrescalerMultiplier\nPostscaler/1, /2, /3, ..., /32\nx4, x5, x6, ..., x25\n/1, /2, /3, ..., /32\nPackages27 x 27 mm272-Ball BGA (GDP)\n272-Ball BGA (ZDP)−\nPackages\n28 x 28 mm −208-Pin PowerPAD \uf8ea\nPQFP (PYP)\nProcess Technology µm 0.13\nProduct Status\nProduct Preview (PP)\nAdvance Information (AI)\nProduction Data (PD)PD§\n†AUXCLK is the McASP internal high-frequency clock source for serial transfers. SYSCLK2 is the McASP system clock used for the c lock\ncheck (high-frequency) circuit.\n‡This value is compatible with existing 1.26-V designs.\n§PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instru ments\nstandard warranty. Production processing does not necessarily include testing of all parameters.\nC67x is a trademark of Texas Instruments.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n13 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443functional block and CPU (DSP core) diagram \nTestC67x \uf8ea CPU\nData Path B\nB Register FileInstruction Fetch\nInstruction Dispatch\nInstruction Decode\nData Path A\nA Register File\nPower-Down\nLogic.L1†.S1†.M1†.D1 .D2 .M2 †.S2†.L2†L1P Cache\nDirect Mapped\n4K Bytes Total\nControl\nRegisters\nControl\nLogic\nL1D Cache\n2-Way\nSet Associative\n4K BytesIn-Circuit\nEmulation\nInterrupt\nControlDigital Signal Processor\n†In addition to fixed-point instructions, these functional units execute floating-point instructions.Enhanced\nDMA\nController\n(16 channel)L2 Cache/\nMemory\n4 Banks\n64K Bytes\nTotal\n(up to\n4-Way)\nClock Generator and PLL \nx4 through x25 Multiplier\n/1 through /32 DividersL2\nMemory\n192K\nBytesEMIF\nMcASP1\nMcASP0\nMcBSP1\nMcBSP0\nI2C1\nI2C0\nTimer 1\nTimer 0\nGPIO\nHPIPin Multiplexing\nMcBSPs interface to:\n−SPI Control Port\n−High-Speed TDM Codecs\n−AC97 Codecs−Serial EEPROMEMIF interfaces to: \n−SDRAM\n−SBSRAM\n−SRAM, −ROM/Flash, and −I/O devicesMcASPs interface to:\n−I2S Multichannel ADC, DAC, Codec, DIR\n−DIT: Multiple Outputs32\n16\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n14 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443CPU (DSP core) description \nThe TMS320C6713B floating-point digital signal processor is based on the C67x CPU. The CPU fetches\nadvanced very-long instruction words (VLIW) (256 bits wide) to supply up to eight 32-bit instructions to the eight\nfunctional units during every clock cycle. The VLIW architecture features controls by which all eight units do not\nhave to be supplied with instructions if they are not ready to execute. The first bit of every 32-bit instructiondetermines if the next instruction belongs to the same execute packet as the previous instruction, or whetherit should be executed in the following clock as a part of the next execute packet. Fetch packets are always 256bits wide; however, the execute packets can vary in size. The variable-length execute packets are a key\nmemory-saving feature, distinguishing the C67x CPU from other VLIW architectures.\nThe CPU features two sets of functional units. Each set contains four units and a register file. One set contains\nfunctional units .L1, .S1, .M1, and .D1; the other set contains units .D2, .M2, .S2, and .L2. The two register fileseach contain 16 32-bit registers for a total of 32 general-purpose registers. The two sets of functional units, along\nwith two register files, compose sides A and B of the CPU (see the functional block and CPU diagram andFigure 1). The four functional units on each side of the CPU can freely share the 16 registers belonging to that\nside. Additionally, each side features a single data bus connected to all the registers on the other side, by which\nthe two sets of functional units can access data from the register files on the opposite side. While register accessby functional units on the same side of the CPU as the register file can service all the units in a single clock cycle,register access using the register file across the CPU supports one read and one write per cycle.\nThe C67x CPU executes all C62x instructions. In addition to C62x fixed-point instructions, the six out of eight\nfunctional units (.L1, .S1, .M1, .M2, .S2, and .L2) also execute floating-point instructions. The remaining twofunctional units (.D1 and .D2) also execute the new LDDW instruction which loads 64 bits per CPU side for atotal of 128 bits per cycle.\nAnother key feature of the C67x CPU is the load/store architecture, where all instructions operate on registers\n(as opposed to data in memory). Two sets of data-addressing units (.D1 and .D2) are responsible for all datatransfers between the register files and the memory. The data address driven by the .D units allows dataaddresses generated from one register file to be used to load or store data to  or from the other register file. The\nC67x CPU supports a variety of indirect addressing modes using either linear- or circular-addressing modeswith 5- or 15-bit offsets. All instructions are conditional, and most can access any one of the 32 registers. Some\nregisters, however, are singled out to support specific addressing or to hold the condition for conditionalinstructions (if the condition is not automatically “true”). The two .M functional units are dedicated for multiplies.\nThe two .S and .L functional units perform a general set of arithmetic, logical, and branch functions with resultsavailable every clock cycle.\nThe processing flow begins when a 256-bit-wide instruction fetch packet is fetched from a program memory.\nThe 32-bit instructions destined for the individual functional units are “linked” together by “1” bits in the leastsignificant bit (LSB) position of the instructions. The instructions that are “chained” together for simultaneousexecution (up to eight in total) compose an execute packet. A “0” in the LSB of an instruction breaks the chain,\neffectively placing the instructions that follow it in the next execute packet. If an execute packet crosses thefetch-packet boundary (256 bits wide), the assembler places it in the next fetch packet, while the remainder of\nthe current fetch packet is padded with NOP instructions. The number of execute packets within a fetch packetcan vary from one to eight. Execute packets are dispatched to their respective functional units at the rate of oneper clock cycle and the next 256-bit fetch packet is not fetched until all the execute packets from the current fetchpacket have been dispatched. After decoding, the instructions simultaneously drive all active functional unitsfor a maximum execution rate of eight instructions every clock cycle. While most results are stored in 32-bitregisters, they can be subsequently moved to memory as bytes or half-words as well. All load and storeinstructions are byte-, half-word, or word-addressable.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n15 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443CPU (DSP core) description (continued)\n8ÁÁÁÁÁÁÁÁ\nÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁ\nÁÁÁÁ\n8long srcdstsrc2src1\nsrc1\nsrc1\nsrc1\nsrc1\nsrc1\nsrc1\nsrc1long dst\nlong dst\ndst\ndst\ndst\ndst\ndst\ndst\ndstsrc2\nsrc2\nsrc2\nsrc2\nsrc2\nsrc2\nsrc2long src\nlong srclong dst\nlong dstlong src8\n88ÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁ\nÁÁÁÁÁÁÁÁÁÁÁÁÁÁÁ\n2X\n1X\n.L2†.S2†.M2†.D2Á\nÁÁÁÁÁ\nÁ\nÁÁÁÁÁ\nÁ\nÁÁÁÁÁÁÁ\nÁÁÁ\nÁ\nÁ\nÁÁ\nÁÁÁ\nÁÁ\nÁÁ.D1.M1†Á\nÁ\nÁ\nÁÁ\nÁÁ Á\nÁ\nÁ ÁÁ.S1†Á\nÁÁ\nÁ\nÁ.L1†ÁÁ\nÁÁ\nÁ\nÁÁ\nÁ\nÁÁÁ\nÁ\nControl\nRegister FileÁDA1\nDA2ST1\nLD1 32 LSB\nLD2 32 LSB\nLD2 32 MSB32\n32Data Path A\nData Path BRegister \nFile A\n(A0−A15)\nRegister \n File B\n(B0−B15)LD1 32 MSB\n32\nST2328\n88Á\nÁ\n†In addition to fixed-point instructions, these functional units execute floating-point instructions.\nFigure 1. TMS320C67x \uf8ea CPU (DSP Core) Data Paths\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n16 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443memory map summary \nTable 3 shows the memory map address ranges of the device.\nTable 3. Memory Map Summary\nMEMORY BLOCK DESCRIPTION BLOCK SIZE (BYTES) HEX ADDRESS RANGE\nInternal RAM (L2) 192K 0000 0000 – 0002 FFFF\nInternal RAM/Cache 64K 0003 0000 – 0003 FFFF\nReserved 24M – 256K 0004 0000 – 017F FFFF\nExternal Memory Interface (EMIF) Registers 256K 0180 0000 – 0183 FFFF\nL2 Registers 128K 0184 0000 – 0185 FFFF\nReserved 128K 0186 0000 – 0187 FFFF\nHPI Registers 256K 0188 0000 – 018B FFFF\nMcBSP 0 Registers 256K 018C 0000 – 018F FFFF\nMcBSP 1 Registers 256K 0190 0000 – 0193 FFFF\nTimer 0 Registers 256K 0194 0000 – 0197 FFFF\nTimer 1 Registers 256K 0198 0000 – 019B FFFF\nInterrupt Selector Registers 512 019C 0000 – 019C 01FF\nDevice Configuration Registers 4 019C 0200 – 019C 0203\nReserved 256K − 516 019C 0204 – 019F FFFF\nEDMA RAM and EDMA Registers 256K 01A0 0000 – 01A3 FFFF\nReserved 768K 01A4 0000 – 01AF FFFF\nGPIO Registers 16K 01B0 0000 – 01B0 3FFF\nReserved 240K 01B0 4000 – 01B3 FFFF\nI2C0 Registers 16K 01B4 0000 – 01B4 3FFF\nI2C1 Registers 16K 01B4 4000 – 01B4 7FFF\nReserved 16K 01B4 8000 – 01B4 BFFF\nMcASP0 Registers 16K 01B4 C000 – 01B4 FFFF\nMcASP1 Registers 16K 01B5 0000 – 01B5 3FFF\nReserved 160K 01B5 4000 – 01B7 BFFF\nPLL Registers 8K 01B7 C000 – 01B7 DFFF\nReserved 264K 01B7 E000 – 01BB FFFF\nEmulation Registers 256K 01BC 0000 – 01BF FFFF\nReserved 4M 01C0 0000 – 01FF FFFF\nQDMA Registers 52 0200 0000 – 0200 0033\nReserved 16M − 52 0200 0034 – 02FF FFFF\nReserved 720M 0300 0000 – 2FFF FFFF\nMcBSP0 Data Port 64M 3000 0000 – 33FF FFFF\nMcBSP1 Data Port 64M 3400 0000 – 37FF FFFF\nReserved 64M 3800 0000 – 3BFF FFFF\nMcASP0 Data Port 1M 3C00 0000 – 3C0F FFFF\nMcASP1 Data Port 1M 3C10 0000 – 3C1F FFFF\nReserved 1G + 62M 3C20 0000 – 7FFF FFFF\nEMIF CE0 † 256M 8000 0000 – 8FFF FFFF\nEMIF CE1 † 256M 9000 0000 – 9FFF FFFF\nEMIF CE2 † 256M A000 0000 – AFFF FFFF\nEMIF CE3 † 256M B000 0000 – BFFF FFFF\nReserved 1G C000 0000 – FFFF FFFF\n†The number of EMIF address pins (EA[21:2]) limits the maximum addressable memory (SDRAM) to 128MB per CE space.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n17 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443L2 memory structure expanded\nFigure 2 shows the detail of the L2 memory structure.\n0x0000 0000011 010 001 111\n0x0003 0000000L2 Mode L2 Memory Block  Base AddressÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎÎ\n0x0003 C0000x0003 80000x0003 4000\n0x0003 FFFF16K\n1-Way\n Cache\n32K \n2-Way Cache\n48K 3-Way Cache\n64K 4-Way Cache256K SRAM (All)\n240K SRAM\n224K SRAM\n208K SRAM\n192K SRAM192K-Byte RAM\n16K-Byte RAM\n16K-Byte RAM\n16K-Byte RAM\n16K-Byte RAM\nFigure 2. L2 Memory Configuration\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n18 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions \nTable 4 through Table 17 identify the peripheral registers for the device by their register names, acronyms, and\nhex address or hex address range. For more detailed information on the register contents, bit names and theirdescriptions, see the specific peripheral reference guide listed in the TMS320C6000 DSP Peripherals Overview\nReference Guide  (literature number SPRU190).\nTable 4. EMIF Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n0180 0000 GBLCTL EMIF global control\n0180 0004 CECTL1 EMIF CE1 space control\n0180 0008 CECTL0 EMIF CE0 space control\n0180 000C − Reserved\n0180 0010 CECTL2 EMIF CE2 space control\n0180 0014 CECTL3 EMIF CE3 space control\n0180 0018 SDCTL EMIF SDRAM control\n0180 001C SDTIM EMIF SDRAM refresh control\n0180 0020 SDEXT EMIF SDRAM extension\n0180 0024 − 0183 FFFF − Reserved\nTable 5. L2 Cache Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n0184 0000 CCFG Cache configuration register\n0184 4000 L2WBAR L2 writeback base address register\n0184 4004 L2WWC L2 writeback word count register\n0184 4010 L2WIBAR L2 writeback-invalidate base address register\n0184 4014 L2WIWC L2 writeback-invalidate word count register\n0184 4020 L1PIBAR L1P invalidate base address register\n0184 4024 L1PIWC L1P invalidate word count register\n0184 4030 L1DWIBAR L1D writeback-invalidate base address register\n0184 4034 L1DWIWC L1D writeback-invalidate word count register\n0184 5000 L2WB L2 writeback all register\n0184 5004 L2WBINV L2 writeback-invalidate all register\n0184 8200 MAR0 Controls CE0 range 8000 0000 − 80FF FFFF\n0184 8204 MAR1 Controls CE0 range 8100 0000 − 81FF FFFF\n0184 8208 MAR2 Controls CE0 range 8200 0000 − 82FF FFFF\n0184 820C MAR3 Controls CE0 range 8300 0000 − 83FF FFFF\n0184 8240 MAR4 Controls CE1 range 9000 0000 − 90FF FFFF\n0184 8244 MAR5 Controls CE1 range 9100 0000 − 91FF FFFF\n0184 8248 MAR6 Controls CE1 range 9200 0000 − 92FF FFFF\n0184 824C MAR7 Controls CE1 range 9300 0000 − 93FF FFFF\n0184 8280 MAR8 Controls CE2 range A000 0000 − A0FF FFFF\n0184 8284 MAR9 Controls CE2 range A100 0000 − A1FF FFFF\n0184 8288 MAR10 Controls CE2 range A200 0000 − A2FF FFFF\n0184 828C MAR11 Controls CE2 range A300 0000 − A3FF FFFF\n0184 82C0 MAR12 Controls CE3 range B000 0000 − B0FF FFFF\n0184 82C4 MAR13 Controls CE3 range B100 0000 − B1FF FFFF\n0184 82C8 MAR14 Controls CE3 range B200 0000 − B2FF FFFF\n0184 82CC MAR15 Controls CE3 range B300 0000 − B3FF FFFF\n0184 82D0 − 0185 FFFF − Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n19 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nTable 6. Interrupt Selector Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS\n019C 0000 MUXH Interrupt multiplexer highSelects which interrupts drive CPU interrupts\n10−15 (INT10−INT15)\n019C 0004 MUXL Interrupt multiplexer lowSelects which interrupts drive CPU interrupts 4−9(INT04−INT09)\n019C 0008 EXTPOL External interrupt polaritySets the polarity of the external interrupts(EXT_INT4−EXT_INT7)\n019C 000C − 019F FFFF − Reserved\nTable 7. Device Registers\nHEX ADDRESS RANGE ACRONYM REGISTER DESCRIPTION\n019C 0200 DEVCFG Device ConfigurationAllows the user to control peripheral selection. This register also offers the user control of the\nEMIF input clock source. For more detailedinformation on the device configuration register, seethe Device Configurations section of this data\nsheet.\n019C 0204 − 019F FFFF − Reserved\nN/A CSR CPU Control Status RegisterIdentifies which CPU and defines the siliconrevision of the CPU. This register also offers the\nuser control of device operation.For more detailed information on the CPU ControlStatus Register, see the CPU CSR Register\nDescription section of this data sheet.\nTable 8. EDMA Parameter RAM †\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n01A0 0000 − 01A0 0017 − Parameters for Event 0 (6 words) or Reload/Link Parameters for other Event\n01A0 0018 − 01A0 002F − Parameters for Event 1 (6 words) or Reload/Link Parameters for other Event\n01A0 0030 − 01A0 0047 − Parameters for Event 2 (6 words) or Reload/Link Parameters for other Event\n01A0 0048 − 01A0 005F − Parameters for Event 3 (6 words) or Reload/Link Parameters for other Event\n01A0 0060 − 01A0 0077 − Parameters for Event 4 (6 words) or Reload/Link Parameters for other Event\n01A0 0078 − 01A0 008F − Parameters for Event 5 (6 words) or Reload/Link Parameters for other Event\n01A0 0090 − 01A0 00A7 − Parameters for Event 6 (6 words) or Reload/Link Parameters for other Event\n01A0 00A8 − 01A0 00BF − Parameters for Event 7 (6 words) or Reload/Link Parameters for other Event\n01A0 00C0 − 01A0 00D7 − Parameters for Event 8 (6 words) or Reload/Link Parameters for other Event\n01A0 00D8 − 01A0 00EF − Parameters for Event 9 (6 words) or Reload/Link Parameters for other Event\n01A0 00F0 − 01A0 00107 − Parameters for Event 10 (6 words) or Reload/Link Parameters for other Event\n01A0 0108 − 01A0 011F − Parameters for Event 11 (6 words) or Reload/Link Parameters for other Event\n01A0 0120 − 01A0 0137 − Parameters for Event 12 (6 words) or Reload/Link Parameters for other Event\n01A0 0138 − 01A0 014F − Parameters for Event 13 (6 words) or Reload/Link Parameters for other Event\n01A0 0150 − 01A0 0167 − Parameters for Event 14 (6 words) or Reload/Link Parameters for other Event\n01A0 0168 − 01A0 017F − Parameters for Event 15 (6 words) or Reload/Link Parameters for other Event\n01A0 0180 − 01A0 0197 − Reload/link parameters for Event 0−15\n01A0 0198 − 01A0 01AF − Reload/link parameters for Event 0−15\n... ...\n01A0 07E0 − 01A0 07F7 − Reload/link parameters for Event 0−15\n01A0 07F8 − 01A0 07FF − Scratch pad area (2 words)\n†The device has 85 EDMA parameters total: 16 Event/Reload parameters and 69 Reload-only parameters.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n20 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nFor more details on the EDMA parameter RAM 6-word parameter entry structure, see Figure 3.\n31 0 EDMA Parameter\nWord 0 EDMA Channel Options Parameter (OPT) OPT\nWord 1 EDMA Channel Source Address (SRC) SRC\nWord 2 Array/Frame Count (FRMCNT) Element Count (ELECNT) CNT\nWord 3 EDMA Channel Destination Address (DST) DST\nWord 4 Array/Frame Index (FRMIDX) Element Index (ELEIDX) IDX\nWord 5 Element Count Reload (ELERLD) Link Address (LINK) RLD\nFigure 3. EDMA Channel Parameter Entries (6 Words) for Each EDMA Event\nTable 9. EDMA Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n01A0 0800 − 01A0 FEFC − Reserved\n01A0 FF00 ESEL0 EDMA event selector 0\n01A0 FF04 ESEL1 EDMA event selector 1\n01A0 FF08 − 01A0 FF0B − Reserved\n01A0 FF0C ESEL3 EDMA event selector 3\n01A0 FF1F − 01A0 FFDC − Reserved\n01A0 FFE0 PQSR Priority queue status register\n01A0 FFE4 CIPR Channel interrupt pending register\n01A0 FFE8 CIER Channel interrupt enable register\n01A0 FFEC CCER Channel chain enable register\n01A0 FFF0 ER Event register\n01A0 FFF4 EER Event enable register\n01A0 FFF8 ECR Event clear register\n01A0 FFFC ESR Event set register\n01A1 0000 − 01A3 FFFF – Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n21 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nTable 10. Quick DMA (QDMA) and Pseudo Registers †\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n0200 0000 QOPT QDMA options parameter register\n0200 0004 QSRC QDMA source address register\n0200 0008 QCNT QDMA frame count register\n0200 000C QDST QDMA destination address register\n0200 0010 QIDX QDMA index register\n0200 0014 − 0200 001C − Reserved\n0200 0020 QSOPT QDMA pseudo options register\n0200 0024 QSSRC QDMA pseudo source address register\n0200 0028 QSCNT QDMA pseudo frame count register\n0200 002C QSDST QDMA pseudo destination address register\n0200 0030 QSIDX QDMA pseudo index register\n†All the QDMA and Pseudo registers are write-accessible only\nTable 11. PLL Controller Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n01B7 C000 PLLPID Peripheral identification register (PID) [0x00010801 for PLL Controller]\n01B7 C004 − 01B7 C0FF − Reserved\n01B7 C100 PLLCSR PLL control/status register\n01B7 C104 − 01B7 C10F − Reserved\n01B7 C110 PLLM PLL multiplier control register\n01B7 C114 PLLDIV0 PLL controller divider 0 register\n01B7 C118 PLLDIV1 PLL controller divider 1 register\n01B7 C11C PLLDIV2 PLL controller divider 2 register\n01B7 C120 PLLDIV3 PLL controller divider 3 register\n01B7 C124 OSCDIV1 Oscillator divider 1 register\n01B7 C128 − 01B7 DFFF − Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n22 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nTable 12. McASP0 and McASP1 Registers  \nHEX ADDRESS RANGE\nACRONYM REGISTER NAMEMcASP0 McASP1ACRONYM REGISTER NAME\n3C00 0000 − 3C00 FFFF 3C10 0000 − 3C10 FFFF RBUF/XBUFxMcASPx receive buffer or McASPx transmit buffer via the\nPeripheral Data Bus. \n(Used when RSEL or XSEL bits = 0 [these bits are locatedin the RFMT or XFMT registers, respectively].)\n01B4 C000 01B5 0000 MCASPPIDxPeripheral Identification register \n[0x00100101 for McASP0 and for McASP1]\n01B4 C004 01B5 0004 PWRDEMUx Power down and emulation management register\n01B4 C008 01B5 0008 − Reserved\n01B4 C00C 01B5 000C − Reserved\n01B4 C010 01B5 0010 PFUNCx Pin function register\n01B4 C014 01B5 0014 PDIRx Pin direction register\n01B4 C018 01B5 0018 PDOUTx Pin data out register\n01B4 C01C 01B5 001C PDIN/PDSETxPin data in / data set registerRead returns: PDIN\nWrites affect: PDSET\n01B4 C020 01B5 0020 PDCLRx Pin data clear register\n01B4 C024 − 01B4 C040 01B5 0024 − 01B5 0040 − Reserved\n01B4 C044 01B5 0044 GBLCTLx Global control register\n01B4 C048 01B5 0048 AMUTEx Mute control register\n01B4 C04C 01B5 004C DLBCTLx Digital Loop-back control register\n01B4 C050 01B5 0050 DITCTLx DIT mode control register\n01B4 C054 − 01B4 C05C 01B5 0054 − 01B5 005C − Reserved\n01B4 C060 01B5 0060 RGBLCTLxAlias of GBLCTL containing only Receiver Reset bits,\nallows transmit to be reset independently from receive.\n01B4 C064 01B5 0064 RMASKx Receiver format unit bit mask register\n01B4 C068 01B5 0068 RFMTx Receive bit stream format register\n01B4 C06C 01B5 006C AFSRCTLx Receive frame sync control register\n01B4 C070 01B5 0070 ACLKRCTLx Receive clock control register\n01B4 C074 01B5 0074 AHCLKRCTLx High-frequency receive clock control register\n01B4 C078 01B5 0078 RTDMx Receive TDM slot 0−31 register\n01B4 C07C 01B5 007C RINTCTLx Receiver interrupt control register\n01B4 C080 01B5 0080 RSTATx Status register − Receiver\n01B4 C084 01B5 0084 RSLOTx Current receive TDM slot register\n01B4 C088 01B5 0088 RCLKCHKx Receiver clock check control register\n01B4 C08C − 01B4 C09C 01B5 008C − 01B5 009C − Reserved\n01B4 C0A0 01B5 00A0 XGBLCTLxAlias of GBLCTL containing only Transmitter Reset bits,allows transmit to be reset independently from receive.\n01B4 C0A4 01B5 00A4 XMASKx Transmit format unit bit mask register\n01B4 C0A8 01B5 00A8 XFMTx Transmit bit stream format register\n01B4 C0AC 01B5 00AC AFSXCTLx Transmit frame sync control register\n01B4 C0B0 01B5 00B0 ACLKXCTLx Transmit clock control register\n01B4 C0B4 01B5 00B4 AHCLKXCTLx High-frequency Transmit clock control register\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n23 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 12. McASP0 and McASP1 Registers (Continued)\nHEX ADDRESS RANGE\nREGISTER NAME ACRONYMMcASP0REGISTER NAME ACRONYMMcASP1\n01B4 C0B8 01B5 00B8 XTDMx Transmit TDM slot 0−31 register\n01B4 C0BC 01B5 00BC XINTCTLx Transmit interrupt control register\n01B4 C0C0 01B5 00C0 XSTATx Status register − Transmitter\n01B4 C0C4 01B5 00C4 XSLOTx Current transmit TDM slot\n01B4 C0C8 01B5 00C8 XCLKCHKx Transmit clock check control register\n01B4 C0D0 − 01B4 C0FC 01B5 00CC − 01B5 00FC − Reserved\n01B4 C100 01B5 0100 DITCSRA0x Left (even TDM slot) channel status register file\n01B4 C104 01B5 0104 DITCSRA1x Left (even TDM slot) channel status register file\n01B4 C108 01B5 0108 DITCSRA2x Left (even TDM slot) channel status register file\n01B4 C10C 01B5 010C DITCSRA3x Left (even TDM slot) channel status register file\n01B4 C110 01B5 0110 DITCSRA4x Left (even TDM slot) channel status register file\n01B4 C114 01B5 0114 DITCSRA5x Left (even TDM slot) channel status register file\n01B4 C118 01B5 0118 DITCSRB0x Right (odd TDM slot) channel status register file\n01B4 C11C 01B5 011C DITCSRB1x Right (odd TDM slot) channel status register file\n01B4 C120 01B5 0120 DITCSRB2x Right (odd TDM slot) channel status register file\n01B4 C124 01B5 0124 DITCSRB3x Right (odd TDM slot) channel status register file\n01B4 C128 01B5 0128 DITCSRB4x Right (odd TDM slot) channel status register file\n01B4 C12C 01B5 012C DITCSRB5x Right (odd TDM slot) channel status register file\n01B4 C130 01B5 0130 DITUDRA0x Left (even TDM slot) user data register file\n01B4 C134 01B5 0134 DITUDRA1x Left (even TDM slot) user data register file\n01B4 C138 01B5 0138 DITUDRA2x Left (even TDM slot) user data register file\n01B4 C13C 01B5 013C DITUDRA3x Left (even TDM slot) user data register file\n01B4 C140 01B5 0140 DITUDRA4x Left (even TDM slot) user data register file\n01B4 C144 01B5 0144 DITUDRA5x Left (even TDM slot) user data register file\n01B4 C148 01B5 0148 DITUDRB0x Right (odd TDM slot) user data register file\n01B4 C14C 01B5 014C DITUDRB1x Right (odd TDM slot) user data register file\n01B4 C150 01B5 0150 DITUDRB2x Right (odd TDM slot) user data register file\n01B4 C154 01B5 0154 DITUDRB3x Right (odd TDM slot) user data register file\n01B4 C158 01B5 0158 DITUDRB4x Right (odd TDM slot) user data register file\n01B4 C15C 01B5 015C DITUDRB5x Right (odd TDM slot) user data register file\n01B4 C160 − 01B4 C17C 01B5 0160 − 01B5 017C − Reserved\n01B4 C180 01B5 0180 SRCTL0x Serializer 0 control register\n01B4 C184 01B5 0184 SRCTL1x Serializer 1 control register\n01B4 C188 01B5 0188 SRCTL2x Serializer 2 control register\n01B4 C18C 01B5 018C SRCTL3x Serializer 3 control register\n01B4 C190 01B5 0190 SRCTL4x Serializer 4 control register\n01B4 C194 01B5 0194 SRCTL5x Serializer 5 control register\n01B4 C198 01B5 0198 SRCTL6x Serializer 6 control register\n01B4 C19C 01B5 019C SRCTL7x Serializer 7 control register\n01B4 C1A0 − 01B4 C1FC 01B5 01A0 − 01B5 01FC − Reservedperipheral register descriptions (continued)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n24 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 12. McASP0 and McASP1 Registers (Continued)\nHEX ADDRESS RANGE\nREGISTER NAME ACRONYMMcASP0REGISTER NAME ACRONYMMcASP1\n01B4 C200 01B5 0200 XBUF0x Transmit Buffer for Serializer 0 through configuration bus †\n01B4 C204 01B5 0204 XBUF1x Transmit Buffer for Serializer 1 through configuration bus †\n01B4 C208 01B5 0208 XBUF2x Transmit Buffer for Serializer 2 through configuration bus †\n01B4 C20C 01B5 020C XBUF3x Transmit Buffer for Serializer 3 through configuration bus †\n01B4 C210 01B5 0210 XBUF4x Transmit Buffer for Serializer 4 through configuration bus †\n01B4 C214 01B5 0214 XBUF5x Transmit Buffer for Serializer 5 through configuration bus †\n01B4 C218 01B5 0218 XBUF6x Transmit Buffer for Serializer 6 through configuration bus †\n01B4 C21C 01B5 021C XBUF7x Transmit Buffer for Serializer 7 through configuration bus †\n01B4 C220 − 01B4 C27C 01B5 C220 − 01B5 027C − Reserved\n01B4 C280 01B5 0280 RBUF0x Receive Buffer for Serializer 0 through configuration bus ‡\n01B4 C284 01B5 0284 RBUF1x Receive Buffer for Serializer 1 through configuration bus ‡\n01B4 C288 01B5 0288 RBUF2x Receive Buffer for Serializer 2 through configuration bus ‡\n01B4 C28C 01B5 028C RBUF3x Receive Buffer for Serializer 3 through configuration bus ‡\n01B4 C290 01B5 0290 RBUF4x Receive Buffer for Serializer 4 through configuration bus ‡\n01B4 C294 01B5 0294 RBUF5x Receive Buffer for Serializer 5 through configuration bus ‡\n01B4 C298 01B5 0298 RBUF6x Receive Buffer for Serializer 6 through configuration bus ‡\n01B4 C29C 01B5 029C RBUF7x Receive Buffer for Serializer 7 through configuration bus ‡\n01B4 C2A0 − 01B4 FFFF 01B5 02A0 − 01B5 3FFF − Reserved\n†The transmit buffers for serializers 0 − 7 are accessible to the CPU via the peripheral bus if the XSEL bit = 1 (XFMT register) .\n‡The receive buffers for serializers 0 − 7 are accessible to the CPU via the peripheral bus if the RSEL bit = 1 (RFMT register).\nTable 13. I2C0 and I2C1 Registers\nHEX ADDRESS RANGE\nACRONYM REGISTER DESCRIPTIONI2C0 I2C1ACRONYM REGISTER DESCRIPTION\n01B4 0000 01B4 4000 I2COARx I2Cx own address register\n01B4 0004 01B4 4004 I2CIERx I2Cx interrupt enable register\n01B4 0008 01B4 4008 I2CSTRx I2Cx interrupt status register\n01B4 000C 01B4 400C I2CCLKLx I2Cx clock low-time divider register\n01B4 0010 01B4 4010 I2CCLKHx I2Cx clock high-time divider register\n01B4 0014 01B4 4014 I2CCNTx I2Cx data count register\n01B4 0018 01B4 4018 I2CDRRx I2Cx data receive register\n01B4 001C 01B4 401C I2CSARx I2Cx slave address register\n01B4 0020 01B4 4020 I2CDXRx I2Cx data transmit register\n01B4 0024 01B4 4024 I2CMDRx I2Cx mode register\n01B4 0028 01B4 4028 I2CISRCx I2Cx interrupt source register\n01B4 002C 01B4 402C − Reserved\n01B4 0030 01B4 4030 I2CPSCx I2Cx prescaler register\n01B4 0034 01B4 4034I2CPID10\nI2CPID11I2Cx Peripheral Identification register 1 [0x0000 0103\n]\n01B4 0038 01B4 4038I2CPID20I2CPID21 I2Cx Peripheral Identification register 2 [0x0000 0005]\n01B4 003C − 01B4 3FFF 01B4 403C − 01B4 7FFF − Reservedperipheral register descriptions (continued)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n25 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nTable 14. HPI Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME COMMENTS\n− HPID HPI data register Host read/write access only\n− HPIA HPI address register Host read/write access only\n0188 0000 HPIC HPI control register Both Host/CPU read/write access\n0188 0004 − 018B FFFF − Reserved\nTable 15. Timer 0 and Timer 1 Registers\nHEX ADDRESS RANGE\nACRONYM REGISTER NAME COMMENTSTIMER 0 TIMER 1ACRONYM REGISTER NAME COMMENTS\n0194 0000 0198 0000 CTLx Timer x control registerDetermines the operating\nmode of the timer, monitors the\ntimer status, and controls thefunction of the TOUT pin.\n0194 0004 0198 0004 PRDx Timer x period registerContains the number of timer\ninput clock cycles to count.\nThis number controls theTSTAT signal frequency.\n0194 0008 0198 0008 CNTx Timer x counter registerContains the current value of\nthe incrementing counter.\n0194 000C − 0197 FFFF 0198 000C − 019B FFFF − Reserved −\nTable 16. McBSP0 and McBSP1 Registers\nHEX ADDRESS RANGE\nACRONYM REGISTER DESCRIPTIONMcBSP0 McBSP1ACRONYM REGISTER DESCRIPTION\n018C 0000 0190 0000 DRRxMcBSPx data receive register via Configuration Bus\nThe CPU and EDMA controller can only read this register;\nthey cannot write to it.\n3000 0000 − 33FF FFFF 3400 0000 − 37FF FFFF DRRx McBSPx data receive register via Peripheral Data Bus\n018C 0004 0190 0004 DXRx McBSPx data transmit register via Configuration Bus\n3000 0000 − 33FF FFFF 3400 0000 − 37FF FFFF DXRx McBSPx data transmit register via Peripheral Data Bus\n018C 0008 0190 0008 SPCRx McBSPx serial port control register\n018C 000C 0190 000C RCRx McBSPx receive control register\n018C 0010 0190 0010 XCRx McBSPx transmit control register\n018C 0014 0190 0014 SRGRx McBSPx sample rate generator register\n018C 0018 0190 0018 MCRx McBSPx multichannel control register\n018C 001C 0190 001C RCERx McBSPx receive channel enable register\n018C 0020 0190 0020 XCERx McBSPx transmit channel enable register\n018C 0024 0190 0024 PCRx McBSPx pin control register\n018C 0028 − 018F FFFF 0190 0028 − 0193 FFFF − Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n26 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443peripheral register descriptions (continued)\nTable 17. GPIO Registers\nHEX ADDRESS RANGE ACRONYM REGISTER NAME\n01B0 0000 GPEN GPIO enable register\n01B0 0004 GPDIR GPIO direction register\n01B0 0008 GPVAL GPIO value register\n01B0 000C − Reserved\n01B0 0010 GPDH GPIO delta high register\n01B0 0014 GPHM GPIO high mask register\n01B0 0018 GPDL GPIO delta low register\n01B0 001C GPLM GPIO low mask register\n01B0 0020 GPGC GPIO global control register\n01B0 0024 GPPOL GPIO interrupt polarity register\n01B0 0028 − 01B0 3FFF − Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n27 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443signal groups description \nTRSTGP[7](EXT_INT7) ‡§\nIEEE Standard\n1149.1\n(JTAG)\nEmulationReset and\nInterrupts\nControl/StatusTDITDOTMS\nTCK\nEMU0\nEMU1NMI\nGP[6](EXT_INT6) ‡§\nGP[5](EXT_INT5) /AMUTEIN0 ‡§\nGP[4](EXT_INT4) /AMUTEIN1 ‡§RESETClock/PLL\nOscillatorCLKIN\nCLKMODE0\nPLLHVCLKOUT2 /GP[2]\nEMU2†\nEMU3†\nEMU4†\nEMU5†\nHHWIL/AFSR1HCNTL0/AXR1[3]\nHCNTL1/AXR1[1]Data\nRegister Select\nHalf-Word\nSelectControlHPI\n(Host-Port Interface)\nHAS/ACLKX1\nHR/W/AXR1[0]\nHCS/AXR1[2]\nHDS1/AXR1[6]\nHDS2/AXR1[5]\nHRDY/ACLKR1\nHINT/GP[1]HD15/GP[15]\nHD14/GP[14]\nHD13/GP[13]\nHD12/GP[12]\nHD11/GP[11]\nHD10/GP[10]\nHD9/GP[9]\nHD8/GP[8]\nHD7/GP[3]\nHD6/AHCLKR1\nHD5/AHCLKX1\nHD4/GP[0]\nHD3/AMUTE1\nHD2/AFSX1\nHD1/AXR1[7]\nHD0/AXR1[4]CLKOUT3\n†These external pins are applicable to the GDP and ZDP packages only.\n‡The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. For more details, see the External\nInterrupt Sources section of this data sheet. For more details on interrupt sharing, see the TMS320C6000 DSP Interrupt Selector\nReference Guide  (literature number SPRU646).\n§All of these pins are external interrupt sources. For more details, see the External Interrupt Sources section of this data she et.HD4/GP[0]‡\nNOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.\nFigure 4. CPU (DSP Core) and Peripheral Signals\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n28 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443signal groups description (continued)\nGeneral-Purpose Input/Output (GPIO) PortGP[7](EXT_INT7)\nGP[6](EXT_INT6)\nGP[5](EXT_INT5) /AMUTEIN0\nGP[4](EXT_INT4) /AMUTEIN1\nHD7/GP[3]\nCLKOUT2/ GP[2]\nHINT/GP[1]\nHD4/GP[0]GPIO†HD15/GP[15]\nHD14/GP[14]\nHD13/GP[13]\nHD12/GP[12]\nHD11/GP[11]\nHD10/GP[10]\nHD9/GP[9]\nHD8/GP[8]\nTOUT1/AXR0[4] TOUT0/AXR0[2]Timer 1 Timer 0\nTimersTINP1/AHCLKX0 TINP0/AXR0[3]\nCLKS1/SCL1 SCL0I2C1 I2C0\nI2CsDR1/SDA1 SDA0\nNOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.†The GP[15:0] pins, through interrupt sharing, are external interrupt capable via GPINT0. GP[15:0] are also external EDMA event\nsource capable. For more details, see the External Interrupt Sources and External EDMA Event Sources sections of this data sheet.\nFigure 5. Peripheral Signals\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n29 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443signal groups description (continued)\nCE3ECLKOUTED[31:16] †\nCE2\nCE1\nCE0\nEA[21:2]\nBE3†\nBE2†\nBE1\nBE0\nCLKX1/AMUTE0\nFSX1\nDX1/AXR0[5]\nCLKR1/AXR0[6]\nFSR1/AXR0[7]\nDR1/SDA1\nCLKS1/SCL1AOE/SDRAS/SSOE\nAWE/SDWE/SSWE\nARDY\nCLKX0/ACLKX0\nFSX0/AFSX0\nDX0/AXR0[1]\nCLKR0/ACLKR0\nFSR0/AFSR0\nDR0/AXR0[0]\nCLKS0/AHCLKR0Data\nMemory Map\nSpace Select\nAddress\nByte Enables16\n20Memory\nControl\nEMIF\n(External Memory Interface)\nReceive ReceiveMcBSP1 McBSP0\nTransmit Transmit\nClock Clock\nMcBSPs\n(Multichannel Buffered Serial Ports)ECLKIN\nHOLD\nHOLDA\nBUSREQBus\nArbitrationARE/SDCAS/SSADS\n†These external pins are applicable to the GDP and ZDP packages only.ED[15:0]16\nNOTE A: On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.\nFigure 5. Peripheral Signals (Continued)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n30 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443signal groups description (continued)\nMcASP0\n(Multichannel Audio Serial Port 0)CLKX0/ACLKX0\nCLKS0/AHCLKR0Transmit\nClock\nGenerator\nGP[5](EXT_INT5)/ AMUTEIN0Auto Mute\nLogicCLKX1/AMUTE0FSX0/AFSX0Transmit\nFrame SyncFSR0/AFSR0Receive\nFrame SyncCLKR0/ACLKR0\nTINP1/AHCLKX0Receive Clock\nGeneratorTOUT1/AXR0[4]\nTOUT0/AXR0[2]\nDX0/AXR0[1]\nDR0/AXR0[0]DX1/AXR0[5]\nTINP0/AXR0[3]CLKR1/AXR0[6]FSR1/AXR0[7]\n8-Serial Ports \n Flexible\nPartitioning  \nTx, Rx, OFF\nTransmit\nClock Check\nCircuitReceive Clock\nCheck Circuit\nError Detect\n(see Note A)(Transmit/Receive Data Pins)\n(Receive Bit Clock) (Transmit Bit Clock)\n(Receive Master Clock) (Transmit Master Clock)\n(Receive Frame Sync or\nLeft/Right  Clock)(Transmit Frame Sync or\nLeft/Right  Clock)\nNOTES: A. The McASPs’ Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute in put.\nB. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.\nC. Bolded and italicized text within parentheses denotes the function of the pins in an audio system.\nFigure 5. Peripheral Signals (Continued)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n31 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443signal groups description (continued)\nHD0/AXR1[4]\nHCS/AXR1[2]\nHCNTL1/AXR1[1]\nHR/W/AXR1[0]\nMcASP1\n(Multichannel Audio Serial Port 1)HDS2/AXR1[5]\nHAS/ACLKX1\nHD5/AHCLKX1Transmit\nClock\nGeneratorHCNTL0/AXR1[3]\nGP[4](EXT_INT4)/ AMUTEIN1Auto Mute\nLogicHD3/AMUTE1HD2/AFSX1Transmit\nFrame SyncHHWIL/AFSR1Receive\nFrame SyncHDS1/AXR1[6]HD1/AXR1[7]\nHRDY/ACLKR1\nHD6/AHCLKR1Receive Clock\nGenerator8-Serial Ports \n Flexible\nPartitioning  \nTx, Rx, OFF\nTransmit\nClock Check\nCircuitReceive Clock\nCheck Circuit\nError Detect\n(see Note A)(Transmit/Receive Data Pins)\n(Receive Bit Clock) (Transmit Bit Clock)\n(Receive Master Clock) (Transmit Master Clock)\n(Receive Frame Sync or\nLeft/Right  Clock)(Transmit Frame Sync or\nLeft/Right  Clock)\nNOTES: A. The McASPs’ Error Detect function detects underruns, overruns, early/late frame syncs, DMA errors, and external mute in put.\nB. On multiplexed pins, bolded text denotes the active function of the pin for that particular peripheral module.\nC. Bolded and italicized text within parentheses denotes the function of the pins in an audio system.\nFigure 5. Peripheral Signals (Continued)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n32 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS \nOn the C6713B device, bootmode and certain device configurations/peripheral selections are determined at\ndevice reset, while other device configurations/peripheral selections are software-configurable via the deviceconfigurations register (DEVCFG) [address location 0x019C0200] after device reset.\ndevice configurations at device reset \nTable 18 describes the device configuration pins, which are set up via internal or external pullup/pulldownresistors through the HPI data pins (HD[4:3], HD8, HD12), and CLKMODE0 pin. These configuration pins must\nbe in the desired state until reset is released.\nFor proper device operation, do not oppose the HD [13, 11:9, 7, 1, 0] pins with external pull−ups/pulldowns at\nreset.\nFor more details on these device configuration pins, see the Terminal Functions table and the Debugging\nConsiderations section of this data sheet.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n33 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 18. Device Configurations Pins at Device Reset (HD[4:3], HD8, HD12, and CLKMODE0) † \nCONFIGURATION\nPINPYP GDP/ZDP FUNCTIONAL DESCRIPTION\nHD12‡ 168 C15EMIF Big Endian mode correctness (EMIFBE )\nFor a C6713BGDP or C6713BZDP :\n0 – The EMIF data will always be presented on the ED[7:0] side of the \nbus, regardless of the endianess mode (Little/Big Endian).\n1 − In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will \nbe present on the ED[7:0] side of the bus. In Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be\npresent on the ED[31:24] side of the bus [default].\nFor a C6713BPYP , when Big Endian mode is selected (LENDIAN = 0), for\nproper device operation the EMIFBE\n pin must be externally pulled low. \nThis new functionality does not affect systems using the current default value\nof HD12=1. For more detailed information on the big endian mode\ncorrectness, see the EMIF Big Endian Mode Correctness portion of this data\nsheet.\nHD8‡ 160 B17Device Endian mode (LEND)\n0 – System operates in Big Endian mode \n1 − System operates in Little Endian mode (default)\nHD[4:3]\n(BOOTMODE) ‡156, 154 C19, C20Bootmode Configuration Pins (BOOTMODE)\n00 – HPI boot/Emulation boot\n01 – CE1  width 8-bit, Asynchronous external ROM boot with default \ntimings (default mode)\n10 − CE1  width 16-bit, Asynchronous external ROM boot with default \ntimings\n11 − CE1  width 32-bit, Asynchronous external ROM boot with default \ntimings\nFor more detailed information on these bootmode configurations, see the\nbootmode  section of this data sheet.\nCLKMODE0 205 C4Clock generator input clock source select \n0 – Reserved. Do not use.\n1 − CLKIN square wave [default]\nThis pin must be pulled to the correct level even after reset.\n†All other HD pins (HD [15, 13, 11:9, 7:5, 2:0]) have pullups/pulldowns (IPUs or IPDs). For proper device operation, do not oppose the HD [13,\n11:9, 7, 1, 0] pins with external pull−ups/pulldowns at reset; however, the HD[15, 6, 5, 2] pins can be opposed and driven during reset.\n‡ IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup o r pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n34 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nperipheral pin selection at device reset\nSome peripherals share the same pins (internally muxed) and are mutually exclusive (i.e., HPI, general-purpose\ninput/output pins GP[15:8, 3, 1, 0] and McASP1).\n/C0068HPI, McASP1, and GPIO peripherals\nThe HPI_EN (HD14 pin) is latched at reset. This pin selects whether the HPI peripheral pins or McASP1\nperipheral pins and GP[15:8, 3, 1, 0] pins are functionally enabled (see Table 19).\nTable 19. HPI_EN (HD14 Pin) Peripheral Selection (HPI or McASP1, and Select GPIO Pins) †\nPERIPHERAL PIN\nSELECTIONPERIPHERAL \nPINS SELECTED\nDESCRIPTIONHPI_EN \n(HD14 Pin) [173, C14]HPIMcASP1 and \nGP[15:8,3,1,0]DESCRIPTION\n0 √HPI_EN = 0HPI pins are disabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins\nare enabled. All multiplexed HPI/McASP1 and HPI/GPIO pins function as\nMcASP1 and GPIO pins, respectively. To use the GPIO pins, theappropriate bits in the GPEN and GPDIR registers need to beconfigured.\n1 √HPI_EN = 1HPI pins are enabled; McASP1 peripheral pins and GP[15:8, 3, 1,0] pins\nare disabled [default]. All multiplexed HPI/McASP1 and HPI/GPIO pins\nfunction as HPI pins.\n†The HPI_EN (HD[14]) pin cannot be controlled via software.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n35 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nperipheral selection/device configurations via the DEVCFG control register\nThe device configuration register (DEVCFG) allows the user to control the pin availability of the McBSP0,\nMcBSP1, McASP0, I2C1, and T imer peripherals. The DEVCFG register also offers the user control of the EMIF\ninput clock source and the timer output pins. For more detailed information on the DEVCFG register control bits,\nsee Table 20 and Table 21.\nTable 20. Device Configuration Register (DEVCFG) [Address location: 0x019C0200 − 0x019C02FF]\n31 16\nReserved †\nRW-0\n15 54 3 210\nReserved † EKSRC TOUT1SEL TOUT0SEL MCBSP0DIS MCBSP1DIS\nRW-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0\nLegend: R/W = Read/Write; -n = value after reset\n†Do not write non-zero values to these bit locations.\nTable 21. Device Configuration (DEVCFG) Register Selection Bit Descriptions\nBIT # NAME DESCRIPTION\n31:5 Reserved Reserved. Do not write non-zero values to these bit locations.\n4 EKSRCEMIF input clock source bit.\nDetermines which clock signal is used as the EMIF input clock.\n0 = SYSCLK3 (from the clock generator) is the EMIF input clock source (default) \n1 = ECLKIN external pin is the EMIF input clock source\n3 TOUT1SELTimer 1 output (TOUT1) pin function select bit.Selects the pin function of the TOUT1/AXR0[4] external pin independent of the rest of the peripheral\nselection bits in the DEVCFG register.\n0 = The pin functions as a Timer 1 output (TOUT1) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 4 (AXR0[4]). \nThe Timer 1 module is still active.\n2 TOUT0SELTimer 0 output (TOUT0) pin function select bit.Selects the pin function of the TOUT0/AXR0[2] external pin independent of the rest of the peripheral\nselection bits in the DEVCFG register.\n0 = The pin functions as a Timer 0 output (TOUT0) pin (default) 1 = The pin functions as the McASP0 transmit/receive data pin 2 (AXR0[2]). \nThe Timer 0 module is still active.\n1 MCBSP0DISMultichannel Buffered Serial Port 0 (McBSP0) disable bit.Selects whether McBSP0 or the McASP0 multiplexed peripheral pins are enabled or disabled.\n0 = McBSP0 peripheral pins are enabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, \nACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are disabled (default). [If the McASP0 data pins are available, the McASP0 peripheral is functional for DIT mode only.]\n1 = McBSP0 peripheral pins are disabled, McASP0 peripheral pins (AHCLKR0, ACLKR0, \nACLKX0, AXR0[0], AXR0[1], AFSR0, and AFSX0) are enabled.\n0 MCBSP1DISMultichannel Buffered Serial Port 1 (McBSP1) disable bit.Selects whether McBSP1 or I2C1 and McASP0 multiplexed peripheral pins are enabled or disabled.\n0 = McBSP1 peripheral pins are enabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0 \nperipheral pins (AXR0[7:5] and AMUTE0) are disabled (default)\n1 = McBSP1 peripheral pins are disabled, I2C1 peripheral pins (SCL1 and SDA1) and McASP0\nperipheral pins (AXR0[7:5] and AMUTE0) are enabled.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n36 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nmultiplexed pins \nMultiplexed pins are pins that are shared by more than one peripheral and are internally multiplexed. Most of\nthese pins are configured by software via the device configuration register (DEVCFG), and the others(specifically, the HPI pins) are configured by external pullup/pulldown resistors only at reset. The muxed pinsthat are configured by software can be programmed to switch functionalities at any time. The muxed pins thatare configured by external pullup/pulldown resistors are mutually exclusive; only one peripheral has primarycontrol of the function of these pins after reset. Tabl e 22 summarizes the peripheral pins affected by the HPI_EN\n(HD14 pin) and DEVCFG register. Table 23 identifies the multiplexed pins on the device; shows the default(primary) function and the default settings after reset; and describes the pins, registers, etc. necessary toconfigure the specific multiplexed functions.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n37 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nTable 22. Peripheral Pin Selection Matrix †  \nSELECTION BITS PERIPHERAL PINS AVAILABILITY\nB\nI\nT\nN\nA\nM\nEB\nI\nT\nV\nA\nL\nU\nEM\nc\nA\nSP\n0‡M\nc\nA\nSP\n1I\n2\nC\n0I\n2\nC\n1M\nc\nB\nSP\n0M\nc\nB\nSP\n1T\nI\nM\nE\nR\n0T\nI\nM\nE\nR\n1H\nP\nIG\nP\nI\nO\nP\nI\nN\nSE\nM\nI\nF\nHPI_EN(boot config\npin)0AHCLKX1\nAHCLKR1\nACLKX1\nACLKR1AFSX1AFSR1\nAMUTE1\nAXR1[0] toAXR1[7]NoneGP[0:1],GP[3],\nGP[8:15]\nPlus:\nGP[2]\nctrl’d by\nGP2ENbit\n1 None AllNOGP[0:1],\nGP[3],\nGP[8:15]\n0None All\nMCBSP0DIS(DEVCFG bit)\n1ACLKX0ACLKR0\nAFSX0\nAFSR0AHCLKR0AXR0[0]\nAXR0[1]None\nMCBSP1DIS\n(DEVCFG bit)0NO\nAMUTE0\nAXR0[5]\nAXR0[6]AXR0[7]None All\n(DEVCFG bit)\n1AMUTE0AXR0[5]\nAXR0[6]\nAXR0[7]All None\nTOUT0SEL0NOAXR0[2]TOUT0\nTOUT0SEL\n(DEVCFG bit)\n1AXR0[2]NOTOUT0\nTOUT1SEL0NOAXR0[4]TOUT1\nTOUT1SEL\n(DEVCFG bit)\n1AXR0[4]NOTOUT1\n0ED[7:0]; HD8 = 1/0\nHD12 (bootconfig pin) §\n1ED[7:0] side[HD8 = 1 (Little)]\nED[31:24] side\n[HD8 = 0 (Big)]\n†Gray blocks indicate that the peripheral is not affected by the selection bit.\n‡The McASP0 pins AXR0[3] and AHCLKX0 are shared with the timer input pins TINP0 and TINP1, respectively. See Table 23 for more d etailed\ninformation.\n§For more detailed information on endianness correction, see the EMIF Big Endian Mode Correctness portion of this data sheet.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n38 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nTable 23. C6713B Device Multiplexed/Shared Pins  \nMULTIPLEXED PINS\nDEFAULT\nNAME PYPGDP/\nZDPDEFAULT\nFUNCTIONDEFAULT SETTING DESCRIPTION\nCLKOUT2/GP[2] 82Y12CLKOUT2GP2EN = 0 (GPEN register bit)\nGP[2] function disabled,\nCLKOUT2 enabledWhen the CLKOUT2 pin is enabled,the CLK2EN bit in the EMIF global\ncontrol register (GBLCTL) controls the\nCLKOUT2 pin.\nCLK2EN = 0: CLKOUT2 held highCLK2EN = 1: CLKOUT2 enabled to clock [default]\nTo use these software-configurable\nGPIO pins, the GPxEN bits in the GP\nEnable Register and the GPxDIR bits\nGP[5](EXT_INT5)/AMUTEIN0GP[4](EXT_INT4)/AMUTEIN1 61C1C2GP[5](EXT_INT5)GP[4](EXT_INT4)No FunctionGPxDIR = 0 (input)\nGP5EN = 0 (disabled)\nGP4EN = 0 (disabled)[(GPEN register bits)GP[x] function disabled]Enable Register and the GPxDIR bits\nin the GP Direction Register must beproperly configured.\nGPxEN = 1: GP[x] pin enabled\nGPxDIR = 0: GP[x] pin is an input\nGPxDIR = 1: GP[x] pin is an \noutput\nTo use AMUTEIN0/1 pin function, the\nGP[5]/GP[4] pins must be configured\nas an input, the INEN bit set to 1, and\nthe polarity through the INPOL bitselected in the associated McASPAMUTE register.\nCLKS0/AHCLKR0 28K3By default, McBSP0 peripheral pins are\nDR0/AXR0[0] 27J1By default, McBSP0 peripheral pins areenabled upon reset (McASP0 pins are\nDX0/AXR0[1] 20H2 MCBSP0DIS = 0\n(DEVCFG register bit)enabled upon reset (McASP0 pins are\ndisabled). \nFSR0/AFSR0 24J3McBSP0 pin functionMCBSP0DIS = 0\n(DEVCFG register bit)\nMcASP0 pins disabled, disabled). \nTo enable the McASP0 peripheral pins,\nFSX0/AFSX0 21H1McBSP0 pin functionMcASP0 pins disabled, McBSP0 pins enabled To enable the McASP0 peripheral pins,the MCBSP0DIS bit in the DEVCFG\nCLKR0/ACLKR0 19H3McBSP0 pins enabled the MCBSP0DIS bit in the DEVCFG\nregister must be set to 1 (disabling the\nMcBSP0 peripheral pins).CLKX0/ACLKX0 16G3McBSP0 peripheral pins).\nCLKS1/SCL1 8E1 By default, McBSP1 peripheral pins are\nenabled upon reset (I2C1 and McASP0DR1/SDA1 37M2 MCBSP1DIS = 0By default, McBSP1 peripheral pins are\nenabled upon reset (I2C1 and McASP0\npins are disabled). \nDX1/AXR0[5] 32L2\nMcBSP1 pin functionMCBSP1DIS = 0\n(DEVCFG register bit)\nI2C1 and McASP0 pins pins are disabled). \nFSR1/AXR0[7] 38M3McBSP1 pin function I2C1 and McASP0 pins \ndisabled, McBSP1 pins To enable the I2C1 and McASP0\nperipheral pins, the MCBSP1DIS bit in\nCLKR1/AXR0[6] 36M1disabled, McBSP1 pins \nenabledperipheral pins, the MCBSP1DIS bit in\nthe DEVCFG register must be set to 1\nCLKX1/AMUTE0 33L3enabledthe DEVCFG register must be set to 1\n(disabling the McBSP1 peripheral pins) .\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n39 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 23. C6713B Device Multiplexed/Shared Pins (Continued)\nDESCRIPTION DEFAULT SETTINGDEFAULT\nFUNCTIONMULTIPLEXED PINS\nDESCRIPTION DEFAULT SETTINGDEFAULT\nFUNCTIONGDP/\nZDPPYP NAME\nHINT/GP[1] 135J20\nHD15/GP[15] 174B14\nHD14/GP[14] 173C14\nHD13/GP[13] 172A15\nBy default, the HPI peripheral pins areHD12/GP[12] 168C15By default, the HPI peripheral pins are\nenabled at reset. McASP1 peripheral\nHD11/GP[11] 167A16enabled at reset. McASP1 peripheral\npins and eleven GPIO pins are\nHD10/GP[10] 166B16pins and eleven GPIO pins are\ndisabled. \nHD9/GP[9] 165C16To enable the McASP1 peripheral pins\nHD8/GP[8] 160B17To enable the McASP1 peripheral pins\nand the eleven GPIO pins, an externa l\nHD7/GP[3] 164A18and the eleven GPIO pins, an external\npulldown resistor must be provided on\nthe HD14 pin setting HPI_EN = 0 atHD4/GP[0] 156C19the HD14 pin setting HPI_EN = 0 a t\nreset. \nHD1/AXR1[7] 152D20 HPI_EN (HD14 pin) = 1 \n(HPI enabled)reset. \nHD0/AXR1[4] 147E20\nHPI pin functionHPI_EN (HD14 pin) = 1 \n(HPI enabled)\nTo use these software-configurableHCNTL1/AXR1[1] 144G19HPI pin function\nMcASP1 pins and elevenTo use these software-configurableGPIO pins, the GPxEN bits in the GP\nHCNTL0/AXR1[3] 146G18McASP1 pins and eleven\nGPIO pins are disabled.GPIO pins, the GPxEN bits in the GP\nEnable Register and the GPxDIR bits in\nthe GP Direction Register must beHR/W/AXR1[0] 143G20GPIO pins are disabled. Enable Register and the GPxDIR bits in\nthe GP Direction Register must be\nproperly configured.\nHDS1/AXR1[6] 151E19properly configured.\nGPxEN = 1: GP[x] pin enabled\nHDS2/AXR1[5] 150F18GPxEN = 1: GP[x] pin enabled\nGPxDIR = 0: GP[x] pin is an input\nGPxDIR = 1: GP[x] pin is an HCS/AXR1[2] 145F20GPxDIR = 0: GP[x] pin is an input\nGPxDIR = 1: GP[x] pin is an \noutput\nHD6/AHCLKR1 161C17output\nHD5/AHCLKX1 159B18 McASP1 pin direction is controlled b y\nthe PDIR[x] bits in the McASP1PDIRHD3/AMUTE1 154C20McASP1 pin direction is controlled by\nthe PDIR[x] bits in the McASP1PDIR\nregister.\nHD2/AFSX1 155D18register.\nHHWIL/AFSR1 139H20\nHRDY/ACLKR1 140H19\nHAS/ACLKX1 153E18\nTINP0/AXR0[3] 17G2Timer 0 input\nfunctionMcASP0PDIR = 0 (input)[specifically AXR0[3] bit]By default, the Timer 0 input pin isenabled (and a shared input until the\nMcASP0 peripheral forces an output).\nMcASP0PDIR = 0 input, = 1 output\nTOUT0/AXR0[2] 18G1Timer 0 outputfunctionTOUT0SEL = 0(DEVCFG register bit)\n[TOUT0 pin enabled and\nMcASP0 AXR0[2] pindisabled]By default, the Timer 0 output pin isenabled.\nTo enable the McASP0 AXR0[2] pin, the\nTOUT0SEL bit in the DEVCFG register\nmust be set to 1 (disabling the Timer 0peripheral output pin function).\nThe AXR2 bit in the McASP0PDIR\nregister controls the direction(input/output) of the AXR0[2] pin\nMcASP0PDIR = 0 input, = 1 outputDEVICE CONFIGURATIONS (CONTINUED)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n40 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 23. C6713B Device Multiplexed/Shared Pins (Continued)\nDESCRIPTION DEFAULT SETTINGDEFAULT\nFUNCTIONMULTIPLEXED PINS\nDESCRIPTION DEFAULT SETTINGDEFAULT\nFUNCTIONGDP/\nZDPPYP NAME\nTINP1/AHCLKX0 12F2Timer 1 inputfunction McASP0PDIR = 0 (input)[specifically AHCLKX bit]By default, the Timer 1 input andMcASP0 clock function are enabled as\ninputs.\nFor the McASP0 clock to function as anoutput:McASP0PDIR = 1 (specifically theAHCLKX bit]\nTOUT1/AXR0[4] 13F1Timer 1 outputfunctionTOUT1SEL = 0(DEVCFG register bit)\n[TOUT1 pin enabled and\nMcASP0 AXR0[4] pindisabled]By default, the Timer 1 output pin isenabled.\nTo enable the McASP0 AXR0[4] pin, the\nTOUT1SEL bit in the DEVCFG register\nmust be set to 1 (disabling the Timer 1peripheral output pin function).\nThe AXR4 bit in the McASP0PDIR\nregister controls the direction(input/output) of the AXR0[4] pin\nMcASP0PDIR = 0 input, = 1 output\nconfiguration examples \nFigure 6 through Figure 11 illustrate examples of peripheral selections that are configurable on this device.DEVICE CONFIGURATIONS (CONTINUED)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n41 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nI2C0GPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[0],GP[4](EXT_INT4)/AMUTEIN1,\nGP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),GP[7](EXT_INT7)GP[15:8, 3:1]\nMcASP0SCL0, SDA032\n20\n8\nDEVCFG Register Value: 0x0000 000F\nMCBSP0DIS = 1\nMCBSP1DIS = 1\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 0\nGP2EN BIT = 1 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.SCL1, SDA1\n8\nAXR0[7:0]\n{TINP0/AXR0[3]}AXR1[7:0]AFSX1, AFSR1, ACLKX1,ACLKR1, AHCLKR1,\nAHCLKX1, AMUTE1\nAMUTE0,\nTINP1/AHCLKX0,\nAHCLKR0,\nACLKR0,ACLKX0, AFSR0,AFSX0\nFigure 6. Configuration Example A (2 I2C + 2 McASP + GPIO)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n42 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nI2C0GPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[0],GP[4](EXT_INT4)/AMUTEIN1,\nGP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),GP[7](EXT_INT7)GP[15:8, 3:1]\nMcASP0SCL0, SDA0\nAFSX1, AFSR1, ACLKX1,ACLKR1, AHCLKR1,\nAHCLKX1, AMUTE132\n20\n8\nDEVCFG Register Value: 0x0000 000E\nMCBSP0DIS = 1\nMCBSP1DIS = 0\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 0\nGP2EN BIT = 1 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.DR1, CLKS1,\nCLKR1, CLKX1,\nFSR1, DX1,\nFSX15AXR1[7:0]\nAXR0[4:0]\n{TINP0/AXR0[3]}\nTINP1/AHCLKX0,AHCLKR0,\nACLKR0,\nACLKX0, AFSR0,AFSX0\nFigure 7. Configuration Example B (1 I2C + 1 McBSP + 2 McASP + GPIO)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n43 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1SCL1, SDA1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nI2C0GPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[0],GP[4](EXT_INT4)/AMUTEIN1,\nGP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),GP[7](EXT_INT7)GP[15:8, 3:1]\nMcASP0\n(DIT Mode)SCL0, SDA0\nAFSX1, AFSR1, ACLKX1,ACLKR1, AHCLKR1,\nAHCLKX1, AMUTE132\n20\n8\nDEVCFG Register Value: 0x0000 000D\nMCBSP0DIS = 0\nMCBSP1DIS = 1\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 0\nGP2EN BIT = 1 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.DR0, CLKS0,\nCLKR0, CLKX0,\nFSR0, DX0,\nFSX06AXR1[7:0]\nAXR0[7:2]\n{TINP0/AXR0[3]}\nAMUTE0,TINP1/AHCLKX0\nFigure 8. Configuration Example C [2 I2C + 1 McBSP + 1 McASP + 1 McASP (DIT) + GPIO]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n44 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1DR1, CLKS1,\nCLKR1, CLKX1,\nFSR1, DX1,\nFSX1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nI2C0GPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[0],GP[4](EXT_INT4)/AMUTEIN1,\nGP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),GP[7](EXT_INT7)GP[15:8, 3:1]\nMcASP0\n(DIT Mode)SCL0, SDA0\nAFSX1, AFSR1, ACLKX1,ACLKR1, AHCLKR1,\nAHCLKX1, AMUTE132\n20\n8\nDEVCFG Register Value: 0x0000 000C\nMCBSP0DIS = 0\nMCBSP1DIS = 0\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 0\nGP2EN BIT = 1 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.DR0, CLKS0,\nCLKR0, CLKX0,\nFSR0, DX0,\nFSX03AXR1[7:0]\nAXR0[4:2]\n{TINP0/AXR0[3]}\nTINP1/AHCLKX0\nTOUT0/AXR0[2]\nTOUT1/AXR0[4]\nFigure 9. Configuration Example D [1 I2C + 2 McBSP + 1 McASP + 1 McASP (DIT) + GPIO + Timers]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n45 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1SCL1, SDA1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nGPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[4](EXT_INT4)/AMUTEIN1,GP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),\nGP[7](EXT_INT7)\nMcASP0AXR0[7:0],\n{TINP0/AXR0[3]}32\n20\n8\nDEVCFG Register Value: 0x0000 000F\nMCBSP0DIS = 1\nMCBSP1DIS = 1\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 1\nGP2EN BIT = 0 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.CLKOUT2\nHD[15:0]16\nHINT, HHWIL,\nHRDY, HR/W,\nHCNTRL1,\nHCNTRL0, HCS ,\nHDS2, HDS1,\nHASI2C0\nAMUTE0,TINP1/AHCLKX0,\nAHCLKR0,\nACLKR0,ACLKX0, AFSR0,AFSX0SCL0, SDA0\nFigure 10. Configuration Example E (1 I2C + HPI + 1 McASP)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n46 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\nconfiguration examples (continued)\nEMIFED [31:16],\nED[15:0]\n CE[3:0],  BE[3:0] ,\nHOLDA, HOLD,\nBUSREQ, ECLKIN,\nECLKOUT,\nARE/SDCAS/SSADS,\nAWE/SDWE/SSWE,\nAOE/SDRAS/SSOE,\nARDY\nHPI\nI2C1\nMcBSP1\nMcBSP0\nTIMER1TIMER0Clock,\nSystem,\nEMU, and\nReset\nGPIO\nand\nEXT_INT\nMcASP1CLKIN, CLKOUT3, CLKMODE0 ,\nPLLHV, TMS, TDO, TDI, TCK,TRST\n, EMU[5:3,1,0], RESET ,\nNMI\nGP[4](EXT_INT4)/AMUTEIN1,GP[5](EXT_INT5)/AMUTEIN0,\nGP[6](EXT_INT6),\nGP[7](EXT_INT7)\nMcASP032\n20\n5\nDEVCFG Register Value: 0x0000 000E\nMCBSP0DIS = 1\nMCBSP1DIS = 0\nTOUT0SEL = 1TOUT1SEL = 1EKSRC = 0HPI_EN(HD14) = 1\nGP2EN BIT = 0 (enabling GPEN.[2])EA[21:2]\nShading denotes a peripheral module not available for this configuration.DR1, CLKS1,\nCLKR1, CLKX1,\nFSR1, DX1,\nFSX1CLKOUT2\nHD[15:0]16\nHINT, HHWIL,\nHRDY, HR/W,\nHCNTRL1,\nHCNTRL0, HCS ,\nHDS2, HDS1,\nHAS\nAXR0[4:0]\n{TINP0/AXR0[3]}I2C0\nTINP1/AHCLKX0,AHCLKR0,\nACLKR0,\nACLKX0, AFSR0,AFSX0SCL0, SDA0\nFigure 11. Configuration Example F (1 McBSP + HPI + 1 McASP)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n47 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443DEVICE CONFIGURATIONS (CONTINUED)\ndebugging considerations \nIt is recommended that external connections be provided to peripheral selection/device configuration pins,\nincluding HD[14, 8, 12, 4, 3], and CLKMODE0. Although internal pullup resistors exist on these pins, providing\nexternal connectivity adds convenience to the user in debugging and flexibility in switching operating modes.\nInternal pullup/pulldown resistors also exist on the non-configuration pins on the HPI data bus and HD[15, 13,\n11:9, 7:5, 2:0]. For proper device operation, do not oppose the HD [13, 11:9, 7, 1, 0] pins with external\npull−ups/pulldowns at reset. If an external controller provides signals to these HD[13, 11:9, 7, 1, 0]non-configuration pins, these signals must be driven to the default state of the pins at reset, or not be drivenat all. For a list of routed out, 3-stated, or not-driven pins recommended for external pullup/pulldown resistors,\nand internal pullup/pulldown resistors for all device pins, etc., see the Terminal Functions table. However, the\nHD[15, 6, 5, 2] non-configuration pins can be opposed and driven during reset.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n48 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443TERMINAL FUNCTIONS \nThe terminal functions table identifies the external signal names, the associated pin (ball) numbers along with\nthe mechanical package designator, the pin type (I, O/Z, or I/O/Z), whether the pin has any internalpullup/pulldown resistors and a functional pin description. For more detailed information on deviceconfiguration, peripheral selection, multiplexed/shared pins, and debugging considerations, see the DeviceConfigurations section of this data sheet.\nTerminal Functions \nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nCLOCK/PLL CONFIGURATION\nCLKIN 204 A3 IIPDClock Input\nCLKOUT2/GP[2] 82Y12 O/Z IPDClock output at half of device speed ( O/Z) [default] (SYSCLK2 internal signal \nfrom the clock generator) or this pin can be programmed as GP[2] pin (I/O/Z)\nCLKOUT3 184 D10 OIPDClock output programmable by OSCDIV1 register in the PLL controller.\nCLKMODE0 205 C4 IIPUClock generator input clock source select \n0 − Reserved, do not use.\n1 – CLKIN square wave [default]\nFor proper device operation, this pin must be either left unconnected or externally pulled up with a 1-k Ω resistor.\nPLLHV 202 C5 A Analog power (3.3 V) for PLL (PLL Filter)\nJTAG EMULATION\nTMS 192 B7 IIPUJTAG test-port mode select\nTDO 187 A8 O/Z IPUJTAG test-port data out\nTDI 191 A7 IIPUJTAG test-port data in\nTCK 193 A6 IIPUJTAG test-port clock\nTRST§ 197 B6 IIPDJTAG test-port reset. For IEEE 1149.1 JTAG compatibility, see the IEEE 1149.1 \nJTAG Compatibility Statement  section of this data sheet.\nEMU5 —B12 I/O/Z IPUEmulation pin 5. Reserved for future use, leave unconnected.\nEMU4 —C11 I/O/Z IPUEmulation pin 4. Reserved for future use, leave unconnected.\nEMU3 —B10 I/O/Z IPUEmulation pin 3. Reserved for future use, leave unconnected.\nEMU2 — D3I/O/Z IPUEmulation pin 2. Reserved for future use, leave unconnected.\nEMU1 185 B9I/O/Z IPUEmulation [1:0] pins\n•Select the device functional mode of operation\nEMU[1:0] Operation\n00 Boundary Scan/Functional Mode (see Note)\n01 Reserved10 Reserved11 Emulation/Functional Mode [default] (see the IEEE 1149.1\n \nJTAG Compatibility Statement  section of this data sheet)EMU1\nEMU0185\n186B9\nD9I/O/Z IPU JTAG Compatibility Statement  section of this data sheet)\nThe DSP can be placed in Functional mode when the EMU[1:0] pins are \nconfigured for either Boundary Scan or Emulation.\nNote: When the EMU[1:0] pins are configured for Boundary Scan mode, the \ninternal pulldown (IPD) on the TRST  signal must not be opposed in order to \noperate in Functional mode.\nFor the Boundary Scan mode drive EMU[1:0] and RESET pins low.\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n§To ensure a proper logic level during reset when these pins are both routed out and 3−stated or not driven, it is recommended to include an\nexternal 10 k Ω pullup/pulldown resistor to sustain the IPU/IPD, respectively.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n49 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nRESETS AND INTERRUPTS \nRESET 176 A13 I—Device reset. When using Boundary Scan mode, drive the EMU[1:0] and \nRESET pins low. For this device, this pin does not have an IPU.\nNMI 175 C13 IIPDNonmaskable interrupt\n•Edge-driven (rising edge)\nAny noise on the NMI pin may trigger an NMI interrupt; therefore, if the NMI pin is\nnot used, it is recommended that the NMI pin be grounded versus relying on theIPD.\nGP[7](EXT_INT7) 7E3 General-purpose input/output pins ( I/O/Z) which also function as external \ninterrupts\nGP[6](EXT_INT6) 2D2interrupts\n•Edge-driven\nPolarity independently selected via the External Interrupt Polarity Register\nGP[5](EXT_INT5)/\nAMUTEIN06C1I/O/Z IPU•Polarity independently selected via the External Interrupt Polarity Registe r\nbits (EXTPOL.[3:0]), in addition to the GPIO registers.\nGP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and \nGP[4](EXT_INT4)/\nAMUTEIN11C2GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the\nassociated McASP AMUTE register.\nHOST-PORT INTERFACE (HPI) \nHINT/GP[1] 135 J20 O/Z IPUHost interrupt (from DSP to host) ( O) [default] or this pin can be programmed as\na GP[1] pin (I/O/Z).\nHCNTL1/AXR1[1] 144 G19 IIPUHost control  − selects between control, address, or data registers ( I) [default] or\nMcASP1 data pin 1 (I/O/Z).\nHCNTL0/AXR1[3] 146 G18 IIPUHost control − selects between control, address, or data registers ( I) [default] or\nMcASP1 data pin 3 (I/O/Z).\nHHWIL/AFSR1 139 H20 IIPUHost half-word select − first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK)\n(I/O/Z).\nHR/W/AXR1[0] 143 G20 IIPUHost read or write select ( I) [default] or McASP1 data pin 0 (I/O/Z).\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n50 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nHOST-PORT INTERFACE (HPI) (CONTINUED) \nHD15/GP[15] 174 B14 IPUHost-port data pins ( I/O/Z) [default] or general-purpose input/output pins\n(I/O/Z)\n•Used for transfer of data, address, and control\n•Also controls initialization of DSP modes at reset via pullup/pulldown \nresistors\nHD14/GP[14] § 173 C14 IPUresistors\n− Device Endian Mode (HD8)\n0 – Big Endian\n1 − Little Endian\nHD13/GP[13] § 172 A15 IPUFor a C6713BGDP or C6713BZDP :\n− Big Endian Mode Correctness EMIFBE  (HD12)\n0 – The EMIF data will always be presented on the ED[7:0] side of the  \nbus, regardless of the endianess mode (Little/Big Endian).\n1 − In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be \nHD12/GP[12] § 168 C15 IPU1 − In Little Endian mode (HD8 =1), the 8-bit or 16-bit EMIF data will be \npresent on the ED[7:0] side of the bus. \nIn Big Endian mode (HD8 =0), the 8-bit or 16-bit EMIF data will be present on the ED[31:24] side of the bus [default].\nFor a C6713BPYP , when Big Endian mode is selected (LENDIAN = 0), for \nHD11/GP[11] 167 A16 I/O/Z IPUFor a C6713BPYP , when Big Endian mode is selected (LENDIAN = 0), for \nproper device operation the EMIFBE  pin must be externally pulled low. \nThis new functionality does not affect systems using the current default value o f\nHD12=1. For more detailed information on the big endian mode correctness,  \nsee the EMIF Big Endian Mode Correctness  portion of this data \nHD10/GP[10] 166 B16 IPUsee the EMIF Big Endian Mode Correctness  portion of this data \nsheet.\n− Bootmode (HD[4:3])\n00 – HPI boot/Emulation boot \n01 – CE1  width 8-bit, Asynchronous external ROM boot with default \nHD9/GP[9] 165 C16 IPU01 – CE1 width 8-bit, Asynchronous external ROM boot with default \ntimings (default mode)\n10 − CE1  width 16-bit, Asynchronous external ROM boot with default \ntimings\n11 − CE1  width 32-bit, Asynchronous external ROM boot with default \ntimings\nHD8/GP[8] § 160 B17 IPUtimings\n− HPI_EN (HD14)\n0 – HPI disabled, McASP1 enabled\n1 − HPI enabled, McASP1 disabled (default) \nHD7/GP[3] 164 A18 IPUOther HD pins HD [13, 11:9, 7:5, 2:0] have pullups/pulldowns (IPUs/IPDs). Fo r\nproper device operation, do not oppose the HD [13, 11:9, 7, 1, 0] pins with exter -\nnal pull−ups/pulldowns at reset; however, the HD[15, 6, 5, 2] pins can be op-\nposed and  driven at reset. For more details, see the Device Configurations\nsection of this data sheet.\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡ IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup o r pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n§To ensure a proper logic level during reset when these pins are both routed out and 3−stated or not driven, it is recommended to include an\nexternal 10 k Ω pullup/pulldown resistor to sustain the IPU/IPD, respectively. \n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n51 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nHOST-PORT INTERFACE (HPI) (CONTINUED)\nHD6/AHCLKR1 161 C17\nI/O/ZIPUHost-port data pin 6 ( I/O/Z) [ default] or McASP1 receive high-frequency master\nclock (I/O/Z).\nHD5/AHCLKX1 159 B18I/O/Z\nIPUHost-port data pin 5 ( I/O/Z) [ default] or McASP1 transmit high-frequency master\nclock (I/O/Z).\nHD4/GP[0] § 156 C19 I/O/Z IPDHost-port data pin 4 ( I/O/Z) [ default] or this pin can be programmed as a GP[0]\npin (I/O/Z).\nHD3/AMUTE1 § 154 C20 IPUHost-port data pin 3 ( I/O/Z) [ default] or McASP1 mute output (O/Z).\nHD2/AFSX1 155 D18 I/O/Z IPUHost-port data pin 2 ( I/O/Z) [ default] or  McASP1 transmit frame sync or left/right\nclock (LRCLK) (I/O/Z).\nHD1/AXR1[7] 152 D20 IPUHost-port data pin 1 ( I/O/Z) [ default] or McASP1 data pin 7 (I/O/Z).\nHD0/AXR1[4] 147 E20 I/O/Z IPUHost-port data pin 0 ( I/O/Z) [ default] or McASP1 data pin 4 (I/O/Z).\nHAS/ACLKX1 153 E18 IIPUHost address strobe ( I) [default] or McASP1 transmit bit clock (I/O/Z).\nHCS/AXR1[2] 145 F20 IIPUHost chip select ( I) [default] or McASP1 data pin 2 (I/O/Z).\nHDS1/AXR1[6] 151 E19 IIPUHost data strobe 1 ( I) [default] or McASP1 data pin 6 (I/O/Z).\nHDS2/AXR1[5] 150 F18 IIPUHost data strobe 2 ( I) [default] or McASP1 data pin 5 (I/O/Z) .\nHRDY/ACLKR1 140 H19 O/Z IPDHost ready (from DSP to host) ( O) [default] or McASP1 receive bit clock (I/O/Z).\nEMIF − COMMON SIGNALS TO ALL TYPES OF MEMORY ¶\nCE3 57 V6 O/Z IPU\nMemory space enablesCE2 61 W6 O/Z IPUMemory space enables\n•Enabled by bits 28 through 31 of the word addressCE1 103 W18 O/Z IPU•Enabled by bits 28 through 31 of the word address\n•Only one asserted during any external data access\nCE0 102 V17 O/Z IPU•Only one asserted during any external data access\nBE3 — V5 O/Z IPUByte-enable control\nBE2 — Y4 O/Z IPUByte-enable control\n•Decoded from the two lowest bits of the internal address\nBE1 108 U19 O/Z IPU•Decoded from the two lowest bits of the internal address\n•Byte-write enables for most types of memory\nCan be directly connected to SDRAM read and write mask signal (SDQM)BE0 110 V20 O/Z IPUByte-write enables for most types of memory\n•Can be directly connected to SDRAM read and write mask signal (SDQM )\nEMIF − BUS ARBITRATION ¶\nHOLDA 137 J18 O/Z IPUHold-request-acknowledge to the host\nHOLD 138 J17 IIPUHold request from the host\nBUSREQ 136 J19 O/Z IPUBus request output\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n§To ensure a proper logic level during reset when these pins are both routed out and 3−stated or not driven, it is recommended to include an\nexternal 10 k Ω pullup/pulldown resistor to sustain the IPU/IPD, respectively. \n¶To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n52 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.\nIPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nEMIF − ASYNCHRONOUS/SYNCHRONOUS MEMORY CONTROL ¶\nECLKIN 78 Y11 IIPDExternal EMIF input clock source\nECLKOUT 77Y10 O/Z IPDEMIF output clock depends on the EKSRC bit (DEVCFG.[4]) and on EKEN bit \n(GBLCTL.[5]).\nEKSRC = 0 – ECLKOUT is based on the internal SYSCLK3 signal \nfrom the clock generator (default).\nEKSRC = 1 – ECLKOUT is based on the the external EMIF input clock \nsource pin (ECLKIN)\nEKEN = 0 – ECLKOUT held low\nEKEN = 1 – ECLKOUT enabled to clock (default)\nARE/SDCAS/\nSSADS79 V11 O/Z IPUAsynchronous memory read enable/SDRAM column-address strobe/SBSRAM\naddress strobe\nAOE/SDRAS/\nSSOE75W10 O/Z IPUAsynchronous memory output enable/SDRAM row-address strobe/SBSRAMoutput enable\nAWE/SDWE/\nSSWE83V12 O/Z IPUAsynchronous memory write enable/SDRAM write enable/SBSRAM writeenable\nARDY 56 Y5 IIPUAsynchronous memory ready input\nEMIF − ADDRESS ¶ \nEA21 109 U18\nEA20 101 Y18\nEA19 100 W17\nEA18 95Y16\nEA17 99V16\nEA16 92Y15\nEA15 94W15\nEA14 90Y14 EMIF external address\nEA13 91W14EMIF external address\nNote: EMIF address numbering for the C6713 BPYP device \nstarts with EA2 to maintain signal name compatibility with other C671x  devicesEA12 93V14O/Z IPUNote: EMIF address numbering for the C6713 BPYP device \nstarts with EA2 to maintain signal name compatibility with other C671x  device s\n(e.g., C6711, C6713 BGDP and C6713 BZDP) [see the 32-bit EMIF addressing \nEA11 86W13O/Z IPU(e.g., C6711, C6713 BGDP and C6713 BZDP) [see the 32-bit EMIF addressing \nscheme in the TMS320C6000 DSP External Memory Interface (EMIF) \nEA10 76V10scheme in the TMS320C6000 DSP External Memory Interface (EMIF) \nReference Guide  (literature number SPRU266)].\nEA9 74 Y9\nEA8 71 V9\nEA7 70 Y8\nEA6 69 W8\nEA5 68 V8\nEA4 64 W7\nEA3 63 V7\nEA2 62 Y6\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n¶To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n53 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nEMIF − DATA ¶\nED31 — N3\nED30 — P3\nED29 — P2\nED28 — P1\nED27 — R2\nED26 — R3\nED25 — T2\nED24 — T1\nED23 — U3\nED22 — U1\nED21 — U2\nED20 — V1\nED19 — V2\nED18 — Y3\nED17 — W4\nED16 — V4\nI/O/Z IPUExternal data pins (ED[31:16] pins applicable to GDP and ZDP packages only)ED15 112 T19I/O/Z IPUExternal data pins (ED[31:16] pins applicable to GDP and ZDP packages only )\nED14 113 T20\nED13 111 T18\nED12 118 R20\nED11 117 R19\nED10 120 P20\nED9 119 P18\nED8 123 N20\nED7 122 N19\nED6 121 N18\nED5 128 M20\nED4 127 M19\nED3 129 L19\nED2 130 L18\nED1 131 K19\nED0 132 K18\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n¶To maintain signal integrity for the EMIF signals, serial termination resistors should be inserted into all EMIF output signal lines.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n54 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO. TYPE†IPD/\nIPU‡DESCRIPTION\nMULTICHANNEL AUDIO SERIAL PORT 1 (McASP1)\nGP[4](EXT_INT4)/AMUTEIN11C2I/O/Z IPUGeneral-purpose input/output pin 4 and external interrupt 4 ( I/O/Z) [default] or\nMcASP1 mute input (I/O/Z).\nHD3/AMUTE1 154 C20 I/O/Z IPUHost-port data pin 3 ( I/O/Z) [ default] or McASP1 mute output (O/Z).\nHRDY/ACLKR1 140 H19 I/O/Z IPDHost ready (from DSP to host) ( O) [default] or McASP1 receive bit clock (I/O/Z).\nHD6/AHCLKR1 161 C17 I/O/Z IPUHost-port data pin 6 ( I/O/Z) [ default] or McASP1 receive high-frequency master\nclock (I/O/Z).\nHAS/ACLKX1 153 E18 I/O/Z IPUHost address strobe ( I) [default] or McASP 1 transmit bit clock (I/O/Z).\nHD5/AHCLKX1 159 B18 I/O/Z IPUHost-port data pin 5 ( I/O/Z) [ default] or McASP1 transmit high-frequency \nmaster clock (I/O/Z).\nHHWIL/AFSR1 139 H20 I/O/Z IPUHost half-word select − first or second half-word (not necessarily high or low order) (I) [default] or McASP1 receive frame sync or left/right clock (LRCLK)\n(I/O/Z).\nHD2/AFSX1 155 D18 I/O/Z IPUHost-port data pin 2 ( I/O/Z) [ default] or  McASP1 transmit frame sync or left/\nright clock (LRCLK) (I/O/Z).\nHD1/AXR1[7] 152 D20 I/O/Z IPUHost-port data pin 1 ( I/O/Z) [ default] or McASP1 TX/RX data pin 7 (I/O/Z).\nHDS1/AXR1[6] 151 E19 I/O/Z IPUHost data strobe 1 ( I) [default] or McASP1 TX/RX data pin 6 (I/O/Z).\nHDS2/AXR1[5] 150 F18 I/O/Z IPUHost data strobe 2 ( I) [default] or McASP1 TX/RX data pin 5 (I/O/Z).\nHD0/AXR1[4] 147 E20 I/O/Z IPUHost-port data pin 0 ( I/O/Z) [ default] or McASP1 TX/RX data pin 4 (I/O/Z).\nHCNTL0/AXR1[3] 146 G18 I/O/Z IPUHost control − selects between control, address, or data registers ( I) [default] or\nMcASP1 TX/RX data pin 3 (I/O/Z).\nHCS/AXR1[2] 145 F20 I/O/Z IPUHost chip select ( I) [default] or McASP1 TX/RX data pin 2 (I/O/Z).\nHCNTL1/AXR1[1] 144 G19 I/O/Z IPUHost control  − selects between control, address, or data registers ( I) [default] or\nMcASP1 TX/RX data pin 1 (I/O/Z).\nHR/W/AXR1[0] 143 G20 I/O/Z IPUHost read or write select ( I) [default] or McASP1 TX/RX data pin 0 (I/O/Z).\nMULTICHANNEL AUDIO SERIAL PORT 0 (McASP0)\nGP[5](EXT_INT5)/\nAMUTEIN06C1I/O/Z IPUGeneral-purpose input/output pin 5 and external interrupt 5 ( I/O/Z) [default] or\nMcASP0 mute input (I/O/Z).\nCLKX1/AMUTE0 33 L3I/O/Z IPDMcBSP1 transmit clock ( I/O/Z) [default] or McASP0 mute output (O/Z).\nCLKR0/ACLKR0 19 H3I/O/Z IPDMcBSP0 receive clock ( I/O/Z) [default] or McASP0 receive bit clock (I/O/Z).\nTINP1/AHCLKX0 12 F2I/O/Z IPDTimer 1 input (I) or McASP0 transmit high−frequency master clock (I/O/Z). This\npin defaults as Timer 1 input (I) and McASP transmit high−frequency master\nclock input ( I).\nCLKX0/ACLKX0 16 G3I/O/Z IPDMcBSP0 transmit clock ( I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z).\nCLKS0/AHCLKR0 28 K3I/O/Z IPDMcBSP0 ext ernal clock source (as opposed to internal) ( I) [default] or McASP0\nreceive high-frequency master clock (I/O/Z).\nFSR0/AFSR0 24 J3I/O/Z IPDMcBSP0 receive frame sync ( I/O/Z) [default] or McASP0 receive frame sync or\nleft/right clock (LRCLK) (I/O/Z).\nFSX0/AFSX0 21 H1I/O/Z IPDMcBSP0 transmit frame sync ( I/O/Z) [default] or McASP0 transmit frame sync\nor left/right clock (LRCLK) (I/O/Z).\nFSR1/AXR0[7] 38 M3I/O/Z IPDMcBSP1 receive frame sync ( I/O/Z) [default] or McASP0 TX/RX data pin 7 \n(I/O/Z).\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n55 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nMULTICHANNEL AUDIO SERIAL PORT 0 (McASP0) (CONTINUED)\nCLKR1/AXR0[6] 36 M1I/O/Z IPDMcBSP1 receive clock ( I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z).\nDX1/AXR0[5] 32 L2I/O/Z IPUMcBSP1 transmit data ( O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z).\nTOUT1/AXR0[4] 13 F1I/O/Z IPDTimer 1 output ( O) [default] or McASP0 TX/RX data pin 4 (I/O/Z).\nTINP0/AXR0[3] 17 G2I/O/Z IPDTimer 0 input ( I) [default] or McASP0 TX/RX data pin 3 (I/O/Z).\nTOUT0/AXR0[2] 18 G1I/O/Z IPDTimer 0 output ( O) [default] or McASP0 TX/RX data pin 2 (I/O/Z).\nDX0/AXR0[1] 20 H2I/O/Z IPUMcBSP0 transmit data ( O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z).\nDR0/AXR0[0] 27 J1I/O/Z IPUMcBSP0 receive data ( I) [default] or McASP0 TX/RX data pin 0 (I/O/Z).\nTIMER 1\nTOUT1/AXR0[4] 13 F1 OIPDTimer 1 output ( O) [default] or McASP0 TX/RX data pin 4 (I/O/Z).\nTINP1/AHCLKX0 12 F2 IIPDTimer 1 input (I) or McASP0 transmit high−frequency master clock (I/O/Z). This\npin defaults as Timer 1 input ( I) and McASP transmit high−frequency master\nclock input ( I).\nTIMER0\nTOUT0/AXR0[2] 18 G1 OIPDTimer 0 output ( O) [default] or McASP0 TX/RX data pin 2 (I/O/Z).\nTINP0/AXR0[3] 17 G2 IIPDTimer 0 input ( I) [default] or McASP0 TX/RX data pin 3 (I/O/Z).\nMULTICHANNEL BUFFERED SERIAL PORT 1 (McBSP1)\nCLKS1/SCL1 8E1 I—McBSP1 external clock source (as opposed to internal) ( I) [default] or I2C1\nclock (I/O/Z). \nThis pin does not have an internal pullup or pulldown. When this pin is used as a\nMcBSP pin, this pin should either be driven externally at all times or be pulled up\nwith a 10-kΩ resistor to a valid logic level. Because it is common for some ICs to\n3-state their outputs at times, a 10-k Ω pullup resistor may be desirable even\nwhen an external device is driving the pin.\nCLKR1/AXR0[6] 36 M1I/O/Z IPDMcBSP1 receive clock ( I/O/Z) [default] or McASP0 TX/RX data pin 6 (I/O/Z).\nCLKX1/AMUTE0 33 L3I/O/Z IPDMcBSP1 transmit clock ( I/O/Z) [default] or McASP0 mute output (O/Z).\nDR1/SDA1 37 M2 I—McBSP1 receive data ( I) [default] or I2C1 data (I/O/Z).\nThis pin does not have an internal pullup or pulldown. When this pin is used as a\nMcBSP pin, this pin should either be driven externally at all times or be pulled up\nwith a 10-kΩ resistor to a valid logic level. Because it is common for some ICs to\n3-state their outputs at times, a 10-k Ω pullup resistor may be desirable even\nwhen an external device is driving the pin.\nDX1/AXR0[5] 32 L2 O/Z IPUMcBSP1 transmit data ( O/Z) [default] or McASP0 TX/RX data pin 5 (I/O/Z).\nFSR1/AXR0[7] 38 M3I/O/Z IPDMcBSP1 receive frame sync ( I/O/Z) [default] or McASP0 TX/RX data pin 7 \n(I/O/Z).\nFSX1 31 L1I/O/Z IPDMcBSP1 transmit frame sync\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n56 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nMULTICHANNEL BUFFERED SERIAL PORT 0 (McBSP0)\nCLKS0/AHCLKR0 28 K3 IIPDMcBSP0 external clock source (as opposed to internal) ( I) [default] or McASP0\nreceive high-frequency master clock (I/O/Z).\nCLKR0/ACLKR0 19 H3I/O/Z IPDMcBSP0 receive clock ( I/O/Z) [default] or McASP0 receive bit clock (I/O/Z).\nCLKX0/ACLKX0 16 G3I/O/Z IPDMcBSP0 transmit clock ( I/O/Z) [default] or McASP0 transmit bit clock (I/O/Z).\nDR0/AXR0[0] 27 J1 IIPUMcBSP0 receive data ( I) [default] or McASP0 TX/RX data pin 0 (I/O/Z).\nDX0/AXR0[1] 20 H2 O/Z IPUMcBSP0 transmit data ( O/Z) [default] or McASP0 TX/RX data pin 1 (I/O/Z).\nFSR0/AFSR0 24 J3I/O/Z IPDMcBSP0 receive frame sync ( I/O/Z) [default] or McASP0 receive frame sync or\nleft/right clock (LRCLK) (I/O/Z).\nFSX0/AFSX0 21 H1I/O/Z IPDMcBSP0 transmit frame sync ( I/O/Z) [default] or McASP0 transmit frame sync or\nleft/right clock (LRCLK) (I/O/Z).\nINTER-INTEGRATED CIRCUIT 1 (I2C1)\nCLKS1/SCL1 8E1I/O/Z —McBSP1 external clock source (as opposed to internal) (I) [default] or I2C1 clock\n(I/O/Z).\nThis pin must be externally pulled up. When this pin is used as an I2C pin, the\nvalue of the pullup resistor is dependent on the number of devices connected to\nthe I2C bus. For more details, see the Philips I2C Specification Revision 2.1\n(January 2000).\nDR1/SDA1 37 M2I/O/Z —McBSP1 receive data ( I) [default] or I2C1 data (I/O/Z).\nThis pin must be externally pulled up. When this pin is used as an I2C pin, the\nvalue of the pullup resistor is dependent on the number of devices connected to\nthe I2C bus. For more details, see the Philips I2C Specification Revision 2.1\n(January 2000).\nINTER-INTEGRATED CIRCUIT 0 (I2C0)\nSCL0 41 N1I/O/Z —I2C0 clock. This pin must be externally pulled up. The value of the pullup resistor on this pin\nis dependent on the number of devices connected to the I2C bus. For more \ndetails, see the Philips I2C Specification Revision 2.1  (January 2000).\nSDA0 42 N2I/O/Z —I2C0 data. \nThis pin must be externally pulled up. The value of the pullup resistor on this pin\nis dependent on the number of devices connected to the I2C bus. For more \ndetails, see the Philips I 2C Specification Revision 2.1  (January 2000).\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n57 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.IPD/\nNAME PYPGDP/\nZDPTYPE†IPD/\nIPU‡DESCRIPTION\nGENERAL-PURPOSE INPUT/OUTPUT (GPIO) \nHD15/GP[15] 174 B14 IPUHost-port data pins ( I/O/Z) [default] or general-purpose input/output pins\n(I/O/Z) and some function as boot configuration pins at reset.\nHD14/GP[14] 173 C14 IPU(I/O/Z) and some function as boot configuration pins at reset.\n•Used for transfer of data, address, and control\n•Also controls initialization of DSP modes at reset via pullup/pulldown \nHD13/GP[13] 172 A15 IPU•Also controls initialization of DSP modes at reset via pullup/pulldown \nresistors\nAs general-purpose input/output (GP[x]) functions, these pins are software-con-\nHD12/GP[12] 168 C15\nI/O/ZIPUAs general-purpose input/output (GP[x]) functions, these pins are software-con -\nfigurable through registers. The “GPxEN” bits in the GP Enable register and the\nGPxDIR bits in the GP Direction register must be properly configured:\nHD11/GP[11] 167 A16I/O/Z\nIPUGPxDIR bits in the GP Direction register must be properly configured:\nGPxEN = 1; GP[x] pin is enabled.\nHD10/GP[10] 166 B16 IPUGPxEN = 1; GP[x] pin is enabled.\nGPxDIR = 0; GP[x] pin is an input.\nGPxDIR = 1; GP[x] pin is an output.\nHD9/GP[9] 165 C16 IPUGPxDIR = 1; GP[x] pin is an output.\nFor the functionality description of the Host-port data pins or the boot configura -\nHD8/GP[8] 160 B17 IPUFor the functionality description of the Host-port data pins or the boot configura-\ntion pins, see the Host-Port Interface (HPI) portion of this table.\nGP[7](EXT_INT7) 7E3 General-purpose input/output pins ( I/O/Z) which also function as external \ninterrupts\nGP[6](EXT_INT6) 2D2interrupts\n•Edge-driven\nPolarity independently selected via the External Interrupt Polarity Register\nGP[5](EXT_INT5)/\nAMUTEIN06C1I/O/Z IPU•Polarity independently selected via the External Interrupt Polarity Registe r\nbits (EXTPOL.[3:0])\nGP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and \nGP[4](EXT_INT4)/\nAMUTEIN11C2GP[4] and GP[5] pins also function as AMUTEIN1 McASP1 mute input and AMUTEIN0 McASP0 mute input, respectively, if enabled by the INEN bit in the\n \nassociated McASP AMUTE register.\nHD7/GP[3] 164 A18 I/O/Z IPUHost-port data pin 7 ( I/O/Z) [default] or general-purpose input/output pin 3\n(I/O/Z)\nCLKOUT2/GP[2] 82Y12 I/O/Z IPDClock output at half of device speed ( O/Z) [default] or this pin can be\nprogrammed as GP[2] pin.\nHINT/GP[1] 135 J20 OIPUHost interrupt (from DSP to host) ( O) [default] or this pin can be programmed as\na GP[1] pin (I/O/Z).\nHD4/GP[0] 156 C19 I/O/Z IPDHost-port data pin 4 ( I/O/Z) [ default] or this pin can be programmed as a GP[0]\npin (I/O/Z).\nRESERVED FOR TEST \nRSV 198 A5 O/Z IPUReserved. (Leave unconnected, do not connect to power or ground)\nRSV 200 B5 A§ Reserved. (Leave unconnected, do not connect to power or ground)\nRSV 179 C12 O —Reserved. (Leave unconnected, do not connect to power or ground)\nRSV — D7 O/Z IPDReserved. (Leave unconnected, do not connect to power or ground)\nRSV 178 D12 I—Reserved. This pin does not have an IPU. For proper device \noperation, the D12/178 pin  must be externally pulled down with a 10-k Ω resistor.\nRSV 181 A12 —Reserved. [For new designs, it is recommended that this pin  be connected di-\nrectly to CV DD (core power). For old designs, this can be left unconnected.\nRSV 180 B11 —Reserved. [For new designs, it is recommended that this pin be connected di-\nrectly to V ss (ground). For old designs, this pin can be left unconnected.\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n‡IPD = Internal pulldown, IPU = Internal pullup. [To oppose the supply rail on these IPD/IPU signal pins, use external pullup or  pulldown resistors\nno greater than 4.4 k Ω and 2.0 k Ω, respectively.]\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n58 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nSUPPLY VOLTAGE PINS\n—A17\n— B3\n— B8\n—B13\n—C10\n— D1\n—D16\n—D19\n— F3\n—H18\n— J2\n—M18\n— R1\n—R18\n— T3\n— U5\n— U7\n—U12\n—U16\nDVDD—V13\nS3.3-V supply voltageDVDD—V15S3.3-V supply voltage\n(see the power-supply decoupling portion of this data sheet)\n—V19(see the power-supply decoupling portion of this data sheet)\n— W3\n— W9\n—W12\n— Y7\n—Y17\n5 —\n9 —\n25 —\n44 —\n47 —\n55 —\n58 —\n65 —\n72 —\n84 —\n87 —\n98 —\n107 —\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n59 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued) \nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nSUPPLY VOLTAGE PINS (CONTINUED)\n114 —\n126 —\n141 —\n3.3-V supply voltageDVDD162 — S3.3-V supply voltage\n(see the power-supply decoupling portion of this data sheet)DVDD\n183 —S(see the power-supply decoupling portion of this data sheet)\n188 —\n206 —\n— A4\n— A9\n—A10\n— B2\n—B19\n— C3\n— C7\n—C18\n— D5\n— D6\n—D11\n—D14\n—D15\n— F4\n—F17 1.2-V supply voltage [PYP package]\nCVDD— K1\nS1.2-V supply voltage [PYP package]\n1.20-V supply voltage [GDP and ZDP packages] (See Note) \n1.4-V supply voltage [GDP and ZDP packages C6711D-300 only] CVDD— K4S1.4-V supply voltage [GDP and ZDP packages C6711D-300 only]\n(see the power-supply decoupling portion of this data sheet)\n—K17(see the power-supply decoupling portion of this data sheet)\n— L4\n—L17\n—L20\n— R4\n—R17\n— U6\n—U10\n—U11\n—U14\n—U15\n— V3\n—V18\n— W2Note: This value is compatible with existing 1.26-V designs.\n—W19Note: This value is compatible with existing 1.26-V designs.\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n60 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued) \nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nSUPPLY VOLTAGE PINS (CONTINUED)\n3 —\n11 —\n14 —\n22 —\n29 —\n35 —\n40 —\n43 —\n46 —\n50 —\n51 —\n53 —\n60 —\n67 —\n80 —\nCVDD89 —\nS1.2-V supply voltage [PYP package]\n1.20-V supply voltage [GDP and ZDP packages] (See Note) CVDD96 —S1.20-V supply voltage [GDP and ZDP packages] (See Note) \n1.4-V supply voltage [GDP and ZDP packages C6711D-300 only]\n104 —1.4-V supply voltage [GDP and ZDP packages C6711D-300 only]\n(see the power-supply decoupling portion of this data sheet)\n105 —(see the power-supply decoupling portion of this data sheet)\n116 —\n124 —\n133 —\n149 —\n157 —\n169 —\n171 —\n177 —\n190 —\n195 —\n196 —\n201 —Note: This value is compatible with existing 1.26-V designs.\n208 —Note: This value is compatible with existing 1.26-V designs.\nGROUND PINS\n— A1\n— A2\n—A11\nVSS—A14\nGNDGround pins VSS—A19GNDGround pins\n—A20\n— B1\n— B4\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n61 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nGROUND PINS (CONTINUED)\n—B15\n—B20\n— C6\n— C8\n— C9\n— D4\n— D8\n—D13\n—D17\n— E2\n— E4\n—E17\n—F19\n— G4\n—G17\n— H4\n—H17\n— J4\nGround pins #\nVSS— J9\nGNDGround pins #\nThe center thermal balls (J9−J12, K9−K12, L9−L12, M9−M12) [shaded] are all tied to ground VSS— J10GNDThe center thermal balls (J9−J12, K9−K12, L9−L12, M9−M12) [shaded] are all tied to ground\nand act as both electrical grounds and thermal relief (thermal dissipation). \n— J11and act as both electrical grounds and thermal relief (thermal dissipation). \n— J12\n— K2\n— K9\n—K10\n—K11\n—K12\n—K20\n— L9\n—L10\n— L11\n—L12\n— M4\n— M9\n—M10\n—M11\n—M12\n—M17\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n#Shaded pin numbers denote the center thermal balls.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n62 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nGROUND PINS (CONTINUED)\n— N4\n—N17\n— P4\n—P17\n—P19\n— T4\n—T17\n— U4\n— U8\n— U9\n—U13\n—U17\n—U20\n— W1\n— W5\n—W11\n—W16\n—W20\n— Y1\nVSS— Y2\nGNDGround pins VSS—Y13GNDGround pins\n—Y19\n—Y20\n4 —\n10 —\n15 —\n23 —\n26 —\n30 —\n34 —\n39 —\n45 —\n48 —\n49 —\n52 —\n54 —\n59 —\n66 —\n73 —\n81 —\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n63 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Terminal Functions (Continued)\nSIGNAL PIN NO.\nNAME PYPGDP/\nZDPTYPE† DESCRIPTION\nGROUND PINS (CONTINUED)\n85 —\n88 —\n97 —\n106 —\n115 —\n125 —\n134 —\n142 —\nVSS148 —\nGNDGround pins VSS158 —GNDGround pins\n163 —\n170 —\n182 —\n189 —\n194 —\n199 —\n203 —\n207 —\n†I = Input, O = Output, Z = High impedance, S = Supply voltage, GND = Ground, A = Analog signal\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n64 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443development support \nTI offers an extensive line of development tools for the TMS320C6000 \uf8ea DSP platform, including tools to\nevaluate the performance of the processors, generate code, develop algorithm implementations, and fullyintegrate and debug software and hardware modules.\nThe following products support development of C6000 \uf8ea DSP-based applications:\nSoftware Development Tools:\nCode Composer Studio \uf8ea Integrated Development Environment (IDE): including Editor\nC/C++/Assembly Code Generation, and Debug plus additional development toolsScalable, Real-Time Foundation Software (DSP/BIOS \uf8ea), which provides the basic run-time target software\nneeded to support any DSP application.\nHardware Development Tools:\nExtended Development System (XDS \uf8ea) Emulator (supports C6000 \uf8ea DSP multiprocessor system debug)\nEVM (Evaluation Module)\nFor a complete listing of development-support tools for the TMS320C6000 \uf8ea DSP platform, visit the Texas\nInstruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL). Forinformation on pricing and availability, contact the nearest TI field sales office or authorized distributor.\nTI offers an extensive line of development tools for the TMS320C6000 \uf8ea DSP platform, including tools to\nevaluate the performance of the processors, generate code, develop algorithm implementations, and fullyintegrate and debug software and hardware modules.\nC6000 and XDS are trademarks of Texas Instruments.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n65 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443device support \ndevice and development-support tool nomenclature \nTo designate the stages in the product development cycle, TI assigns prefixes to the part numbers of all DSP\ndevices and support tools. Each DSP commercial family member has one of three prefixes: TMX, TMP, or TMS.\n(e.g., TMS320C6713BGDP300). Texas Instruments recommends two of three possible prefix designators for\nsupport tools: TMDX and TMDS. These prefixes represent evolutionary stages of product development fromengineering prototypes (TMX/TMDX) through fully qualified production devices/tools (TMS/TMDS).\nDevice development evolutionary flow:\nTMX Experimental device that is not necessarily representative of the final device’s electrical\nspecifications.\nTMP Final silicon die that conforms to the device’s electrical specifications but has not completed\nquality and reliability verification.\nTMS Fully qualified production device.\nSupport tool development evolutionary flow:\nTMDX Development-support product that has not yet completed T exas Instruments internal qualification\ntesting.\nTMDS Fully qualified development-support product.\nTMX and TMP devices and TMDX development-support tools are shipped with the following disclaimer:“Developmental product is intended for internal evaluation purposes.”TMS devices and TMDS development-support tools have been characterized fully, and the quality and reliability\nof the device have been demonstrated fully. TI’s standard warranty applies.\nPredictions show that prototype devices (TMX or TMP) have a greater failure rate than the standard production\ndevices. T exas Instruments recommends that these devices not be used in any production system because their\nexpected end-use failure rate still is undefined. Only qualified production devices are to be used.\nTI device nomenclature also includes a suffix with the device family name. This suffix indicates the package type\n(for example, GDP), the temperature range (for example, blank is the default commercial temperature range),and the device speed range in megahertz (for example, -225 is 225 MHz).\nThe ZDP package, like the GDP package, is a 272-ball plastic BGA only with Pb-free balls. For device part\nnumbers and further ordering information for TMS320C6713B in the PYP, GDP and ZDP package types, seethe TI website (http://www.ti.com) or contact your TI sales representative.\nTMS320 is a trademark of Texas Instruments.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n66 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443device and development-support tool nomenclature (continued) \nPREFIXDEVICE SPEED RANGETMS 320 C 6713B GDP 300\nTMX= Experimental device\nTMP= Prototype device\nTMS= Qualified deviceSMJ= MIL-PRF-38535, QML\nSM = High Rel (non-38535)\nDEVICE FAMILY\n320 = TMS320 \uf8ea DSP family\nTECHNOLOGYPACKAGE TYPE †‡§\nC = CMOS\nDEVICE\n†BGA = Ball Grid Array\nQFP = Quad Flatpack\n‡The ZDP mechanical package designator represents the version of the GDP with Pb−Free soldered balls. The ZDP package\ndevices are supported in the same speed grades as the GDP package devices ( available upon request ).\n§For actual device part numbers (P/Ns) and ordering information, see the Mechanical Data section of this \ndocument or the TI website (www.ti.com).TEMPERATURE RANGE (DEFAULT: 0 °C TO 90 °C)(   )\nBlank = 0 °C to 90 °C, commercial temperature\nA = −40 °C to 105 °C, extended temperature\nGDP = 272-pin plastic BGA\nPYP = 208-pin PowerPAD /C0116 plastic QFP\nZDP = 272-pin plastic BGA, with Pb-free soldered balls167 MHz\n200 MHz225 MHz\n300 MHz\nC6713B\nFigure 12. TMS320C6000 \uf8ea DSP Device Nomenclature (Including the TMS320C6713B Device)\nMicroStar BGA and PowerPAD are trademarks of Texas Instruments.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n67 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443documentation support \nExtensive documentation supports all TMS320 \uf8ea DSP family generations of devices from product\nannouncement through applications development. The types of documentation available include: data sheets,\nsuch as this document, with design specifications; complete user’s reference guides for all devices and tools;technical briefs; development-support tools; on-line help; and hardware and software applications. Thefollowing is a brief, descriptive list of support documentation specific to the C6000 \uf8ea DSP devices:\nThe TMS320C6000 CPU and Instruction Set Reference Guide  (literature number SPRU189) describes the\nC6000 \uf8ea CPU (DSP core) architecture, instruction set, pipeline, and associated interrupts.\nThe TMS320C6000 DSP Peripherals Overview Reference Guide  [hereafter referred to as the C6000 PRG\nOverview] (literature number SPRU190) provides an overview and briefly describes the functionality of theperipherals available on the C6000 \uf8ea DSP platform of devices. This document also includes a table listing the\nperipherals available on the C6000 devices along with literature numbers and hyperlinks to the associatedperipheral documents. These C6713B peripherals are similar to the peripherals on the TMS320C6711 andTMS320C64x devices; therefore, see the TMS320C6711 (C6711 or C67x) peripheral information, and in some\ncases, where indicated, see the TMS320C6711 (C6711 or C671x) peripheral information and in some cases,where indicated, see the C64x information in the C6000 PRG Overview (literature number SPRU190).\nThe TMS320DA6000 DSP Multichannel Audio Serial Port (McASP) Reference Guide  (literature number\nSPRU041) describes the functionality of the McASP peripherals available on the C6713B device.\nTMS320C6000 DSP Software-Programmable Phase-Locked Loop (PLL) Controller Reference Guide\n(literature number SPRU233) describes the functionality of the PLL peripheral available on the C6713B device.\nTMS320C6000 DSP Inter-Integrated Circuit (I2C) Module Reference Guide  (literature number SPRU175)\ndescribes the functionality of the I2C peripherals available on the C6713B device.\nThe PowerPAD Thermally Enhanced Package Technical Brief  (literature number SLMA002) focuses on the\nspecifics of integrating a PowerPAD package into the printed circuit board design to make optimum use of the\nthermal efficiencies designed into the PowerPAD package.\nThe TMS320C6000 Technical Brief  (literature number SPRU197) gives an introduction to the C62x \uf8ea/C67x \uf8ea\ndevices, associated development tools, and third-party support.\nThe Migrating from TMS320C6211(B)/C6711(B) to TMS320C6713  application report (literature number\nSPRA851) indicates the differences and describes the issues of interest related to the migration from the T exas\nInstruments TMS320C6211(B)/C6711(B), GFN package, to the TMS320C6713, GDP and ZDP packages.\nThe TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata  (literature number SPRZ191)\ndescribes the known exceptions to the functional specifications for particular silicon revisions of theTMS320C6713B device.\nThe TMS320C6711D, C6712D, C6713B Power Consumption Summary  application report (literature number\nSPRA889A2 or later) discusses the power consumption for user applications with the TMS320C6713B,TMS320C6712D, and TMS320C6711D DSP devices.\nThe Using IBIS Models for Timing Analysis  application report (literature number SPRA839) describes how to\nproperly use IBIS models to attain accurate timing analysis for a given system.\nThe tools support documentation is electronically available within the Code Composer Studio \uf8ea Integrated\nDevelopment Environment (IDE). For a complete listing of C6000 \uf8ea DSP latest documentation, visit the Texas\nInstruments web site on the Worldwide Web at http://www.ti.com uniform resource locator (URL).\nSee the Worldwide Web URL for the application report How To Begin Development Today With the\nTMS320C6713 Floating-Point DSP  (literature number SPRA809), which describes in more detail the\nsimilarities/differences between the C6713 and C6711 C6000 \uf8ea DSP devices.\nC62x is a trademark of Texas Instruments.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n68 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443CPU CSR register description \nThe CPU control status register (CSR) contains the CPU ID and CPU Revision ID (bits 16−31) as well as the\nstatus of the device power-down modes [PWRD field (bits 15−10)], program and data cache control modes, the\nendian bit (EN, bit 8) and the global interrupt enable (GIE, bit 0) and previous GIE (PGIE, bit 1). Figure 13 and\nTable 24 identify the bit fields in the CPU CSR register.\nFor more detailed information on the bit fields in the CPU CSR register, see the TMS320C6000 DSP Peripherals\nOverview Reference Guide  (literature number SPRU190) and the TMS320C6000 CPU and Instruction Set\nReference Guide  (literature number SPRU189).\n31 24 23 16\nCPU ID REVISION ID\nR-0x02 R-0x03\n15 10 9 8 7 6 5 4 2 1 0\nPWRD SATEN PCC DCC PGIE GIE\nR/W-0 R/C-0 R-1 R/W-0 R/W-0 R/W-0 R/W-0\nLegend: R = Readable by the MVC instruction, R/W = Readable/Writeable by the MVC instruction; W = Read/write; - n = value after reset, -x = undefined value after\nreset, C = Clearable by the MVC instruction\nFigure 13. CPU Control Status Register (CPU CSR)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n69 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443CPU CSR register description (continued)\nTable 24. CPU CSR Register Bit Field Description\nBIT # NAME DESCRIPTION\n31:24 CPU IDCPU ID + REV ID. Read only.\nIdentifies which CPU is used and defines the silicon revision of the CPU.\n23:16 REVISION IDIdentifies which CPU is used and defines the silicon revision of the CPU.\nCPU ID + REVISION ID (31:16) are combined for a value of 0x0203\n15:10 PWRDControl power-down modes. The values are always read as zero.\n000000 = no power-down (default) \n001001 = PD1, wake-up by an enabled interrupt 010001 = PD1, wake-up by an enabled or not enabled interrupt 011010 = PD2, wake-up by a device reset011100 = PD3, wake-up by a device resetOthers = Reserved\n9 SATSaturate bit. Set when any unit performs a saturate. This bit can be cleared only by the MVC instruction and can\nbe set only by a functional unit. The set by the a functional unit has priority over a clear (by the MVC\ninstruction) if they occur on the same cycle. The saturate bit is set one full cycle (one delay slot) aftera saturate occurs. This bit will not be modified by a conditional instruction whose condition is false.\n8 ENEndian bit. This bit is read-only.Depicts the device endian mode.\n0 = Big Endian mode.\n1 = Little Endian mode [default].\n7:5 PCCProgram Cache control mode.L1D, Level 1 Program Cache\n000/010 = Cache Enabled  /  Cache accessed and updated on reads.\nAll other PCC values reserved.\n4:2 DCCData Cache control mode.L1D, Level 1 Data Cache\n000/010 = Cache Enabled  /  2-Way Cache\nAll other DCC values reserved\n1 PGIEPrevious GIE (global interrupt enable); saves the Global Interrupt Enable (GIE) when an interrupt istaken. Allows for proper nesting of interrupts.\n0 = Previous GIE value is 0. (default)\n1 = Previous GIE value is 1.\n0 GIEGlobal interrupt enable bit.Enables (1) or disables (0) all interrupts except the reset interrupt and NMI (nonmaskable interrupt).\n0 = Disables all interrupts (except the reset interrupt and NMI) [default]\n1 = Enables all interrupts (except the reset interrupt and NMI)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n70 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443cache configuration (CCFG) register description \nThe C6713B device includes an enhancement to the cache configuration ( CCFG) register. A “P” bit\n(CCFG.31) allows the programmer to select the priority of accesses to L2 memory originating from the transfer\ncrossbar (TC) over accesses originating from the L1D memory system. An important class of TC accesses isEDMA transfers, which move data to or from the L2 memory. While the EDMA normally has no issue accessing\nL2 memory due to the high hit rates on the L1D memory system, there are pathological cases where certainCPU behavior could block the EDMA from accessing the L2 memory for long enough to cause a missed deadline\nwhen transferring data to a peripheral such as the McASP or McBSP. This can be avoided by setting the P bit\nto “1” because the EDMA will assume a higher priority than the L1D memory system when accessing L2\nmemory.\nFor more detailed information on the P-bit function and for silicon advisories concerning EDMA L2 memory\naccesses blocked, see the TMS320C6713, TMS320C6713B Digital Signal Processors Silicon Errata  (literature\nnumber SPRZ191).\n31 30 10 9 8 7 32 0\nP† Reserved IPID Reserved L2MODE\nR/W-0 R-x W-0W-0 R-0 0000 R/W-000\nLegend: R = Readable; R/W = Readable/Writeable; - n = value after reset; -x = undefined value after reset\n†This device includes a P bit.\nFigure 14. Cache Configuration Register (CCFG)\nTable 25. CCFG Register Bit Field Description\nBIT # NAME DESCRIPTION\n31 PL1D requestor priority to L2 bit. \nP = 0: L1D requests to L2 higher priority than TC requests\nP = 1: TC requests to L2 higher priority than L1D requests\n30:10 Reserved Reserved. Read-only, writes have no effect.\n9 IPInvalidate L1P bit.\n0 = Normal L1P operation\n1 = All L1P lines are invalidated\n8 IDInvalidate L1D bit.\n0 = Normal L1D operation\n1 = All L1D lines are invalidated\n7:3 Reserved Reserved. Read-only, writes have no effect.\n2:0 L2MODEL2 operation mode bits (L2MODE).\n000b = L2 Cache disabled (All SRAM mode) [256K SRAM]\n001b = 1-way Cache (16K L2 Cache) / [240K SRAM]010b = 2-way Cache (32K L2 Cache) / [224K SRAM]011b = 3-way Cache (48K L2 Cache) / [208K SRAM]111b = 4-way Cache (64K L2 Cache) / [192K SRAM]All others Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n71 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443interrupts and interrupt selector \nThe C67x DSP core supports 16 prioritized interrupts, which are listed in Table 26. The highest priority interrupt\nis INT_00 (dedicated to RESET) while the lowest priority is INT_15. The first four interrupts are non-maskableand fixed. The remaining interrupts (4−15) are maskable and default to the interrupt source listed in Table 26.However, their interrupt source may be reprogrammed to any one of the sources listed in Table 27 (InterruptSelector). T able 27 lists the selector value corresponding to each of the alternate interrupt sources. The selector\nchoice for interrupts 4−15 is made by programming the corresponding fields (listed in Table 26) in the MUXH(address 0x019C0000) and MUXL (address 0x019C0004) registers.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n72 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 26. DSP Interrupts Table 27. Interrupt Selector\nDSP\nINTERRUPT\nNUMBERINTERRUPT\nSELECTOR\nCONTROL\nREGISTERDEFAULT\nSELECTOR\nVALUE\n(BINARY)DEFAULT\nINTERRUPT\nEVENTINTERRUPT\nSELECTOR\nVALUE\n(BINARY)INTERRUPT\nEVENTMODULE\nINT_00 − − RESET 00000 DSPINT HPI\nINT_01 − − NMI 00001 TINT0 Timer 0\nINT_02 − − Reserved 00010 TINT1 Timer 1\nINT_03 − − Reserved 00011 SDINT EMIF\nINT_04 MUXL[4:0] 00100 GPINT4† 00100 GPINT4† GPIO\nINT_05 MUXL[9:5] 00101 GPINT5† 00101 GPINT5† GPIO\nINT_06 MUXL[14:10] 00110 GPINT6† 00110 GPINT6† GPIO\nINT_07 MUXL[20:16] 00111 GPINT7† 00111 GPINT7† GPIO\nINT_08 MUXL[25:21] 01000 EDMAINT 01000 EDMAINT EDMA\nINT_09 MUXL[30:26] 01001 EMUDTDMA 01001 EMUDTDMA Emulation\nINT_10 MUXH[4:0] 00011 SDINT 01010 EMURTDXRX Emulation\nINT_11 MUXH[9:5] 01010 EMURTDXRX 01011 EMURTDXTX Emulation\nINT_12 MUXH[14:10] 01011 EMURTDXTX 01100 XINT0 McBSP0\nINT_13 MUXH[20:16] 00000 DSPINT 01101 RINT0 McBSP0\nINT_14 MUXH[25:21] 00001 TINT0 01110 XINT1 McBSP1\nINT_15 MUXH[30:26] 00010 TINT1 01111 RINT1 McBSP1\n10000 GPINT0 GPIO\n10001 Reserved −\n10010 Reserved −\n10011 Reserved −\n10100 Reserved −\n10101 Reserved −\n10110 I2CINT0 I2C0\n10111 I2CINT1 I2C1\n11000 Reserved −\n11001 Reserved −\n11010 Reserved −\n11011 Reserved −\n11100 AXINT0 McASP0\n11101 ARINT0 McASP0\n11110 AXINT1 McASP1\n11111 ARINT1 McASP1\n†Interrupt Events GPINT4, GPINT5, GPINT6, and GPINT7 are outputs from the GPIO module (GP). They originate from the device pins\nGP[4](EXT_INT4)/AMUTEIN1, GP[5](EXT_INT5)/AMUTEIN0, GP[6](EXT_INT6), and GP[7](EXT_INT7). These pins can be used as\nedge-sensitive EXT_INTx with polarity controlled by the External Interrupt Polarity Register (EXTPOL.[3:0]). The corresponding pins must\nfirst be enabled in the GPIO module by setting the corresponding enable bits in the GP Enable Register (GPEN.[7:4]), and configuring them\nas inputs in the GP Direction Register (GPDIR.[7:4]). These interrupts can be controlled through the GPIO module in addition to the simp le\nEXTPOL.[3:0] bits. For more information on interrupt control via the GPIO module, see the TMS320C6000 DSP General-Purpose\nInput/Output (GPIO) Reference Guide  (literature number SPRU584).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n73 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443external interrupt sources \nThe device supports many external interrupt sources as indicated in Table 28. Control of the interrupt source\nis done by the associated module and is made available by enabling the corresponding binary interrupt selector\nvalue (see Table 27 Interrupt Selector shaded rows). Due to pin muxing and module usage, not all externalinterrupt sources are available at the same time.\nTable 28. External Interrupt Sources and Peripheral Module Control\nPIN\nNAMEINTERRUPT\nEVENTMODULE\nGP[15] GPINT0 GPIO\nGP[14] GPINT0 GPIO\nGP[13] GPINT0 GPIO\nGP[12] GPINT0 GPIO\nGP[11] GPINT0 GPIO\nGP[10] GPINT0 GPIO\nGP[9] GPINT0 GPIO\nGP[8] GPINT0 GPIO\nGP[7] GPINT0 or GPINT7 GPIO\nGP[6] GPINT0 or GPINT6 GPIO\nGP[5] GPINT0 or GPINT5 GPIO\nGP[4] GPINT0 or GPINT4 GPIO\nGP[3] GPINT0 GPIO\nGP[2] GPINT0 GPIO\nGP[1] GPINT0 GPIO\nGP[0] GPINT0 GPIO\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n74 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443EDMA module and EDMA selector \nThe C67x EDMA supports up to 16 EDMA channels. Four of the sixteen channels (channels 8−11) are reserved\nfor EDMA chaining, leaving 12 EDMA channels available to service peripheral devices.\nThe EDMA selector registers that control the EDMA channels servicing peripheral devices are located at\naddresses 0x01A0FF00 (ESEL0), 0x01A0FF04 (ESEL1), and 0x01A0FF0C (ESEL3). These EDMA selectorregisters control the mapping of the EDMA events to the EDMA channels. Each EDMA event has an assigned\nEDMA selector code (see Table 30). By loading each EVTSELx register field with an EDMA selector code, users\ncan map any desired EDMA event to any specified EDMA channel. Table 29 lists the default EDMA selectorvalue for each EDMA channel.\nSee Table 31 and Table 32 for the EDMA Event Selector registers and their associated bit descriptions.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n75 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443EDMA module and EDMA selector (continued)\nTable 29. EDMA Channels Table 30. EDMA Selector\nEDMA\nCHANNELEDMA\nSELECTOR\nCONTROL\nREGISTERDEFAULT\nSELECTOR\nVALUE\n(BINARY)DEFAULT\nEDMA\nEVENTEDMA\nSELECTOR\nCODE (BINARY)EDMA\nEVENTMODULE\n0 ESEL0[5:0] 000000 DSPINT 000000 DSPINT HPI\n1 ESEL0[13:8] 000001 TINT0 000001 TINT0 TIMER0\n2 ESEL0[21:16] 000010 TINT1 000010 TINT1 TIMER1\n3 ESEL0[29:24] 000011 SDINT 000011 SDINT EMIF\n4 ESEL1[5:0] 000100 GPINT4 000100 GPINT4 GPIO\n5 ESEL1[13:8] 000101 GPINT5 000101 GPINT5 GPIO\n6 ESEL1[21:16] 000110 GPINT6 000110 GPINT6 GPIO\n7 ESEL1[29:24] 000111 GPINT7 000111 GPINT7 GPIO\n8 − − TCC8 (Chaining) 001000 GPINT0 GPIO\n9 − − TCC9 (Chaining) 001001 GPINT1 GPIO\n10 − − TCC10 (Chaining) 001010 GPINT2 GPIO\n11 − − TCC11 (Chaining) 001011 GPINT3 GPIO\n12 ESEL3[5:0] 001100 XEVT0 001100 XEVT0 McBSP0\n13 ESEL3[13:8] 001101 REVT0 001101 REVT0 McBSP0\n14 ESEL3[21:16] 001110 XEVT1 001110 XEVT1 McBSP1\n15 ESEL3[29:24] 001111 REVT1 001111 REVT1 McBSP1\n010000−01 1111 Reserved\n100000 AXEVTE0 McASP0\n100001 AXEVTO0 McASP0\n100010 AXEVT0 McASP0\n100011 AREVTE0 McASP0\n100100 AREVTO0 McASP0\n100101 AREVT0 McASP0\n100110 AXEVTE1 McASP1\n100111 AXEVTO1 McASP1\n101000 AXEVT1 McASP1\n101001 AREVTE1 McASP1\n101010 AREVTO1 McASP1\n101011 AREVT1 McASP1\n101100 I2CREVT0 I2C0\n101101 I2CXEVT0 I2C0\n101110 I2CREVT1 I2C1\n101111 I2CXEVT1 I2C1\n110000 GPINT8 GPIO\n110001 GPINT9 GPIO\n110010 GPINT10 GPIO\n110011 GPINT11 GPIO\n110100 GPINT12 GPIO\n110101 GPINT13 GPIO\n110110 GPINT14 GPIO\n110111 GPINT15 GPIO\n111000−1 11111 Reserved\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n76 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443EDMA module and EDMA selector (continued)\nTable 31. EDMA Event Selector Registers (ESEL0, ESEL1, and ESEL3)\nESEL0 Register (0x01A0 FF00)\n31 3029 28 27 24 23 22 21 20 19 16\nReserved EVTSEL3 Reserved EVTSEL2\nR−0 R/W−00 0011b R−0 R/W−00 0010b\n15 1413 12 11 87 65 43 0\nReserved EVTSEL1 Reserved EVTSEL0\nR−0 R/W−00 0001b R−0 R/W−00 0000b\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nESEL1 Register (0x01A0 FF04)\n31 3029 28 27 24 23 22 21 20 19 16\nReserved EVTSEL7 Reserved EVTSEL6\nR−0 R/W−00 0111b R−0 R/W−00 0110b\n15 1413 12 11 87 654 3 0\nReserved EVTSEL5 Reserved EVTSEL4\nR−0 R/W−00 0101b R−0 R/W−00 0100b\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nESEL3 Register (0x01A0 FF0C)\n31 3029 28 27 24 23 22 21 20 19 16\nReserved EVTSEL15 Reserved EVTSEL14\nR−0 R/W−00 1111b R−0 R/W−00 1110b\n15 1413 12 11 87 65 43 0\nReserved EVTSEL13 Reserved EVTSEL12\nR−0 R/W−00 1101b R−0 R/W−00 1100b\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nTable 32. EDMA Event Selection Registers (ESEL0, ESEL1, and ESEL3) Description\nBIT # NAME DESCRIPTION\n31:30\n23:22\n15:14\n7:6Reserved Reserved. Read-only, writes have no effect.\n29:2421:16\n13:8\n5:0EVTSELxEDMA event selection bits for channel x. Allows mapping of the EDMA events to the EDMA channels.\nThe EVTSEL0 through EVTSEL15 bits correspond to the channels 0 to 15, respectively. These\nEVTSELx fields are user−selectable. By configuring the EVTSELx fields to the EDMA selector valueof the desired EDMA sync event number (see Table 30), users can map any EDMA event to theEDMA channel.\nFor example, if EVTSEL15 is programmed to 00 0001b (the EDMA selector code for TINT0), then\nchannel 15 is triggered by Timer0 TINT0 events.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n77 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller \nThe TMS320C6713B includes a PLL and a flexible PLL Controller peripheral consisting of a prescaler (D0) and\nfour dividers (OSCDIV1, D1, D2, and D3). The PLL controller is able to generate different clocks for differentparts of the system (i.e., DSP core, Peripheral Data Bus, External Memory Interface, McASP, and otherperipherals). Figure 15 illustrates the PLL, the PLL controller, and the clock generator logic.\nCLKIN\nCLKOUT3\nFor Use\nin System/1, /2,\n..., /32..., /32/1, /2,\nPLL\nx4 to x25PLLEN (PLL_CSR.[0])\n..., /32/1, /2,\n/1, /2,\n..., /32\n/1, /2,\n..., /32(DSP Core)SYSCLK1\n(Peripherals)SYSCLK2\nECLKIN\nEKSRC Bit\n(DEVCFG.[4])\nEMIF\n†Dividers D1 and D2 must never be disabled. Never write a “0” to the D1EN or D2EN bits in the PLLDIV1 and PLLDIV2 registers.SYSCLK3CLKMODE0\n(EMIF Clock Input)\nC6713B DSPPLLOUT\nPLLREF\nDIVIDER D0\nOSCDIV1DIVIDER D1 †\nDIVIDER D2 †\nDIVIDER D3\nECLKOUTAUXCLK \n(Internal Clock Sourceto McASP0 and McASP1)1\n0\n1    01\n0PLLHV\nC2C1\nEMI filter+3.3 V\n10 µF 0.1 µF\nD0EN (PLLDIV0.[15])ENA\nENA\nOD1EN (OSCDIV1.[15])ENAENA\nENA D1EN (PLLDIV1.[15])\nENA D2EN (PLLDIV2.[15])\nENA D3EN (PLLDIV3.[15])Reserved\nNOTES: A. Place all PLL external components (C1, C2, and the EMI Filter) as close to the C67x \uf8ea DSP device as possible. For the best\nperformance, TI recommends that all the PLL external components be on a single side of the board without jumpers, switches, or\ncomponents other than the ones shown.\nB. For reduced PLL jitter, maximize the spacing between switching signals and the PLL external components (C1, C2, and the EMI\nFilter).\nC. The 3.3-V supply for the EMI filter must be from the same 3.3-V power plane supplying the I/O voltage, DV DD.\nD. EMI filter manufacturer TDK part number ACF451832-333, -223, -153, -103. Panasonic part number EXCCET103U.\nFigure 15. PLL and Clock Generator Logic\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n78 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nThe PLL Reset Time is the amount of wait time needed when resetting the PLL (writing PLLRST=1), in order\nfor the PLL to properly reset, before bringing the PLL out of reset (writing PLLRST = 0). For the PLL Reset Timevalue, see Table 33. The PLL Lock Time is the amount of time from when PLLRST = 0 with PLLEN = 0 (PLLout of reset, but still bypassed) to when the PLLEN bit can be safely changed to “1” (switching from bypass tothe PLL path), see Table 33 and Figure 15.\nUnder some operating conditions, the maximum PLL Lock Time may vary from the specified typical value. For\nthe PLL Lock Time values, see Table 33.\nTable 33. PLL Lock and Reset Times\nMIN TYP MAXUNIT\nPLL Lock Time 75187.5 µs\nPLL Reset Time 125 ns\nTable 34 shows the device’s CLKOUT signals, how they are derived and by what register control bits, and what\nis the default settings. For more details on the PLL, see the PLL and Clock Generator Logic diagram (Figure 15).\nTable 34. CLKOUT Signals, Default Settings, and Control\nCLOCK OUTPUT\nSIGNAL NAMEDEFAULT SETTING\n(ENABLED or DISABLED)CONTROL\nBIT(s) (Register)DESCRIPTION\nCLKOUT2 ON (ENABLED)D2EN = 1 (PLLDIV2.[15])\nCK2EN = 1 (EMIF GBLCTL.[3])SYSCLK2 selected [default]\nCLKOUT3 ON (ENABLED) OD1EN = 1 (OSCDIV1.[15]) Derived from CLKIN\nECLKOUTON (ENABLED); \nderived from SYSCLK3EKSRC = 0 (DEVCFG.[4])\nEKEN = 1 (EMIF GBLCTL.[5])SYSCLK3 selected [default].\nTo select ECLKIN source: \nEKSRC = 1 (DEVCFG.[4]) andEKEN = 1 (EMIF GBLCTL.[5])\nThe input clock (CLKIN) is directly available to the McASP modules as AUXCLK for use as an internal\nhigh-frequency clock source. The input clock (CLKIN) may also be divided down by a programmable dividerOSCDIV1 (/1, /2, /3, ..., /32) and output on the CLKOUT3 pin for other use in the system.\nFigure 15 shows that the input clock source may be divided down by divider PLLDIV0 (/1, /2, ..., /32) and then\nmultiplied up by a factor of x4, x5, x6, and so on, up to x25.\nEither the input clock (PLLEN = 0) or the PLL output (PLLEN = 1) then serves as the high-frequency reference\nclock for the rest of the DSP system. The DSP core clock, the peripheral bus clock, and the EMIF clock maybe divided down from this high-frequency clock (each with a unique divider) . For example, with a 30 MHz input\nif the PLL output is configured for 450 MHz, the DSP core may be operated at 225 MHz (/2) while the EMIF maybe configured to operate at a rate of 75 MHz (/6). Note that there is a specific minimum and maximum referenceclock (PLLREF) and output clock (PLLOUT) for the block labeled PLL in Figure 15, as well as for the DSP core,\nperipheral bus, and EMIF. The clock generator must not be configured to exceed any of these constraints(certain combinations of external clock input, internal dividers, and PLL multiply ratios might not be supported).\nSee Table 35 for the PLL clocks input and output frequency ranges.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n79 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nTable 35. PLL Clock Frequency Ranges †‡\nCLOCK SIGNALPYP −200, -225\nGDP/ZDP −225, -300\nPYPA −167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\nPLLREF (PLLEN = 1) 12 100 MHz\nPLLOUT 140 600 MHz\nSYSCLK1 − Device Speed (DSP Core) MHz\nSYSCLK3 (EKSRC = 0) − 100 MHz\nAUXCLK − 50§ MHz\n†SYSCLK2 rate must be exactly half of SYSCLK1.\n‡Also see the electrical specification (timing requirements and switching characteristics parameters) in the input and output cl ocks section of this\ndata sheet.\n§When the McASP module is not used, the AUXCLK maximum frequency can be any frequency up to the CLKIN maximum frequency.\nThe EMIF itself may be clocked by an external reference clock via the ECLKIN pin or can be generated on-chip\nas SYSCLK3. SYSCLK3 is derived from divider D3 off of PLLOUT (see Figure 15, PLL and Clock GeneratorLogic). The EMIF clock selection is programmable via the EKSRC bit in the DEVCFG register.\nThe settings for the PLL multiplier and each of the dividers in the clock generation block may be reconfigured\nvia software at run time. If either the input to the PLL changes due to D0, CLKMODE0, or CLKIN, or if the PLLmultiplier is changed, then software must enter bypass first and stay in bypass until the PLL has had enoughtime to lock (see electrical specifications). For the programming procedure, see the TMS320C6000 DSP\nSoftware-Programmable Phase-Locked Loop (PLL) Controller Reference Guide  (literature number SPRU233).\nSYSCLK2 is the internal clock source for peripheral bus control. SYSCLK2 (Divider D2) must be programmed\nto be half of the SYSCLK1 rate. For example, if D1 is configured to divide-by-2 mode (/2), then D2 must be\nprogrammed to divide-by-4 mode (/4). SYSCLK2 is also tied directly to CLKOUT2 pin (see Figure 15).\nDuring the programming transition of Divider D1 and Divider D2 (resulting in SYSCLK1 and SYSCLK2 output\nclocks, see Figure 15), the order of programming the PLLDIV1 and PLLDIV2 registers must be observed toensure that SYSCLK2 always runs at half the SYSCLK1 rate or slower. For example, if the divider ratios of D1\nand D2 are to be changed from /1, /2 (respectively) to /5, /10 (respectively) then, the PLLDIV2 register must beprogrammed before the PLLDIV1 register. The transition ratios become /1, /2; /1, /10; and then /5, /10. If thedivider ratios of D1 and D2 are to be changed from /3, /6 to /1, /2 then, the PLLDIV1 register must be programmed\nbefore the PLLDIV2 register. The transition ratios, for this case, become /3, /6; /1, /6; and then /1, /2. The final\nSYSCLK2 rate must be exactly half of the SYSCLK1 rate.\nNote that Divider D1 and Divider D2 must always be enabled (i. e., D1EN and D2EN bits are set to “1” in the\nPLLDIV1 and PLLDIV2 registers).\nThe PLL Controller registers should be modified only by the CPU or via emulation. The HPI should not be used\nto directly access the PLL Controller registers.\nFor detailed information on the clock generator (PLL Controller registers) and their associated software bit\ndescriptions, see Table 37 through Table 43.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n80 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nTable 36. PLL Control/Status Register (PLLCSR) [0x01B7 C100]\n31 28 27 24 23 20 19 16\nReserved\nR−0\n15 12 11 87 65 43 21 0\nReserved STABLE Reserved PLLRST Reserved PLLPWRDN PLLEN\nR−0 R−x R−0 RW−1 R/W−0 R/W−0b RW−0\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nTable 37. PLL Control/Status Register (PLLCSR) Description\nBIT # NAME DESCRIPTION\n31:7 Reserved Reserved. Read-only, writes have no effect.\n6 STABLEClock Input Stable. This bit indicates if the clock input has stabilized.\n0 – Clock input not yet stable. Clock counter is not finished counting (default).\n1 – Clock input stable.\n5:4 Reserved Reserved. Read-only, writes have no effect.\n3 PLLRSTAsserts RESET to PLL\n0 – PLL Reset Released.\n1 – PLL Reset Asserted (default).\n2 Reserved Reserved. The user must write a “0” to this bit.\n1 PLLPWRDNSelect PLL Power Down\n0 – PLL Operational (default).\n1 – PLL Placed in Power-Down State.\n0 PLLENPLL Mode Enable\n0 – Bypass Mode (default). PLL disabled.\nDivider D0 and PLL are bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down \ndirectly from input reference clock.\n1 – PLL Enabled.\nDivider D0 and PLL are not bypassed. SYSCLK1/SYSCLK2/SYSCLK3 are divided down from PLL output.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n81 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nTable 38. PLL Multiplier Control Register (PLLM) [0x01B7 C110]\n31 28 27 24 23 20 19 16\nReserved\nR−0\n15 12 11 87 65 4 3 21 0\nReserved PLLM\nR−0 R/W−0 0111\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nTable 39. PLL Multiplier Control Register (PLLM) Description\nBIT # NAME DESCRIPTION\n31:5 Reserved Reserved. Read-only, writes have no effect.\n4:0 PLLMPLL multiply mode [default is x7 (0 0111)].\n00000 = Reserved 10000 = x16\n00001 = Reserved 10001 = x17\n00010 = Reserved 10010 = x1800011 = Reserved 10011 = x1900100 = x4 10100 = x2000101 = x5 10101 = x2100110 = x6 10110 = x22\n00111 = x7 10111 = x23\n01000 = x8 11000 = x2401001 = x9 11001 = x2501010 = x10 11010 = Reserved01011 = x11 11011 = Reserved01100 = x12 11100 = Reserved\n01101 = x13 11101 = Reserved\n01110 = x14 11110 = Reserved\n01111 = x15 11111 = Reserved\nPLLM select values 00000 through 00011 and 11010 through 1 1111 are not supported.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n82 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nTable 40. PLL Wrapper Divider x Registers (PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3) \n[0x01B7 C114, 0x01B7 C118, 0x01B7 C11C, and 0x01B7 C120, respectively]\n31 28 27 24 23 20 19 16\nReserved\nR−0\n1514 12 11 87 54 3 21 0\nDxEN Reserved PLLDIVx\nR/W−1 R−0 R/W−x xxxx †\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\n†Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1 (0 0000), /1 (0 0000), /2 (0 0001), and /2 (0 0001), respectively.\nCAUTION:\nD1 and D2 should never be disabled. D3 should only be disabled if ECLKIN is used.\nTable 41. PLL Wrapper Divider x Registers (Prescaler Divider D0 and Post-Scaler Dividers D1, \nD2, and D3) Description ‡\nBIT # NAME DESCRIPTION\n31:16 Reserved Reserved. Read-only, writes have no effect.\n15 DxENDivider Dx Enable (where x denotes 0 through 3).\n0 – Divider x Disabled. No clock output.\n1 − Divider x Enabled (default).\nThese divider-enable bits are device-specific and must be set to 1 to enable.\n14:5 Reserved Reserved. Read-only, writes have no effect.\n4:0 PLLDIVxPLL Divider Ratio [Default values for the PLLDIV0, PLLDIV1, PLLDIV2, and PLLDIV3 bits are /1, /1,\n/2, and /2, respectively].\n00000 = /1 10000 = /17\n00001 = /2 10001 = /1800010 = /3 10010 = /1900011 = /4 10011 = /2000100 = /5 10100 = /21\n00101 = /6 10101 = /22\n00110 = /7 10110 = /2300111 = /8 10111 = /2401000 = /9 11000 = /2501001 = /10 11001 = /2601010 = /11 11010 = /27\n01011 = /12 11011 = /28\n01100 = /13 11100 = /2901101 = /14 11101 = /3001110 = /15 11110 = /3101111 = /16 11111 = /32\n‡Note that SYSCLK2 must run at half the rate of SYSCLK1. Therefore, the divider ratio of D2 must be two times slower than D1. For example,\nif D1 is set to /2, then D2 must be set to /4.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n83 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PLL and PLL controller (continued)\nTable 42. Oscillator Divider 1 Register (OSCDIV1) [0x01B7 C124]\n31 28 27 24 23 20 19 16\nReserved\nR−0\n1514 12 11 87 54 3 21 0\nOD1EN Reserved OSCDIV1\nR/W−1 R−0 R/W−0 0111\nLegend: R = Read only, R/W = Read/Write; -n = value after reset\nThe OSCDIV1 register controls the oscillator divider 1 for CLKOUT3. The CLKOUT3 signal does not go through\nthe PLL path.\nTable 43. Oscillator Divider 1 Register (OSCDIV1) Description\nBIT # NAME DESCRIPTION\n31:16 Reserved Reserved. Read-only, writes have no effect.\n15 OD1ENOscillator Divider 1 Enable.\n0 – Oscillator Divider 1 Disabled.\n1 − Oscillator Divider 1 Enabled (default).\n14:5 Reserved Reserved. Read-only, writes have no effect.\n4:0 OSCDIV1Oscillator Divider 1 Ratio [default is /8 (0 0111)].\n00000 = /1 10000 = /17\n00001 = /2 10001 = /1800010 = /3 10010 = /1900011 = /4 10011 = /2000100 = /5 10100 = /2100101 = /6 10101 = /22\n00110 = /7 10110 = /23\n00111 = /8 10111 = /2401000 = /9 11000 = /2501001 = /10 11001 = /2601010 = /11 11010 = /2701011 = /12 11011 = /28\n01100 = /13 11100 = /29\n01101 = /14 11101 = /3001110 = /15 11110 = /3101111 = /16 11111 = /32\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n84 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443multichannel audio serial port (McASP) peripherals \nThe device includes two multi-channel audio serial port (McASP) interface peripherals (McASP1 and McASP0).\nThe McASP is a serial port optimized for the needs of multi-channel audio applications. With two McASPperipherals, the device is capable of supporting two completely independent audio zones simultaneously.\nEach McASP consists of a transmit and receive section. These sections can operate completely independently\nwith different data formats, separate master clocks, bit clocks, and frame syncs or alternatively, the transmit and\nreceive sections may be synchronized. Each McASP module also includes a pool of 16 shift registers that may\nbe configured to operate as either transmit data, receive data, or general-purpose I/O (GPIO).\nThe transmit section of the McASP can transmit data in either a time-division-multiplexed (TDM) synchronous\nserial format or in a digital audio interface (DIT) format where the bit stream is encoded for S/PDIF, AES-3,IEC-60958, CP-430 transmission. The receive section of the McASP supports the TDM synchronous serialformat.\nEach McASP can support one transmit data format (either a TDM format or DIT format) and one receive format\nat a time. All transmit shift registers use the same format and all receive shift registers use the same format.However, the transmit and receive formats need not be the same.\nBoth the transmit and receive sections of the McASP also support burst mode which is useful for non-audio data\n(for example, passing control information between two DSPs).\nThe McASP peripherals have additional capability for flexible clock generation, and error detection/handling,\nas well as error management.\nMcASP block diagram\nFigure 16 illustrates the major blocks along with external signals of the McASP1 and McASP0 peripherals; and\nshows the 8 serial data [AXR] pins for each McASP . Each McASP also includes full general-purpose I/O (GPIO)\ncontrol, so any pins not needed for serial transfers can be used for general-purpose I/O.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n85 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443multichannel audio serial port (McASP) peripherals (continued)\nReceive\nClock\nGeneratorAHCLKR0\nACLKR0Clock CheckTransmit\nGeneratorClockTransmit\nACLKX0AHCLKX0DIT\nRAMTransmit\nGeneratorFrame Sync AFSX0\nDetectError\nReceive\nFrame Sync\nGenerator FormatterTransmit\nDataAMUTE0\nAMUTEIN0\nAFSR0\nSerializer 0\nSerializer 1\nSerializer 3Serializer 2\nSerializer 6\nSerializer 7Serializer 5Serializer 4(High-\nFrequency)\nReceive\nClock Check\n(High-\nFrequency)\nReceive\nFormatterData\nFormatterDataReceiveSerializer 4Serializer 3\nSerializer 7Serializer 6Serializer 5Serializer 0\nSerializer 1Frame Sync\nGeneratorReceiveFrame Sync\nGeneratorTransmit\nTransmit\nGenerator\nReceive\nGenerator\nSerializer 2Error\nTransmit\nFormatterDataClock Check\nFrequency)(High-ReceiveDetectFrequency)Clock Check\n(High-TransmitRAMDIT\nAMUTE1\nAFSR1ACLKR1AMUTEIN1\nAHCLKR1\nClockAFSX1\nACLKX1AHCLKX1\nClock\nAXR1[0]\nAXR1[1]\nAXR1[3]AXR1[2]\nAXR1[6]\nAXR1[7]AXR1[5]AXR1[4]McASP0 McASP1DMA Transmit\nDMA TransmitDMA Receive\nDMA Receive\nINDIVIDUALLY PROGRAMMABLE TX/RX/GPIOINDIVIDUALLY PROGRAMMABLE TX/RX/GPIO\nControlGPIO\nControlGPIOAXR0[0]\nAXR0[1]\nAXR0[3]AXR0[2]\nAXR0[6]\nAXR0[7]AXR0[5]AXR0[4]\nFigure 16. McASP0 and McASP1 Configuration\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n86 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443multichannel audio serial port (McASP) peripherals (continued)\nmultichannel time division multiplexed (TDM) synchronous transfer mode\nThe McASP supports a multichannel, time-division-multiplexed (TDM) synchronous transfer mode for both\ntransmit and receive. Within this transfer mode, a wide variety of serial data formats are supported, includingformats compatible with devices using the Inter-Integrated Sound (IIS) protocol.\nTDM synchronous transfer mode is typically used when communicating between integrated circuits such as\nbetween a DSP and one or more ADC, DAC, CODEC, or S/PDIF receiver devices. In multichannel applications,\nit is typical to find several devices operating synchronized with each other. For example, to provide six analogoutputs, three stereo DAC devices would be driven with the same bit clock and frame sync, but each stereo DAC\nwould use a different McASP serial data pin carrying stereo data (2 TDM time slots, left and right).\nThe TDM synchronous serial transfer mode utilizes several control signals and one or more serial data signals:\n/C0068A bit clock signal (ACLKX for transmit, ACKLR for receive)\n/C0068A frame sync signal (AFSX for transmit, AFSR for receive)\n/C0068An (Optional) high frequency master clock (AHCLKX for transmit, AHCLKR for receive) from which the bit\nclock is derived\n/C0068One or more serial data pins (AXR for transmit and for receive).\nExcept for the optional high-frequency master clock, all of the signals in the TDM synchronous serial transfer\nmode protocol are synchronous to the bit clocks (ACLKX and ACLKR).\nIn the TDM synchronous transfer mode, the McASP continually transmits and receives data periodically (since\naudio ADCs and DACs operate at a fixed-data rate). The data is organized into frames, and the beginning ofa frame is marked by a frame sync pulse on the AFSX, AFSR pin.\nIn a typical audio system, one frame is transferred per sample period. To su pport multiple channels, the choices\nare to either include more time slots per frame (and therefore operate with a higher bit clock) or to keep the bitclock period constant and use additional data pins to transfer the same number of channels.  For example, aparticular six-channel DAC might require three McASP serial data pins; transferring two channels of data oneach serial data pin during each sample period (frame). Another similar DAC may be designed to use only asingle McASP serial data pin, but clocked three times faster and transferring six channels of data per sampleperiod. The McASP is flexible enough to support either type of DAC but a transmitter cannot be configured to\ndo both at the same time.\nFor multiprocessor applications, the McASP supports any number of time slots per frame (between 2 and 32),\nand includes the ability to “disable” transfers during specific time slots.\nIn addition, to support of S/PDIF, AES-3, IEC-60958, CP-430 receivers chips whose natural block (McASP\nframe) size is 384 samples; the McASP receiver supports a 384 time slot mode. The advantage to using the384 time slot mode is that interrupts may be generated synchronous to the S/PDIF, AES-3, IEC-60958, CP-430\nreceivers, for example the “last slot” interrupt.\nburst transfer mode\nThe McASP also supports a burst transfer mode, which is useful for non-audio data (for example, passing\ncontrol information between two DSPs). Burst transfer mode uses a synchronous serial format similar to TDM,\nexcept the frame sync is generated for each data word transferred. In addition, frame sync generation is notperiodic or time-driven as in TDM mode but rather data-driven.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n87 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443multichannel audio serial port (McASP) peripherals (continued)\nsupported bit stream formats for TDM and burst transfer modes\nThe serial data pins support a wide variety of formats. In the TDM and burst synchronous modes, the data may\nbe transmitted / received with the following options:\n/C0068Time slots per frame: 1 (Burst/Data Driven), or 2,3...32 (TDM/Time-Driven).\n/C0068Time slot size: 8, 12, 16, 20, 24, 28, 32 bits per time slot\n/C0068Data size: 8, 12, 16, 20, 24, 28, 32 bits (must be less than or equal to time slot)\n/C0068Data alignment within time slot: Left- or Right-Justified\n/C0068Bit order: MSB or LSB first.\n/C0068Unused bits in time slot: Padded with 0, 1 or extended with value of another bit.\n/C0068Time slot delay from frame sync: 0,1, or 2 bit delay\nThe data format can be programmed independently for transmit and receive, and for McASP0 vs. McASP1. In\naddition, the McASP can automatically re-align the data as processed natively by the DSP (any format on anibble boundary) adjusting the data in hardware to any of the supported serial bit stream formats (TDM, Burst,\nand DIT modes). This reduces the amount of bit manipulation that the DSP must perform and simplifies softwarearchitecture.\ndigital audio interface transmitter (DIT) transfer mode (transmitter only)\nThe McASP transmit section may also be configured in digital audio interface transmitter (DIT) mode where it\noutputs data formatted for transmission over an S/PDIF, AES-3, IEC-60958, or CP-430 standard link. Thesestandards encode the serial data such that the equivalent of ’clock’ and ’frame sync’ are embedded within the\ndata stream. DIT transfer mode is used as an interconnect between audio components and can transfermultichannel digital audio data over a single optical or coaxial cable.\nFrom an internal DSP standpoint, the McASP operation in DIT transfer mode is similar to the two time slot TDM\nmode, but the data transmitted is output as a bi-phase mark encoded bit stream with preamble, channel status,user data, validity, and parity automatically stuffed into the bit stream by the McASP module. The McASPincludes separate validity bits for even/odd subframes and two 384-bit register file modules to hold channelstatus and user data bits.\nDIT mode requires at minimum:\n/C0068One serial data pin (if the AUXCLK is used as the reference [see the PLL and Clock Generator Logic\nFigure 15]) or\n/C0068One serial data pin plus either the AHCLKX or ACLKX pin (if an external clock is needed).\nIf additional serial data pins are used, each McASP may be used to transmit multiple encoded bit streams (one\nper pin). However, the bit streams will all be synchronized to the same clock and the user data, channel status,and validity information carried by each bit stream will be the same for all bit streams transmitted by the sameMcASP module.\nThe McASP can also automatically re-al ign the data as processed by the DSP (any format on a nibble boundary)\nin DIT mode; reducing the amount of bit manipulation that the DSP must perform and simplifies software\narchitecture.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n88 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443multichannel audio serial port (McASP) peripherals (continued)\nMcASP flexible clock generators\nThe McASP transmit and receive clock generators are identical. Each clock generator can accept a\nhigh-frequency master clock input (on the AHCLKX and AHCLKR pins).\nThe transmit and receive bit clocks (on the ACLKX and ACLKR pins) can also be sourced externally or can be\nsourced internally by dividing down the high-frequency master clock input (programmable factor /1, /2, /3, .../4096). The polarity of each bit clock is individually programmable.\nThe frame sync pins are AFSX (transmit) and AFSR (receive). A typical usage for these pins is to carry the\nleft-right clock (LRCLK) signal when transmitting and receiving stereo data. The frame sync signals areindividually programmable for either internal or external generation, either bit or slot length, and either rising or\nfalling edge polarity.\nSome examples of the things that a system designer can use the McASP clocking flexibility for are:\n/C0068Input a high-frequency master clock (for example, 512f s of the receiver), receive with an internally\ngenerated bit clock ratio of /8, while transmitting with an internally generated bit clock ratio of /4 or /2. [An\nexample application would be to receive data from a DVD at 48 kHz but output up-sampled or decodedaudio at 96 kHz or 192 kHz.]\n/C0068Transmit/receive data based one sample rate (for example, 44.1 kHz) using McASP0 while transmitting and\nreceiving at a different sample rate (for example, 48 kHz) on McASP1.\n/C0068Use the DSP’s on-board AUXCLK to supply the system clock when the input source is an A/D converter.\nMcASP error handling and management\nTo support the design of a robust audio system, the McASP module includes error-checking capability for the\nserial protocol, data underrun, and data overrun. In addition, each McASP includes a timer that continuallymeasures the high-frequency master clock every 32-SYSCLK2 clock cycles. The timer value can be read toget a measurement of the high-frequency master clock frequency and has a min-max range setting that canraise an error flag if the high-frequency master clock goes out of a specified range. The user would read thehigh-frequency transmit master clock measurement (AHCLKX0 or AHCLKX1) by reading the XCNT field of the\nXCLKCHK register and the user would read the high-frequency receive master clock measurement (AHCLKR0\nor AHCLKR1) by reading the RCNT field of the RCLKCHK register.\nUpon the detection of any one or more of the above errors (software selectable), or the assertion of the\nAMUTE_IN pin, the AMUTE output pin may be asserted to a high or low level (selectable) to immediately mute\nthe audio output. In addition, an interrupt may be generated if enabled based on any one or more of the errorsources.\nMcASP interrupts and EDMA events\nThe McASP transmitter and receiver sections each generate an event on every time slot. This event can be\nserviced by an interrupt or by the EDMA controller.\nWhen using interrupts to service the McASP, each shift register buffer has a unique address in the McASP\nRegisters space (see Table 3).\nWhen using the EDMA to service the McASP, the McASP DATA  Port space in Table 3 is accessed. In this case,\nthe address least-significant bits are ignored. Writes to any address in this range access the transmitting buf fers\nin order from lowest (serializer 0) to highest (serializer 15), skipping over disabled and receiving serializers.Likewise, reads from any address in this space access the receiving buffers in the same order but skip overdisabled and transmitting buffers.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n89 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443I2C \nHaving two I2C modules on the TMS320C6713B simplifies system architecture, since one module may be used\nby the DSP to control local peripherals ICs (DACs, ADCs, etc.) while the other may be used to communicatewith other controllers in a system or to implement a user interface.\nThe TMS320C6713B also includes two I2C serial ports for control purposes. Each I2C port supports:\n/C0068Compatible with Philips I2C Specification Revision 2.1  (January 2000)\n/C0068Fast Mode up to 400 Kbps (no fail-safe I/O buffers)\n/C0068Noise Filter to Remove Noise 50 ns or less\n/C0068Seven- and Ten-Bit Device Addressing Modes\n/C0068Master (Transmit/Receive) and Slave (Transmit/Receive) Functionality\n/C0068Events: DMA, Interrupt, or Polling\n/C0068Slew-Rate Limited Open-Drain Output Buffers\nFigure 17 is a block diagram of the I2Cx module.\nClock\nPrescale\nI2CPSCxSYSCLK2\nFrom PLLClock Generator\nI2CCLKHxGeneratorBit Clock\nI2CCLKLxNoise\nFilter I2C ClockSCL\nI2CXSRx\nI2CDXRxTransmit\nTransmit\nShift\nTransmit\nBuffer\nI2CDRRx\nShiftI2CRSRxReceiveBufferReceive\nReceiveFilterSDA\nI2C DataNoiseI2COARx\nI2CSARxSlave\nAddressControl\nAddressOwn\nI2CMDRx\nI2CCNTxMode\nData\nCount\nSourceInterruptInterrupt\nStatus\nI2CISRCxI2CSTRxEnableInterruptI2CIERxInterrupt/DMAI2Cx Module\nNOTE A: Shading denotes control/status registers.\nFigure 17. I2Cx Module Block Diagram\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n90 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443general-purpose input/output (GPIO) \nTo use the GP[15:0] software-configurable GPIO pins, the GPxEN bits in the GP Enable (GPEN) Register and\nthe GPxDIR bits in the GP Direction (GPDIR) Register must be properly configured.\nGPxEN = 1 GP[x] pin is enabled\nGPxDIR = 0 GP[x] pin is an inputGPxDIR = 1 GP[x] pin is an outputwhere “x” represents one of the 15 through 0 GPIO pins\nFigure 18 shows the GPIO enable bits in the GPEN register for the C6713B device. To use any of the GPx pins\nas general-purpose input/output functions, the corresponding GPxEN bit must be set to “1” (enabled). Defaultvalues are device-specific, so refer to Figure 18 for the C6713B default configuration.\n31 24 23 16\nReserved\nR-0\n15 14 13 12 11 10 9 8 7 6543 210\nGP15\nENGP14\nENGP13\nENGP12\nENGP11\nENGP10\nENGP9\nENGP8\nENGP7\nENGP6\nENGP5\nENGP4\nENGP3\nENGP2\nENGP1\nENGP0\nEN\nR/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-1 R/W-1 R/W-1 R/W-1 R/W-0 R/W-0 R/W-0 R/W-0\nLegend: R/W = Readable/W riteable; -n = value after reset, -x = undefined value after reset\nFigure 18. GPIO Enable Register (GPEN) [Hex Address: 01B0 0000]\nFigure 19 shows the GPIO direction bits in the GPDIR register. This register determines if a given GPIO pin is\nan input or an output providing the corresponding GPxEN bit is enabled (set to “1”) in the GPEN register. Bydefault, all the GPIO pins are configured as input pins.\n31 24 23 16\nReserved\nR-0\n15 14 13 12 11 10 9 8 7 6543 210\nGP15\nDIRGP14\nDIRGP13\nDIRGP12\nDIRGP11\nDIRGP10\nDIRGP9\nDIRGP8\nDIRGP7\nDIRGP6\nDIRGP5\nDIRGP4\nDIRGP3\nDIRGP2\nDIRGP1\nDIRGP0\nDIR\nR/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0\nLegend: R/W = Readable/W riteable; -n = value after reset, -x = undefined value after reset\nFigure 19. GPIO Direction Register (GPDIR) [Hex Address: 01B0 0004]\nFor more detailed information on general-purpose inputs/outputs (GPIOs), see the TMS320C6000 DSP\nGeneral-Purpose Input/Output (GPIO) Reference Guide  (literature number SPRU584).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n91 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443power-down mode logic \nFigure 20 shows the power-down mode logic on the C6713B.\nPWRDInternal Clock Tree\nCPUIFR\nIERCSRPD1\nPD2\nPower-\nDown\nLogicClock\nPLL\nCLKIN RESETPD3Internal\nPeripheralsClock\nand DividersDistribution\n†External input clocks, with the exception of CLKIN and CLKOUT3, are not gated by the power-down mode logic.TMS320C6713BCLKOUT2\nFigure 20. Power-Down Mode Logic †\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n92 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443triggering, wake-up, and effects\nThe device includes a programmable PLL which allows software control of PLL bypass via the PLLEN bit in the\nPLLCSR register. With this enhanced functionality come some additional considerations when enteringpower−down modes.\nThe power−down modes (PD2 and PD3) function by disabling the PLL to stop clocks to the C6713 device.\nHowever, if the PLL is bypassed (PLLEN = 0), the device will still receive clocks from the external clock input(CLKIN). Therefore, bypassing the PLL makes the power−down modes PD2 and PD3 ineffective.\nThe PLL needs to be enabled by writing a “1” to PLLEN bit (PLLCSR.0) before being able to enter either PD3\n(CSR.11) or PD2 (CSR.10) in order for these modes to have an effect.\nFor the TMS320C6713B device it is recommended to use the PLLPWDN bit (PLLCSR.1) to enter a deep\npower−down state equivalent to PD3 since the PLLPWDN bit takes full advantage of the PLL power−downfeature.\nThe power−down modes (PD1, PD2, and PD3) and their wake−up methods are programmed by setting the\nPWRD field (bits 15−10) of the control status register (CSR). The PWRD field of the CSR is shown in Figure 21\nand described in Table 44.  When writing to the CSR, all bits of the PWRD field should be set at the same time.Logic 0 should be used when “writing” to the reserved bit (bit 15) of the PWRD field. The CSR is discussed indetail in the TMS320C6000 CPU and Instruction Set Reference Guide  (literature number SPRU189).\n31 16\n15 14 13 12 11 10 9 8\nReservedEnable or\nNon-Enabled\nInterrupt WakeEnabled\nInterrupt WakePD3 PD2 PD1\nR/W-0 R/W-0 R/W-0 R/W-0 R/W-0 R/W-0\n7 0\nLegend: R/W−x = Read/write reset value\nNOTE: The shadowed bits are not part of the power-down logic discussion and therefore are not covered here. For information on t hese other\nbit fields in the CSR register, see the TMS320C6000 CPU and Instruction Set Reference Guide (literature number SPRU189).\nFigure 21. PWRD Field of the CSR Register \nA delay of up to nine clock cycles may occur after the instruction that sets the PWRD bits in the CSR before the\nPD mode takes effect. As best practice, NOPs should be padded after the PWRD bits are set in the CSR to accountfor this delay.\nIf PD1 mode is terminated by a non-enabled interrupt, the program execution returns to the instruction where PD1\ntook effect. If PD1 mode is terminated by an enabled interrupt, the interrupt service routine will be executed first,then the program execution returns to the instruction where PD1 took effect. In the case with an enabled interrupt,\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n93 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443the GIE bit in the CSR and the NMIE bit in the interrupt enable register (IER) must also be set in order for the\ninterrupt service routine to execute; otherwise, executio n returns to the instruction where PD1 took effect upon\nPD1 mode termination by an enabled interrupt.\nPD2 and PD3 modes can only be aborted by device reset. Table 44 summarizes all the power-down modes.\nTable 44. Characteristics of the Power-Down Modes\nPRWD FIELD\n(BITS 15−10)POWER-DOWN\nMODEWAKE-UP METHOD EFFECT ON CHIP’S OPERATION\n000000 No power-down — —\n001001 PD1 Wake by an enabled interruptCPU halted (except for the interrupt logic)Power-down mode blocks the internal clock inputs at the\n010001 PD1Wake by an enabled ornon-enabled interruptPower-down mode blocks the internal clock inputs at the\nboundary of the CPU, preventing most of the CPU’s logic from\nswitching. During PD1, EDMA transactions can proceedbetween peripherals and internal memory.\n011010 PD2† Wake by a device resetOutput clock from PLL is halted, stopping the internal clock\nstructure from switching and resulting in the entire chip being\nhalted. All register and internal RAM contents are preserved. All\nfunctional I/O “freeze” in the last state when the PLL clock isturned off.\n011100 PD3† Wake by a device resetInput clock to the PLL stops generating clocks. All register and\ninternal RAM contents are preserved. All functional I/O freeze in\nthe last state when the PLL clock is turned off. Following reset, the\nPLL needs time to re−lock, just as it does following power−up.Wake−up from PD3 takes longer than wake−up from PD2because the PLL needs to be re−locked, just as it does following\npower−up.\nIt is recommended to use the PLLPWDN bit (PLLCSR.1) as an\nalternative to PD3.\nAll others Reserved — —\n†When entering PD2 and PD3, all functional I/O remains in the previous state. However, for peripherals which are asynchronous in  nature or\nperipherals with an external clock source, output signals may transition in response to stimulus on the inputs. Under these con ditions,\nperipherals will not operate according to specifications.\npower-supply sequencing \nTI DSPs do not require specific power sequencing between the core supply and the I/O supply. However,\nsystems should be designed to ensure that neither supply is powered up for extended periods of time(>1 second) if the other supply is below the proper operating voltage.\nsystem-level design considerations \nSystem-level design considerations, such as bus contention, may require supply sequencing to be\nimplemented. In this case, the core supply should be powered up prior to (and powered down after), the I/Obuffers. This is to ensure that the I/O buffers receive valid inputs from the core before the output buffers arepowered up, thus, preventing bus contention with other chips on the board.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n94 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443power-supply design considerations \nA dual-power supply with simultaneous sequencing can be used to eliminate the delay between core and I/O\npower up. A Schottky diode can also be used to tie the core rail to the I/O rail (see Figure 22).\nDVDD\nCVDD\nVSSC6000\nDSPSchottky\nDiodeI/O Supply\nCore Supply\nGND\nFigure 22. Schottky Diode Diagram\nCore and I/O supply voltage regulators should be located close to the DSP (or DSP array) to minimize\ninductance and resistance in the power delivery path. Additionally, when designing for high-performanceapplications utilizing the C6000 \uf8ea platform of DSPs, the PC board should include separate power planes for\ncore, I/O, and ground, all bypassed with high-quality low-ESL/ESR capacitors.\npower-supply decoupling \nIn order to properly decouple the supply planes from system noise, place as many capacitors (caps) as possibleclose to the DSP. Assuming 0603 caps, the user should be able to fit a total of 60 caps — 30 for the core supply\nand 30 for the I/O supply. These caps need to be close (no more than 1.25 cm maximum distance) to the DSPto be effective. Physically smaller caps are better, such as 0402, but the size needs to be evaluated from ayield/manufacturing point-of-view. Parasitic inductance limits the effectiveness of the decoupling capacitors,therefore physically smaller capacitors should be used while maintaining the largest available capacitancevalue. As with the selection of any component, verification of capacitor availability over the product’s production\nlifetime needs to be considered.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n95 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443IEEE 1149.1 JTAG compatibility statement \nThe TMS320C6713B DSP requires that both TRST  and RESET  resets be asserted upon power up to be\nproperly initialized. While RESET  initializes the DSP core, TRST  initializes the DSP’s emulation logic. Both\nresets are required for proper operation.\nNote: TRST  is synchronous and must be clocked by TCLK; otherwise, BSCAN may not respond as expected\nafter TRST  is asserted.\nWhile both TRST  and RESET  need to be asserted upon power up, only RESET  needs to be released for the\nDSP to boot properly. TRST  may be asserted indefinitely for normal operation, keeping the JTAG port interface\nand DSP’s emulation logic in the reset state. TRST  only needs to be released when it is necessary to use a JTAG\ncontroller to debug the DSP or exercise the DSP’s boundary scan functionality.\nThe TMS320C6713B DSP includes an internal pulldown (IPD) on the TRST  pin to ensure that TRST  will always\nbe asserted upon power up and the DSP’s internal emulation logic will always be properly initialized when thispin is not routed out. JTAG controllers from Texas Instruments actively drive TRST\n high. However, some\nthird-party JTAG controllers may not drive TRST  high but expect the use of an external pullup resistor on TRST .\nWhen using this type of JTAG controller, assert TRST  to initialize the DSP after powerup and externally drive\nTRST high before attempting any emulation or boundary scan operations.\nFollowing the release of RESET , the low-to-high transition of TRST  must be “seen” to latch the state of EMU1\nand EMU0. The EMU[1:0] pins configure the device for either Boundary Scan mode or Emulation mode. Formore detailed information, see the terminal functions section of this data sheet.\nNote: The DESIGN−W ARNING section of the TMS320C6713B BSDL file contains information and constraints\nregarding proper device operation while in Boundary Scan Mode.\nFor more detailed information on the C6713B JTAG emulation, see the TMS320C6000 DSP Designing for JTAG\nEmulation Reference Guide  (literature number SPRU641).\nEMIF device speed \nThe maximum EMIF speed on the C6713B device is 100 MHz. TI recommends utilizing I/O buffer information\nspecification (IBIS) to analyze all AC timings to determine if the maximum EMIF speed is achievable for a given\nboard layout. To properly use IBIS models to attain accurate timing analysis for a given system, see the Using\nIBIS Models for Timing Analysis  application report (literature number SPRA839).\nFor ease of design evaluation, Table 45 contains IBIS simulation results showing the maximum EMIF-SDRAM\ninterface speeds for the given example boards (TYPE) and SDRAM speed grades. Timing analysis should be\nperformed to verify that all AC timings are met for the specified board layout. Other configurations are alsopossible, but again, timing analysis must be done to verify proper AC timings.\nTo maintain signal integrity, serial termination resistors should be inserted into all EMIF output signal lines (see\nthe Terminal Functions table for the EMIF output signals).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n96 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443Table 45. C6713B Example Boards and Maximum EMIF Speed\nBOARD CONFIGURATIONMAXIMUM ACHIEVABLE \nTYPEEMIF INTERFACE \nCOMPONENTSBOARD TRACESDRAM SPEED GRADEMAXIMUM ACHIEVABLE \nEMIF-SDRAM \nINTERFACE SPEED\n143 MHz 32-bit SDRAM (−7) 100 MHz\n1-Load One bank of one1 to 3-inch traces with proper\ntermination resistors; 166 MHz 32-bit SDRAM (−6) For short traces, SDRAM data\noutput hold time on these 1-Load \nShort TracesOne bank of one\n32-Bit SDRAM1 to 3-inch traces with proper\ntermination resistors; Trace impedance ~ 50 Ω183 MHz 32-bit SDRAM (−55)output hold time on these\nSDRAM speed grades cannot\nmeet EMIF input hold time Trace impedance ~ 50 Ω\n200 MHz 32-bit SDRAM (−5)meet EMIF input hold time \nrequirement (see NOTE 1).\n125 MHz 16-bit SDRAM (−8E) 100 MHz\n2-Loads One bank of two 1.2 to 3 inches from EMIF to\neach load, with proper 133 MHz 16-bit SDRAM (−75) 100 MHz\n2-Loads \nShort TracesOne bank of two \n16-Bit SDRAMs1.2 to 3 inches from EMIF to\neach load, with proper \ntermination resistors; 143 MHz 16-bit SDRAM (−7E) 100 MHzShort Traces 16-Bit SDRAMs termination resistors; Trace impedance ~ 78 \nΩ167 MHz 16-bit SDRAM (−6A) 100 MHz Trace impedance ~ 78 Ω\n167 MHz 16-bit SDRAM (−6) 100 MHz\n125 MHz 16-bit SDRAM (−8E)For short traces, EMIF cannotmeet SDRAM input hold \nrequirement (see NOTE 1).\n3-Loads One bank of two 1.2 to 3 inches from EMIF to\neach load, with proper 133 MHz 16-bit SDRAM (−75) 100 MHz\n3-Loads \nShort TracesOne bank of two \n16-Bit SDRAMs\nOne bank of buffer1.2 to 3 inches from EMIF to\neach load, with proper \ntermination resistors; 143 MHz 16-bit SDRAM (−7E) 100 MHzShort Traces16-Bit SDRAMs\nOne bank of buffertermination resistors; \nTrace impedance ~ 78 Ω167 MHz 16-bit SDRAM (−6A) 100 MHz Trace impedance ~ 78 Ω\n167 MHz 16-bit SDRAM (−6)For short traces, EMIF cannot\nmeet SDRAM input hold \nrequirement (see NOTE 1).\nOne bank of one143 MHz 32-bit SDRAM (−7) 83 MHz\nOne bank of one\n32-Bit SDRAM166 MHz 32-bit SDRAM (−6) 83 MHz\n3-Loads \nLong Traces32-Bit SDRAMOne bank of one4 to 7 inches from EMIF; \nTrace impedance ~ 63 Ω183 MHz 32-bit SDRAM (−55) 83 MHz 3-Loads \nLong TracesOne bank of one\n32-Bit SBSRAM\nOne bank of buffer4 to 7 inches from EMIF; \nTrace impedance ~ 63 Ω\n200 MHz 32-bit SDRAM (−5)SDRAM data output hold time\ncannot meet EMIF input hold\nrequirement (see NOTE 1).\nNOTE 1: Results are b ased on IBIS simulations for the given example boards ( TYPE). Timing analysis should be performed to determine if timing\nrequirements can be met for the particular system.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n97 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443EMIF big endian mode correctness \nThe HD8 pin device endian mode (LENDIAN) selects the endian mode of operation (Little or Big Endian). For\nthe C6713B device Little Endian is the default setting.\nThe HD12 pin (EMIF Big Endian Mode Correctness) [EMIFBE ] enhancement allows the flexibility to change the\nEMIF data placement on the EMIF bus.\nWhen using the default setting of HD12 = 1 for the C6713B, the EMIF will present 8-bit or 16-bit data on the\nED[7:0] side of the bus if using Little Endian mode (HD8 = 1) and to the ED[31:24] side of the bus if using Big\nEndian mode. Figure 23 shows the mapping of 16-bit and 8-bit C6713 B devices.\nEMIF DATA LINES (PINS) WHERE DATA PRESENT\nED[31:24]   (BE3 ) ED[23:16]   (BE2 ) ED[15:8]   (BE1 ) ED[7:0]   (BE0 )\n32-Bit Device in Any Endianness Mode\n16-Bit Device in Big Endianness Mode 16-Bit Device in Little Endianness Mode\n8-Bit Device in Big\nEndianness Mode8-Bit Device in Little Endianness Mode\nFigure 23. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 1)\nWhen HD12 = 0, enabling EMIF endianness correction, the EMIF will present 8-bit or 16-bit data on the ED[7:0]\nside of the bus, regardless of the endianess mode (see Figure 24).\nEMIF DATA LINES (PINS) WHERE DATA PRESENT\nED[31:24]   (BE3 ) ED[23:16]   (BE2 ) ED[15:8]   (BE1 ) ED[7:0]   (BE0 )\n32-Bit Device in Any Endianness Mode\n16-Bit Device in Any Endianness Mode\n8-Bit Device in Any Endianness Mode\nFigure 24. 16/8-Bit EMIF Big Endian Mode Correctness Mapping (HD12 = 0)\nThis new endianness correction functionality does not affect systems using the default value of HD12 = 1.\nThis new feature does not affect systems operating in Little Endian mode.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n98 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443bootmode \nThe device resets using the active-low signal RESET  and the internal reset signal. While RESET  is low, the\ninternal reset is also asserted and the device is held in reset and is initialized to the prescribed reset state. Refer\nto reset timing for reset timing characteristics and states of device pins during reset. The release of the internal\nreset signal (see the Reset Phase 3 discussion in the Reset Timing section of this data sheet) starts theprocessor running with the prescribed device configuration and boot mode.\nThe C6713B has three types of boot modes:\n/C0068Host boot\nIf host boot is selected, upon release of internal reset, the CPU is internally “stalled” while the remainder of\nthe device is released. During this period, an external host can initialize the CPU’s memory space asnecessary through the host interface, including internal configuration registers, such as those that control\nthe EMIF or other peripherals. Once the host is finished with all necessary initialization, it must set theDSPINT bit in the HPIC register to complete the boot process. This transition causes the boot configuration\nlogic to bring the CPU out of the “stalled” state. The CPU then begins execution from address 0. The DSPINT\ncondition is not latched by the CPU, because it occurs while the CPU is still internally “stalled”. Also, DSPINT\nbrings the CPU out of the “stalled” state only if the host boot process is selected. All memory may be written\nto and read by the host. This allows for the host to verify what it sends to the DSP if required. After the CPU isout of the “stall ed” state , the CPU needs to clear the DSPINT, otherwise, no more DSPINTs can be received.\n/C0068Emulation boot\nEmulation boot mode is a variation of host boot. In this mode, it is not necessary for a host to load code or to\nset DSPINT to release the CPU from the “stalled” state. Instead, the emulator will set DSPINT if it has notbeen previously set so that the CPU can begin executing code from address 0. Prior to beginning execution,\nthe emulator sets a breakpoint at address 0. This prevents the execution of invalid code by halting the CPUprior to executing the first instruction. Emulation boot is a good tool in the debug phase of development.\n/C0068EMIF boot (using default ROM timings)\nUpon the release of internal reset, the 1K-Byte ROM code located in the beginning of CE1  is copied to\naddress 0 by the EDMA using the default ROM timings, while the CPU is internally “stalled”. The data should\nbe stored in the endian format that the system is using. The boot process also lets you choose the width ofthe ROM. In this case, the EMIF automatically assembles consecutive 8-bit bytes or 16-bit half-words toform the 32-bit instruction words to be copied. The transfer is automatically done by the EDMA as asingle-frame block transfer from the ROM to address 0. After completion of the block transfer, the CPU is\nreleased from the “stalled” state and start running from address 0.\nreset \nA hardware reset (RESET ) is required to place the DSP into a known good state out of power−up. The RESET\nsignal can be asserted (pulled low) prior to ramping the core and I/O voltages or after the core and I/O voltages\nhave reached their proper operating conditions. As a best practice, reset should be held low during power−up.\nPrior to deasserting RESET  (low−to−high transition), the core and I/O voltages should be at their proper\noperating conditions and CLKIN should also be running at the correct frequency.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n99 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443absolute maximum ratings over operating case temperature range (unless otherwise noted) † \nSupply voltage range, CV DD (see Note 2) −0.3 V to 1.8 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nSupply voltage range, DV DD (see Note 2) −0.3 V to 4 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nInput voltage range −0.3 V to DV DD + 0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOutput voltage range −0.3 V to DV DD + 0.5 V . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \nOperating case temperature ranges, T C: (default) 0 /C0095C to 90 /C0095C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n(A version) [GDPA/ZDPA-200, PYPA-167,-200] −40 /C0095C  to105 /C0095C\nStorage temperature range, T stg −65/C0095C to 150 /C0095C . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . \n†Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, a nd\nfunctional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditi ons” is not\nimplied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.\nNOTE 2: All voltage values are with respect to V SS.\nrecommended operating conditions † \nMIN NOM MAX UNIT\nPYP packages only 1.14 1.20 1.32 V\nCVDD Supply voltage, Core referenced to V SSGDP/ZDP packages for C6713B only 1.14‡1.20‡1.32 V CVDD Supply voltage, Core referenced to V SS\nGDP/ZDP packages for C6713B−300 only 1.33 1.4 1.47 V\nDVDD Supply voltage, I/O referenced to V SS 3.13 3.3 3.47 V\nVIH High-level input voltage (See Figure 28)All signals except CLKS1/SCL1,\nDR1/SDA1, SCL0, SDA0, and RESET2 V\nVIH High-level input voltage (See Figure 28)CLKS1/SCL1, DR1/SDA1, SCL0, SDA0,\nand RESET2 V\nVIL Low-level input voltage (See Figure 29)All signals except CLKS1/SCL1,DR1/SDA1, SCL0, SDA0, and RESET0.8V\nVIL Low-level input voltage (See Figure 29)CLKS1/SCL1, DR1/SDA1, SCL0, SDA0,\nand RESET0.3*DVDDV\nIOH High-level output current §All signals except ECLKOUT, CLKOUT2,\nCLKS1/SCL1, DR1/SDA1, SCL0, and\nSDA0−8mA\nOH\nECLKOUT and CLKOUT2 −16 mA\nI Low-level output current §All signals except ECLKOUT, CLKOUT2,\nCLKS1/SCL1, DR1/SDA1, SCL0, and\nSDA08mA\nIOL Low-level output current §ECLKOUT and CLKOUT2 16mA\nCLKS1/SCL1, DR1/SDA1, SCL0, and\nSDA03mA\nVOS Maximum voltage during overshoot (See Figure 28) 4¶ V\nVUS Maximum voltage during undershoot (See Figure 29) −0.7¶ V\nDefault 0 90\nTC Operating case temperature A version (GDPA/ZDPA -200,\nPYPA-167,−200)–40 105/C0095C\n†The core supply should be powered up prior to (and powered down after), the I/O supply. Systems should be designed to ensure th at neither\nsupply is powered up for an extended period of time if the other supply is below the proper operating voltage.\n‡These values are compatible with existing 1.26-V designs.\n§Refers to DC (or steady state) currents only, actual switching currents are higher. For more details, see the device-specific I BIS models.\n¶The absolute maximum ratings should not be exceeded for more than 30% of the cycle period.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n100 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443electrical characteristics over recommended ranges of supply voltage and operating case\ntemperature † (unless otherwise noted) \nPARAMETER TEST CONDITIONS MINTYP MAXUNIT\nVOHHigh-level output \nvoltageAll signals except SCL1, SDA1,\nSCL0, and SDA0IOH =MAX 2.4 V\nVOLLow-level output \nvoltageAll signals except SCL1, SDA1,\nSCL0, and SDA0IOL = MAX 0.4 V\nVOLvoltageSCL1, SDA1, SCL0, and SDA0 IOL = MAX 0.4 V\nIIInput currentAll signals except SCL1, SDA1,\nSCL0, and SDA0VI = VSS to DVDD±170 uA\nIIInput current\nSCL1, SDA1, SCL0, and SDA0VI = VSS to DVDD\n±10 uA\nIOZOff-state output \ncurrentAll signals except SCL1, SDA1,\nSCL0, and SDA0VO = DVDD or 0 V±170 uA\nIOZcurrentSCL1, SDA1, SCL0, and SDA0VO = DVDD or 0 V\n±10 uA\nGDP/ZDP, CV DD = 1.4 V, \nCPU clock = 300 MHz945 mA\nGDP/ZDP/PYP, CV DD =\n1.26 V, CPU clock = 225\nMHz625 mA\nIDD2VCore supply current ‡GDPA/ZDPA, CV DD =1.26V\nCPU clock = 200 MHz560 mA\nGDPA/ZDPA/PYP/ PYPACVDD =1.2 V CPU clock =\n200 MHz565 mA\nPYPA, CV DD =1.2 V CPU\nclock = 167 MHz480 mA\nIDD3VI/O supply current ‡DVDD = 3.3 V, EMIF speed\n= 100 MHz75 mA\nCiInput capacitance 7pF\nCoOutput capacitance 7pF\n†For test conditions shown as MIN, MAX, or NOM, use the appropriate value specified in the recommended operating conditions tabl e.\n‡Measured with average activity (50% high/50% low power) at 25 °C case temperature and 100-MHz EMIF. This model represents a device\nperforming high-DSP-activity operations 50% of the time, and the remainder performing low-DSP-activity operations. The high/low -DSP-activity\nmodels are defined as follows:\nHigh-DSP-Activity Model:\nCPU: 8 instructions/cycle with 2 LDDW instructions [L1 Data Memory: 128 bits/cycle via LDDW instructions; \nL1 Program Memory: 256 bits/cycle; L2/EMIF EDMA: 50% writes, 50% reads to/from SDRAM (50% bit-switching)]\nMcBSP: 2 channels at E1 rateTimers: 2 timers at maximum rate\nLow-DSP-Activity Model:\nCPU: 2 instructions/cycle with 1 LDH instruction [L1 Data Memory: 16 bits/cycle; L1 Program Memory: 256 bits per 4 cycles;\n L2/EMIF EDMA: None]\nMcBSP: 2 channels at E1 rateTimers: 2 timers at maximum rate\nThe actual current draw is highly application-dependent. For more details on core and I/O activity, refer to the TMS320C671 1D, C6712D, C6713B\nPower Consumption Summary  application report (literature number SPRA889A2 or later).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n101 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PARAMETER MEASUREMENT INFORMATION \nTransmission Line\n4.0 pF 1.85 pFZ0 = 50 /C0087\n(see note)Tester Pin Electronics Data Sheet Timing Reference Point\nOutput\nUnderTest\nNOTE: The data sheet provides timing at the device pin. For output timing analysis, the tester pin electronics and its transmiss ion line effects\nmust be taken into account. A transmission line with a delay of 2 ns or longer can be used to produce the desired transmission line eff ect.\nThe transmission line is intended as a load only. It is not necessary to add or subtract the transmission line delay (2 ns or l onger) from\nthe data sheet timings.42 /C0087 3.5 nH\nDevice Pin\n(see note)\nInput requirements in this data sheet are tested with an input slew rate of < 4 Volts per nanosecond (4 V/ns) at the device pin .\nFigure 25. Test Load Circuit for AC Timing Measurements\nsignal transition levels \nAll input and output timing parameters are referenced to 1.5 V for both “0” and “1” logic levels.\nVref = 1.5 V\nFigure 26. Input and Output Voltage Reference Levels for AC Timing Measurements\nAll rise and fall transition timing parameters are referenced to V IL MAX and V IH MIN for input clocks, V OL MAX\nand VOH MIN for output clocks.\nVref = VIL MAX (or V OL MAX)Vref = VIH MIN (or V OH MIN)\nFigure 27. Rise and Fall Transition Time Voltage Reference Levels\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n102 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PARAMETER MEASUREMENT INFORMATION (CONTINUED)\nAC transient rise/fall time specifications \nFigure 28 and Figure 29 show the AC transient specifications for Rise and Fall Time. For device-specific\ninformation on these values, refer to the Recommended Operating Conditions section of this Data Sheet.\nVOS (max)\nVIH (min)Minimum\nRisetime\nWaveformValid Regiont = 0.3 tc (max)†\nGround\nFigure 28. AC Transient Specification Rise Time\n†tc = the peripheral cycle time.\nt = 0.3 tc(max)†\nVIL (max)\nGroundVUS (max)\nFigure 29. AC Transient Specification Fall Time\n†tc = the peripheral cycle time.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n103 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PARAMETER MEASUREMENT INFORMATION (CONTINUED)\ntiming parameters and board routing analysis \nThe timing parameter values specified in this data sheet do not include delays by board routings. As a good\nboard design practice, such delays must always be taken into account. Timing values may be adjusted by\nincreasing/decreasing such delays. TI recommends utilizing the available I/O buffer information specification(IBIS) models to analyze the timing characteristics correctly. To properly use IBIS models to attain accuratetiming analysis for a given system, see the Using IBIS Models for Timing Analysis  application report (literature\nnumber SPRA839). If needed, external logic hardware such as buf fers may be used to compensate any timing\ndifferences.\nFor inputs, timing is most impacted by the round-trip propagation delay from the DSP to the external device and\nfrom the external device to the DSP. This round-trip delay tends to negatively impact the input setup time margin,\nbut also tends to improve the input hold time margins (see Table 46 and Figure 30).\nFigure 30 represents a general transfer between the DSP and an external device. The figure also represents\nboard route delays and how they are perceived by the DSP and the external device.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n104 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443PARAMETER MEASUREMENT INFORMATION (CONTINUED)\nTable 46. Board-Level Timings  Example (see Figure 30) \nNO. DESCRIPTION\n1Clock route delay\n2Minimum DSP hold time\n3Minimum DSP setup time\n4External device hold time requirement\n5External device setup time requirement\n6Control signal route delay\n7External device hold time\n8External device access time\n9DSP hold time requirement\n10DSP setup time requirement\n11Data route delay\n1\n2\n3\n4\n5\n6\n7\n8\n10\n11ECLKOUT \n(Output from DSP)\nECLKOUT \n(Input to External Device)\nControl Signals † \n(Output from DSP)\nControl Signals \n(Input to External Device)\nData Signals ‡ \n(Output from External Device)\nData Signals ‡ \n(Input to DSP)9\n† Control signals include data for Writes.\n‡ Data signals are generated  during Reads from an external device.\nFigure 30. Board-Level Input/Output Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n105 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443INPUT AND OUTPUT CLOCKS \ntiming requirements for CLKIN for PYP-200 and GDP/ZDP-225 †‡§ (see Figure 31)\nPYP−200 GDP/ZDP−225\nNO.PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)UNIT\nMINMAX MINMAX MINMAX MINMAX\n1tc(CLKIN) Cycle time, CLKIN 583.3 6.7 4.483.3 6.7 ns\n2tw(CLKINH) Pulse duration, CLKIN high 0.4C 0.4C 0.4C 0.4C ns\n3tw(CLKINL) Pulse duration, CLKIN low 0.4C 0.4C 0.4C 0.4C ns\n4tt(CLKIN) Transition time, CLKIN 5 5 5 5ns\n†The reference points for the rise and fall transitions are measured at V IL MAX and V IH MIN.\n‡C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.\n§See the PLL and PLL controller  section of this data sheet.\ntiming requirements for CLKIN for PYP-225 and GDP/ZDP-300 †‡§ (see Figure 31) \nPYP−225 GDP/ZDP−300\nNO.PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)UNIT\nMINMAX MINMAX MINMAX MINMAX\n1tc(CLKIN) Cycle time, CLKIN 4.483.3 6.7 483.3 6.7 ns\n2tw(CLKINH) Pulse duration, CLKIN high 0.4C 0.4C 0.4C 0.4C ns\n3tw(CLKINL) Pulse duration, CLKIN low 0.4C 0.4C 0.4C 0.4C ns\n4tt(CLKIN) Transition time, CLKIN 5 5 5 5ns\n†The reference points for the rise and fall transitions are measured at V IL MAX and V IH MIN.\n‡C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.\n§See the PLL and PLL controller  section of this data sheet.\ntiming requirements for CLKIN for PYPA-167, GDPA/ZDPA-200 and PYPA-200 †‡§ (see Figure 31)\nPYPA−167 GDPA/ZDPA−200 AND PYPA−200\nNO.PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)PLL MODE\n(PLLEN = 1)BYPASS MODE\n(PLLEN = 0)UNIT\nMINMAX MINMAX MINMAX MINMAX\n1tc(CLKIN) Cycle time, CLKIN 683.3 6.7 583.3 6.7 ns\n2tw(CLKINH) Pulse duration, CLKIN high 0.4C 0.4C 0.4C 0.4C ns\n3tw(CLKINL) Pulse duration, CLKIN low 0.4C 0.4C 0.4C 0.4C ns\n4tt(CLKIN) Transition time, CLKIN 5 5 5 5ns\n†The reference points for the rise and fall transitions are measured at V IL MAX and V IH MIN.\n‡C = CLKIN cycle time in nanoseconds (ns). For example, when CLKIN frequency is 40 MHz, use C = 25 ns.\n§See the PLL and PLL controller  section of this data sheet.\nCLKIN1\n2\n34\n4\nFigure 31. CLKIN Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n106 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443INPUT AND OUTPUT CLOCKS (CONTINUED)\nswitching characteristics over recommended operating conditions for CLKOUT2 †‡\n(see Figure 32) \nNO. PARAMETERPYP −200,  −225\nGDP/ZDP −225, -300\nPYPA −167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1tc(CKO2) Cycle time, CLKOUT2 C2 − 0.8 C2 + 0.8 ns\n2tw(CKO2H) Pulse duration, CLKOUT2 high (C2/2) − 0.8 (C2/2) + 0.8 ns\n3tw(CKO2L) Pulse duration, CLKOUT2 low (C2/2) − 0.8 (C2/2) + 0.8 ns\n4tt(CKO2) Transition time, CLKOUT2 2ns\n†The reference points for the rise and fall transitions are measured at V OL MAX and V OH MIN.\n‡C2 = CLKOUT2 period in ns. CLKOUT2 period is determined by the PLL controller output SYSCLK2 period, which must be set to CPU period\ndivide-by-2.\nCLKOUT21\n2\n34\n4\nFigure 32. CLKOUT2 Timings\nswitching characteristics over recommended operating conditions for CLKOUT3 †§\n(see Figure 33) \nNO. PARAMETERPYP −200,  −225\nGDP/ZDP −225, -300\nPYPA −167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1tc(CKO3) Cycle time, CLKOUT3 C3 − 0.9 C3 + 0.9 ns\n2tw(CKO3H) Pulse duration, CLKOUT3 high (C3/2) − 0.9 (C3/2) + 0.9 ns\n3tw(CKO3L) Pulse duration, CLKOUT3 low (C3/2) − 0.9 (C3/2) + 0.9 ns\n4tt(CKO3) Transition time, CLKOUT3 3ns\n5td(CLKINH-CKO3V) Delay time, CLKIN high to CLKOUT3 valid 1.5 7.5ns\n†The reference points for the rise and fall transitions are measured at V OL MAX and V OH MIN.\n§C3 = CLKOUT3 period in ns. CLKOUT3 period is a divide-down of the CPU clock, configurable via the OSCDIV1 register. For more de tails, see\nPLL and PLL controller. \nCLKIN\nCLKOUT3\nNOTE A: For this example, the CLKOUT3 frequency is CLKIN divide-by-2.31\n24\n455\nFigure 33. CLKOUT3 Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n107 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443INPUT AND OUTPUT CLOCKS (CONTINUED)\ntiming requirements for ECLKIN † (see Figure 34) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1tc(EKI) Cycle time, ECLKIN 10 ns\n2tw(EKIH) Pulse duration, ECLKIN high 4.5 ns\n3tw(EKIL) Pulse duration, ECLKIN low 4.5 ns\n4tt(EKI) Transition time, ECLKIN 3ns\n†The reference points for the rise and fall transitions are measured at V IL MAX and V IH MIN.\nECLKIN1\n2\n34\n4\nFigure 34. ECLKIN Timings\nswitching characteristics over recommended operating conditions for ECLKOUT ‡§#\n(see Figure 35)\nNO. PARAMETERPYP−200, -225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1tc(EKO) Cycle time, ECLKOUT E − 0.9 E + 0.9 ns\n2tw(EKOH) Pulse duration, ECLKOUT high EH − 0.9 EH + 0.9 ns\n3tw(EKOL) Pulse duration, ECLKOUT low EL − 0.9 EL + 0.9 ns\n4tt(EKO) Transition time, ECLKOUT 2ns\n5td(EKIH-EKOH) Delay time, ECLKIN high to ECLKOUT high 1 6.5ns\n6td(EKIL-EKOL) Delay time, ECLKIN low to ECLKOUT low 1 6.5ns\n‡The reference points for the rise and fall transitions are measured at V OL MAX and V OH MIN.\n§E = ECLKIN period in ns\n¶EH is the high period of ECLKIN in ns and EL is the low period of ECLKIN in ns.\n56 1\n2 3ECLKINECLKIN\nECLKOUT4 4\nFigure 35. ECLKOUT Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n108 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443ASYNCHRONOUS MEMORY TIMING \ntiming requirements for asynchronous memory cycles †‡§ (see Figure 36−Figure 37) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA −167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n3tsu(EDV-AREH) Setup time, EDx valid before ARE  high 6.5 ns\n4th(AREH-EDV) Hold time, EDx valid after ARE  high 1 ns\n6tsu(ARDY-EKOH) Setup time, ARDY valid before ECLKOUT  high 3 ns\n7th(EKOH-ARDY) Hold time, ARDY valid after ECLKOUT  high 2.3 ns\n†To ensure data setup time, simply program the strobe width wide enough. ARDY is internally synchronized. The ARDY signal is rec ognized in\nthe cycle for which the setup and hold time is met. To use ARDY as an asynchronous input, the pulse width of the ARDY signal sh ould be wide\nenough (e.g., pulse width = 2E) to ensure setup and hold time is met.\n‡RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are\nprogrammed via the EMIF CE space control registers.\n§E = ECLKOUT period in ns\nswitching characteristics over recommended operating conditions for asynchronous memory\ncycles‡§¶ (see Figure 36−Figure 37)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tosu(SELV-AREL) Output setup time, select signals valid to ARE  low RS*E − 1.7 ns\n2toh(AREH-SELIV) Output hold time, ARE  high to select signals invalid RH*E − 1.7 ns\n5td(EKOH-AREV) Delay time, ECLKOUT high to ARE  valid 1.5 7ns\n8tosu(SELV-AWEL) Output setup time, select signals valid to AWE  low WS*E − 1.7 ns\n9toh(AWEH-SELIV) Output hold time, AWE  high to select signals and EDx invalid WH*E − 1.7 ns\n10td(EKOH-AWEV) Delay time, ECLKOUT high to AWE  valid 1.5 7ns\n11tosu(EDV-AWEL) Output setup time, ED valid to AWE  low(WS−1)*E −\n1.7ns\n‡RS = Read setup, RST = Read strobe, RH = Read hold, WS = Write setup, WST = Write strobe, WH = Write hold. These parameters are\nprogrammed via the EMIF CE space control registers.\n§E = ECLKOUT period in ns\n¶Select signals include: CEx , BE[3:0], EA[21:2], and AOE.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n109 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443ASYNCHRONOUS MEMORY TIMING (CONTINUED)\nSetup = 2 Strobe = 3 Not Ready Hold = 2\nBE\nAddress\nRead Data 2 12 12 12 1\n543\nARDY77\n6 65ECLKOUT\nCEx\nEA[21:2]\nED[31:0]\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†BE[3:0]\nAWE/SDWE/SSWE†\n†AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE /SDWE/SSWE operate as AOE  (identified under select signals), ARE , and AWE ,\nrespectively, during asynchronous memory accesses.\nFigure 36. Asynchronous Memory Read Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n110 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443ASYNCHRONOUS MEMORY TIMING (CONTINUED)\nSetup = 2 Strobe = 3 Not Ready Hold = 2\nBE\nAddress\nWrite Data\n10 109 119 89 89 8\n7 7\n6 6ECLKOUT\nCEx\nEA[21:2]\nED[31:0]BE[3:0]\nARDYAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†\n†AOE/SDRAS/SSOE, ARE/SDCAS/SSADS, and AWE /SDWE/SSWE operate as AOE  (identified under select signals), ARE , and AWE ,\nrespectively, during asynchronous memory accesses.\nFigure 37. Asynchronous Memory Write Timing \n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n111 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS-BURST MEMORY TIMING \ntiming requirements for synchronous-burst SRAM cycles † (see Figure 38) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n6tsu(EDV-EKOH) Setup time, read EDx valid before ECLKOUT high 1.5 ns\n7th(EKOH-EDV) Hold time, read EDx valid after ECLKOUT high 2.5 ns\n†The C6713B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-wor d bursts,\nbut random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous d ata flow.\nswitching characteristics over recommended operating conditions for synchronous-burst SRAM\ncycles†‡ (see Figure 38 and Figure 39)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA\n-167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1td(EKOH-CEV) Delay time, ECLKOUT high to CEx  valid 1.2 7ns\n2td(EKOH-BEV) Delay time, ECLKOUT high to BEx  valid 7ns\n3td(EKOH-BEIV) Delay time, ECLKOUT high to BEx  invalid 1.2 ns\n4td(EKOH-EAV) Delay time, ECLKOUT high to EAx valid 7ns\n5td(EKOH-EAIV) Delay time, ECLKOUT high to EAx invalid 1.2 ns\n8td(EKOH-ADSV) Delay time, ECLKOUT high to ARE /SDCAS/SSADS valid 1.2 7ns\n9td(EKOH-OEV) Delay time, ECLKOUT high to, AOE /SDRAS/SSOE valid 1.2 7ns\n10td(EKOH-EDV) Delay time, ECLKOUT high to EDx  valid 7ns\n11td(EKOH-EDIV) Delay time, ECLKOUT high to EDx  invalid 1.2 ns\n12td(EKOH-WEV) Delay time, ECLKOUT high to AWE /SDWE/SSWE valid 1.2 7ns\n†The C6713B SBSRAM interface takes advantage of the internal burst counter in the SBSRAM. Accesses default to incrementing 4-wor d bursts,\nbut random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous d ata flow.\n‡ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE /SDWE/SSWE operate as SSADS , SSOE, and SSWE , respectively, during SBSRAM\naccesses.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n112 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS-BURST MEMORY TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[21:2]\nED[31:0]\nARE/SDCAS/SSADS†\nAOE/SDRAS/SSOE†\nAWE/SDWE/SSWE†BE1 BE2 BE3 BE4\nEA\nQ1 Q2 Q3 Q4\n91\n45\n8 8\n96731\n2\n†ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE /SDWE/SSWE operate as SSADS , SSOE, and SSWE , respectively, during SBSRAM\naccesses.\nFigure 38. SBSRAM Read Timing\nECLKOUT\nCEx\nBE[3:0]\nEA[21:2]\nED[31:0]\nARE/SDCAS/SSADS†\nAOE/SDRAS/SSOE†\nAWE/SDWE/SSWE†BE1 BE2 BE3 BE4\nQ1 Q2 Q3 Q4\n121131\n8\n1210421\n85\nEA\n†ARE/SDCAS/SSADS, AOE/SDRAS/SSOE, and AWE /SDWE/SSWE operate as SSADS , SSOE, and SSWE , respectively, during SBSRAM\naccesses.\nFigure 39. SBSRAM Write Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n113 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING \ntiming requirements for synchronous DRAM cycles † (see Figure 40)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n6tsu(EDV-EKOH) Setup time, read EDx valid before ECLKOUT high 1.5 ns\n7th(EKOH-EDV) Hold time, read EDx valid after ECLKOUT high 2.5 ns\n†The C6713B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts,\nbut random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous d ata flow.\nswitching characteristics over recommended operating conditions for synchronous DRAM\ncycles†‡ (see Figure 40−Figure 46)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1td(EKOH-CEV) Delay time, ECLKOUT high to CEx  valid 1.5 7ns\n2td(EKOH-BEV) Delay time, ECLKOUT high to BEx  valid 7ns\n3td(EKOH-BEIV) Delay time, ECLKOUT high to BEx  invalid 1.5 ns\n4td(EKOH-EAV) Delay time, ECLKOUT high to EAx valid 7ns\n5td(EKOH-EAIV) Delay time, ECLKOUT high to EAx invalid 1.5 ns\n8td(EKOH-CASV) Delay time, ECLKOUT high to ARE /SDCAS/SSADS valid 1.5 7ns\n9td(EKOH-EDV) Delay time, ECLKOUT high to EDx  valid 7ns\n10td(EKOH-EDIV) Delay time, ECLKOUT high to EDx  invalid 1.5 ns\n11td(EKOH-WEV) Delay time, ECLKOUT high to AWE /SDWE/SSWE valid 1.5 7ns\n12td(EKOH-RAS) Delay time, ECLKOUT high to, AOE /SDRAS/SSOE valid 1.5 7ns\n†The C6713B SDRAM interface takes advantage of the internal burst counter in the SDRAM. Accesses default to incrementing 4-word bursts,\nbut random bursts and decrementing bursts are done by interrupting bursts in progress. All burst types can sustain continuous d ata flow.\n‡ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n114 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[11:2]\nED[31:0]EA12\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†EA[21:13]BE1 BE2 BE3 BE4\nBank\nColumn\nD1 D2 D3 D4\n8765551\n3 2\n84441READ\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 40. SDRAM Read Command (CAS Latency 3)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n115 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[11:2]\nED[31:0]\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†EA12EA[21:13]BE1 BE2 BE3 BE4\nBank\nColumn\nD1 D2 D3 D4\n118955521\n11894421\n103\n4WRITE\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 41. SDRAM Write Command\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n116 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[21:13]\nED[31:0]EA12\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†Bank Activate\nRow Address\nRow Address\n125551\nEA[11:2]ACTV\n124441\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 42. SDRAM ACTV Command\nECLKOUT\nCEx\nBE[3:0]\nEA[21:13, 11:2]\nED[31:0]EA12\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†111251DCAB\n111241\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 43. SDRAM DCAB Command\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n117 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[21:13]\nED[31:0]EA12\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†EA[11:2]Bank\n1112551DEAC\n1112441\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 44. SDRAM DEAC Command\nECLKOUT\nCEx\nBE[3:0]\nEA[21:2]\nED[31:0]EA12\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†8121REFR\n8121\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 45. SDRAM REFR Command\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n118 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443SYNCHRONOUS DRAM TIMING (CONTINUED)\nECLKOUT\nCEx\nBE[3:0]\nEA[21:2]\nED[31:0]\nAOE/SDRAS/SSOE†\nARE/SDCAS/SSADS†\nAWE/SDWE/SSWE†MRS value\n1181251MRS\n1181241\n†ARE/SDCAS/SSADS, AWE/SDWE/SSWE, and AOE /SDRAS/SSOE operate as SDCAS , SDWE, and SDRAS , respectively, during SDRAM\naccesses.\nFigure 46. SDRAM MRS Command\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n119 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443HOLD/HOLDA TIMING \ntiming requirements for the HOLD /HOLDA cycles† (see Figure 47) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n3th(HOLDAL-HOLDL) Hold time, HOLD  low after HOLDA  low E ns\n†E = ECLKOUT period in ns\nswitching characteristics over recommended operating conditions for the HOLD /HOLDA cycles†‡\n(see Figure 47) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1td(HOLDL-EMHZ) Delay time, HOLD  low to EMIF Bus high impedance 2E §ns\n2td(EMHZ-HOLDAL) Delay time, EMIF Bus high impedance to HOLDA  low 02Ens\n4td(HOLDH-EMLZ) Delay time, HOLD  high to EMIF Bus low impedance 2E7Ens\n5td(EMLZ-HOLDAH) Delay time, EMIF Bus low impedance to HOLDA  high 02Ens\n†E = ECLKOUT period in ns\n‡EMIF Bus consists of CE[3:0] , BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS /SSADS, AOE/SDRAS /SSOE, and AWE/SDWE /SSWE.\n§All pending EMIF transactions are allowed to complete before HOLDA  is asserted. If no bus transactions are occurring, then the minimum delay\ntime can be achieved. Also, bus hold can be indefinitely delayed by setting NOHOLD = 1.\nHOLD\nHOLDA\nEMIF Bus †DSP Owns BusExternal Requestor\nOwns BusDSP Owns Bus\nC6713B C6713B13\n25\n4\n†EMIF Bus consists of CE[3:0] , BE[3:0], ED[31:0], EA[21:2], ARE/SDCAS /SSADS, AOE/SDRAS /SSOE, and AWE/SDWE /SSWE.\nFigure 47. HOLD /HOLDA Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n120 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443BUSREQ TIMING \nswitching characteristics over recommended operating conditions for the BUSREQ cycles\n(see Figure 48) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA \n-167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1td(EKOH-BUSRV) Delay time, ECLKOUT high to BUSREQ valid 1.57.2ns\nECLKOUT\n1\nBUSREQ1\nFigure 48. BUSREQ Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n121 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443RESET TIMING \ntiming requirements for reset †‡ (see Figure 49)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tw(RST) Pulse duration, RESET 100 ns\n13tsu(HD) Setup time, HD boot configuration bits valid before RESET  high§ 2P ns\n14th(HD) Hold time, HD boot configuration bits valid after RESET  high§ 2P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For the C6713B device, the PLL is bypassed immediately after the device comes out of reset. The PLL Controller can be programme d to change\nthe PLL mode in software. For more detailed information on the PLL Controller, see the TMS320C6000 DSP Phase-Lock Loop (PLL) Controller\nPeripheral Reference Guide  (literature number SPRU233).\n§The Boot and device configurations bits are latched asynchronously when RESET is transitioning high. The Boot and device config urations bits\nconsist of: HD[14, 8, 4:3].\nswitching characteristics over recommended operating conditions during reset ¶ (see Figure 49)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA-167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n2td(RSTH-ZV)Delay time, external RESET  high to internal reset high and\nall signal groups valid #||CLKMODE0 = 1512 x CLKIN\nperiodns\n3td(RSTL-ECKOL) Delay time, RESET  low to ECLKOUT high impedance 0 ns\n4td(RSTH-ECKOV) Delay time, RESET  high to ECLKOUT valid 6Pns\n5td(RSTL-CKO2IV) Delay time, RESET  low to CLKOUT2 high impedance 0 ns\n6td(RSTH-CKO2V) Delay time, RESET  high to CLKOUT2 valid 6Pns\n7td(RSTL-CKO3L) Delay time, RESET  low to CLKOUT3 low 0 ns\n8td(RSTH-CKO3V) Delay time, RESET  high to CLKOUT3 valid 6Pns\n9td(RSTL-EMIFZHZ) Delay time, RESET  low to EMIF Z group high impedance || 0 ns\n10td(RSTL-EMIFLIV) Delay time, RESET  low to EMIF low group (BUSREQ) invalid || 0 ns\n11td(RSTL-Z1HZ) Delay time, RESET  low to Z group 1 high impedance || 0 ns\n12td(RSTL-Z2HZ) Delay time, RESET  low to Z group 2 high impedance || 0 ns\n¶P = 1/CPU clock frequency in ns.\nNote that while internal reset is asserted low, the CPU clock (SYSCLK1) period is equal to the input clock (CLKIN) period multi plied by 8. For\nexample, if the CLKIN period is 20 ns, then the CPU clock (SYSCLK1) period is 20 ns x 8 = 160 ns. Therefore, P = SYSCLK1 = 160 ns while\ninternal reset is asserted.\n#The internal reset is stretched exactly 512 x CLKIN cycles if CLKIN is used (CLKMODE0 = 1). If the input clock (CLKIN) is not s table when RESET\nis deasserted, the actual delay time may vary.\n||EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0] , BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and \nHOLDA\nEMIF low group consists of: BUSREQ\nZ group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7], \nFSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0.\nZ group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n122 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443RESET TIMING (CONTINUED)\nPhase 1 Phase 2\n121110 98 76 54 3\n14\n13211CLKIN\nECLKIN\nInternal Reset\nInternal SYSCLK1\nInternal SYSCLK2\nInternal SYSCLK3\nCLKOUT3RESETPhase 3\nEMIF Z Group †\nEMIF Low Group †\nZ Group 1 †\nZ Group 2 †\nBoot and Device\nConfiguration  Pins‡2\n2\n2\n2ECLKOUT\nCLKOUT2\n†EMIF Z group consists of: EA[21:2], ED[31:0], CE[3:0] , BE[3:0], ARE/SDCAS/SSADS, AWE/SDWE/SSWE, AOE/SDRAS/SSOE and \nHOLDA\nEMIF low group consists of: BUSREQ\nZ group 1 consists of: CLKR0/ACLKR0, CLKR1/AXR0[6], CLKX0/ACLKX0, CLKX1/AMUTE0, FSR0/AFSR0, FSR1/AXR0[7], \nFSX0/AFSX0, FSX1, DX0/AXR0[1], DX1/AXR0[5], TOUT0/AXR0[2], TOUT1/AXR0[4], SDA0 and SCL0.\nZ group 2 consists of: All other HPI, McASP0/1, GPIO, and I2C1 signals.\n‡Boot and device configurations consist of: HD[14, 8, 4:3].\nFigure 49. Reset Timing \nReset Phase 1 : The RESET  pin is asserted. During this time, all internal clocks are running at the CLKIN\nfrequency divide-by-8. The CPU is also running at the CLKIN frequency divide-by-8.\nReset Phase 2 : The RESET  pin is deasserted but the internal reset is stretched. During this time, all internal\nclocks are running at the CLKIN frequency divide-by-8. The CPU is also running at the CLKIN frequencydivide-by-8.\nReset Phase 3: Both the RESET\n pin and internal reset are deasserted. During this time, all internal clocks are\nrunning at their default divide-down frequency of CLKIN. The CPU clock (SYSCLK1) is running at CLKINfrequency. The peripheral clock (SYSCLK2) is running at CLKIN frequency divide-by-2. The EMIF internal clock\nsource (SYSCLK3) is running at CLKIN frequency divide-by-2. SYSCLK3 is reflected on the ECLKOUT pin(when EKSRC bit = 0 [default]). CLKOUT3 is running at CLKIN frequency divide-by-8.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n123 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443EXTERNAL INTERRUPT TIMING \ntiming requirements for external interrupts † (see Figure 50) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tw(ILOW)Width of the NMI interrupt pulse low 2P ns\n1tw(ILOW)Width of the EXT_INT interrupt pulse low 4P ns\n2tw(IHIGH)Width of the NMI interrupt pulse high 2P ns\n2tw(IHIGH)Width of the EXT_INT interrupt pulse high 4P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n2\n1\nEXT_INT, NMI\nFigure 50. External/NMI Interrupt Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n124 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING \ntiming requirements for McASP (see Figure 51 and Figure 52) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1tc(AHCKRX) Cycle time, AHCLKR/X 20 ns\n2tw(AHCKRX) Pulse duration, AHCLKR/X high or low 7.5 ns\n3tc(ACKRX) Cycle time, ACLKR/X ACLKR/X extgreater of 2P\nor 33 ns†ns\n4tw(ACKRX) Pulse duration, ACLKR/X high or low ACLKR/X ext 14 ns\n5tsu(AFRXC-ACKRX)Setup time, AFSR/X input valid before ACLKR/X latches ACLKR/X int 6 ns\n5tsu(AFRXC-ACKRX )Setup time, AFSR/X input valid before ACLKR/X latches\ndata ACLKR/X ext 3 ns\n6th(ACKRX-AFRX)Hold time, AFSR/X input valid after ACLKR/X latches ACLKR/X int 0 ns\n6th(ACKRX-AFRX )Hold time, AFSR/X input valid after ACLKR/X latches\ndata ACLKR/X ext 3 ns\n7tsu(AXR-ACKRX)Setup time, AXR input valid before ACLKR/X latches ACLKR/X int 8 ns\n7tsu(AXR-ACKRX )Setup time, AXR input valid before ACLKR/X latches\ndata ACLKR/X ext 3 ns\n8th(ACKRX-AXR) Hold time, AXR input valid after ACLKR/X latches dataACLKR/X int 1 ns\n8th(ACKRX-AXR) Hold time, AXR input valid after ACLKR/X latches dataACLKR/X ext 3 ns\n†P = SYSCLK2 period.\nswitching characteristics over recommended operating conditions for McASP ‡ (see Figure 51 \nand Figure 52)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n9tc(AHCKRX) Cycle time, AHCLKR/X 20 ns\n10tw(AHCKRX) Pulse duration, AHCLKR/X high or low (AH/2) − 2.5 ns\n11tc(ACKRX) Cycle time, ACLKR/X ACLKR/X intgreater of 2P\nor 33 ns†ns\n12tw(ACKRX) Pulse duration, ACLKR/X high or low ACLKR/X int (A/2) − 2.5 ns\n13td(ACKRX-AFRX)Delay time, ACLKR/X transmit edge to AFSX/R output ACLKR/X int −1 5ns\n13td(ACKRX-AFRX)Delay time, ACLKR/X transmit edge to AFSX/R output\nvalid ACLKR/X ext 010ns\n14td(ACKX-AXRV) Delay time, ACLKX transmit edge to AXR output validACLKR/X int −1 5ns\n14td(ACKX-AXRV) Delay time, ACLKX transmit edge to AXR output validACLKR/X ext 010ns\n15tdis(ACKRX−AXRHZ)Disable time, AXR high impedance following last data bit ACLKR/X int −1 10ns\n15tdis(ACKRX−AXRHZ )Disable time, AXR high impedance following last data bit\nfrom ACLKR/X transmit edge ACLKR/X ext −1 10ns\n†P = SYSCLK2 period.\n‡AH = AHCLKR/X period in ns.\nA = ACLKR/X period in ns.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n125 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED)\n8\n74\n4 32\n2 1\nA0 A1 B0 B1 A30 A31 B30 B31 C0 C1 C2 C3 C31AHCLKR/X (Falling Edge Polarity)\nAHCLKR/X (Rising Edge Polarity)\nAFSR/X (Bit Width, 0 Bit Delay)\nAFSR/X (Bit Width, 1 Bit Delay)\n AFSR/X (Bit Width, 2 Bit Delay)\n AFSR/X (Slot Width, 0 Bit Delay)\nAFSR/X (Slot Width, 1 Bit Delay)\n AFSR/X (Slot Width, 2 Bit Delay)\nAXR[n] (Data In/Receive)6\n5ACLKR/X (CLKRP = CLKXP = 0) †\nACLKR/X (CLKRP = CLKXP = 1) ‡\n†For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is config ured for falling\nedge (to shift data in).\n‡For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is confi gured for rising\nedge (to shift data in).\nFigure 51. McASP Input Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n126 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL AUDIO SERIAL PORT (McASP) TIMING (CONTINUED)\n15141313 1313\n1313\n1312\n12111010\n9\nA0 A1 B0 B1 A30A31 B30 B31 C0 C1 C2 C3 C31AHCLKR/X (Falling Edge Polarity)\n AHCLKR/X (Rising Edge Polarity)\n AFSR/X  (Bit Width, 0 Bit Delay)\n AFSR/X (Bit Width, 1 Bit Delay)\n AFSR/X (Bit Width, 2 Bit Delay)\n AFSR/X (Slot Width, 0 Bit Delay) AFSR/X (Slot Width, 1 Bit Delay)\n AFSR/X (Slot Width, 2 Bit Delay)\nAXR[n] (Data Out/Transmit)ACLKR/X (CLKRP = CLKXP = 0) ‡ACLKR/X (CLKRP = CLKXP = 1) †\n†For CLKRP = CLKXP = 1, the McASP transmitter is configured for falling edge (to shift data out) and the McASP receiver is confi gured for rising\nedge (to shift data in).\n‡For CLKRP = CLKXP = 0, the McASP transmitter is configured for rising edge (to shift data out) and the McASP receiver is config ured for falling\nedge (to shift data in).\nFigure 52. McASP Output Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n127 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443INTER-INTEGRATED CIRCUITS (I2C) TIMING \ntiming requirements for I2C timings † (see Figure 53)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT NO.\nSTANDARD\nMODEFAST\nMODEUNIT\nMINMAX MINMAX\n1tc(SCL) Cycle time, SCL 10 2.5 µs\n2tsu(SCLH-SDAL)Setup time, SCL high before SDA low (for a repeated START \ncondition)4.7 0.6 µs\n3th(SCLL-SDAL)Hold time, SCL low after SDA low (for a START and a repeated \nSTART condition)4 0.6 µs\n4tw(SCLL) Pulse duration, SCL low 4.7 1.3 µs\n5tw(SCLH) Pulse duration, SCL high 4 0.6 µs\n6tsu(SDAV-SDLH) Setup time, SDA valid before SCL high 250 100‡ ns\n7th(SDA-SDLL) Hold time, SDA valid after SCL low (For I 2C bus \uf8ea devices) 0§ 0§0.9¶ µs\n8tw(SDAH) Pulse duration, SDA high between STOP and START conditions 4.7 1.3 µs\n9tr(SDA) Rise time, SDA 100020 + 0.1C b#300ns\n10tr(SCL) Rise time, SCL 100020 + 0.1C b#300ns\n11tf(SDA) Fall time, SDA 30020 + 0.1C b#300ns\n12tf(SCL) Fall time, SCL 30020 + 0.1C b#300ns\n13tsu(SCLH-SDAH) Setup time, SCL high before SDA high (for STOP condition) 4 0.6 µs\n14tw(SP) Pulse duration, spike (must be suppressed) 050ns\n15Cb# Capacitive load for each bus line 400 400pF\n†The I2C pins SDA and SCL do not feature fail-safe I/O buffers. These pins could potentially draw current when the device is powered d own.\n‡A Fast-mode I 2C-bus device can be used in a Standard-mode I 2C-bus system, but the requirement t su(SDA−SCLH)  ≥ 250 ns must then be met.\nThis will automatically be the case if the device does not stretch the LOW period of the SCL signal. If such a device does stretch t he LOW period\nof the SCL signal, it must output the next data bit to the SDA line t r max + tsu(SDA−SCLH)  = 1000 + 250 = 1250 ns (according to the Standard-mode\nI2C-Bus Specification) before the SCL line is released.\n§A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the V IHmin of the SCL signal) to bridge the undefined\nregion of the falling edge of SCL.\n¶The maximum t h(SDA−SCLL)  has only to be met if the device does not stretch the low period [t w(SCLL)] of the SCL signal.\n#Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.\n108\n4\n37125614\n2313\nStop Start Repeated\nStartStopSDA\nSCL\n111 9\nFigure 53. I 2C Receive Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n128 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443INTER-INTEGRATED CIRCUITS (I2C) TIMING (CONTINUED)\nswitching characteristics for I2C timings † (see Figure 54) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT NO. PARAMETER\nSTANDARD\nMODEFAST\nMODEUNIT\nMINMAX MINMAX\n16tc(SCL) Cycle time, SCL 10 2.5 µs\n17td(SCLH-SDAL) Delay time, SCL high to SDA low (for a repeated START condition) 4.7 0.6 µs\n18td(SDAL-SCLL)Delay time, SDA low to SCL low (for a START and a repeated\nSTART condition)4 0.6 µs\n19tw(SCLL) Pulse duration, SCL low 4.7 1.3 µs\n20tw(SCLH) Pulse duration, SCL high 4 0.6 µs\n21td(SDAV-SDLH) Delay time, SDA valid to SCL high 250 100 ns\n22tv(SDLL-SDAV) Valid time, SDA valid after SCL low (For I 2C bus \uf8ea devices) 0 00.9 µs\n23tw(SDAH) Pulse duration, SDA high between STOP and START conditions 4.7 1.3 µs\n24tr(SDA) Rise time, SDA 100020 + 0.1C b†300ns\n25tr(SCL) Rise time, SCL 100020 + 0.1C b†300ns\n26tf(SDA) Fall time, SDA 30020 + 0.1C b†300ns\n27tf(SCL) Fall time, SCL 30020 + 0.1C b†300ns\n28td(SCLH-SDAH) Delay time, SCL high to SDA high (for STOP condition) 4 0.6 µs\n29Cp Capacitance for each I2C pin 10 10pF\n†Cb = total capacitance of one bus line in pF. If mixed with HS-mode devices, faster fall-times are allowed.\n2523\n19\n1822272021\n171828\nStop Start Repeated\nStartStopSDA\nSCL\n1626 24\nFigure 54. I 2C Transmit Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n129 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443HOST-PORT INTERFACE TIMING \ntiming requirements for host-port interface cycles †‡ (see Figure 55, Figure 56, Figure 57, and\nFigure 58)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tsu(SELV-HSTBL) Setup time, select signals § valid before HSTROBE  low 5 ns\n2th(HSTBL-SELV) Hold time, select signals § valid after HSTROBE  low 4 ns\n3tw(HSTBL)Pulse duration, HSTROBE  low (host read access) 4P\nns 3tw(HSTBL)Pulse duration, HSTROBE  low (host write access) 4Pns\n4tw(HSTBH) Pulse duration, HSTROBE  high between consecutive accesses 4P ns\n10tsu(SELV-HASL) Setup time, select signals § valid before HAS  low 5 ns\n11th(HASL-SELV) Hold time, select signals § valid after HAS  low 3 ns\n12tsu(HDV-HSTBH) Setup time, host data valid before HSTROBE  high 5 ns\n13th(HSTBH-HDV) Hold time, host data valid after HSTROBE  high 3 ns\n14th(HRDYL-HSTBL)Hold time, HSTROBE  low after HRDY  low. HSTROBE  should not be inactivated\nuntil HRDY  is active (low); otherwise, HPI writes will not complete properly.2 ns\n18tsu(HASL-HSTBL) Setup time, HAS  low before HSTROBE  low 2 ns\n19th(HSTBL-HASL) Hold time, HAS  low after HSTROBE  low 2 ns\n†HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\n‡P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n§Select signals include: HCNTL[1:0], HR/W , and HHWIL.\nswitching characteristics over recommended operating conditions during host-port interface\ncycles†‡ (see Figure 55, Figure 56, Figure 57, and Figure 58)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167,  -200\nGDPA/ZDPA −200UNIT\nMINMAX\n5td(HCS-HRDY) Delay time, HCS  to HRDY ¶ 112ns\n6td(HSTBL-HRDYH) Delay time, HSTROBE  low to HRDY  high# 312ns\n7td(HSTBL-HDLZ) Delay time, HSTROBE  low to HD low impedance for an HPI read 2 ns\n8td(HDV-HRDYL) Delay time, HD valid to HRDY  low 2P − 4 ns\n9toh(HSTBH-HDV) Output hold time, HD valid after HSTROBE  high 312ns\n15td(HSTBH-HDHZ) Delay time, HSTROBE  high to HD high impedance 312ns\n16td(HSTBL-HDV) Delay time, HSTROBE  low to HD valid 312.5ns\n17td(HSTBH-HRDYH) Delay time, HSTROBE  high to HRDY  high|| 312ns\n†HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\n‡P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n¶HCS enables HRDY , and HRDY  is always low when HCS  is high. The case where HRDY  goes high when HCS  falls indicates that HPI is busy\ncompleting a previous HPID write or READ with autoincrement.\n#This parameter is used during an HPID read. At the beginning of the first half-word transfer on the falling edge of HSTROBE , the HPI sends the\nrequest to the EDMA internal address generation hardware, and HRDY  remains high until the EDMA internal address generation hardware loads\nthe requested data into HPID.\n||This parameter is used after the second half-word of an HPID write or autoincrement read. HRDY  remains low if the access is not an HPID write\nor autoincrement read. Reading or writing to HPIC or HPIA does not affect the HRDY  signal.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n130 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443HOST-PORT INTERFACE TIMING (CONTINUED)\n1st halfword 2nd halfword\n517 8 6517 8 515\n9 1615\n9 7432121212121\n21HAS\nHCNTL[1:0]\nHR/W\nHHWIL\nHSTROBE †\nHCS\nHD[15:0] (output)\nHRDY (case 1)\nHRDY (case 2)3\n†HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\nFigure 55. HPI Read Timing (HAS  Not Used, Tied High)\nHAS†\nHCNTL[1:0]\nHR/W\nHHWIL\nHSTROBE ‡\nHCS\nHD[15:0] (output)\nHRDY (case 1)\nHRDY (case 2)1st half-word 2nd half-word\n5 17 85 17 8 515\n9 1615\n9 74311\n1011\n1011\n1011\n101110 111019 19\n1818\n†For correct operation, strobe the HAS  signal only once per HSTROBE  active cycle.\n‡HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\nFigure 56. HPI Read Timing (HAS  Used)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n131 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443HOST-PORT INTERFACE TIMING (CONTINUED)\n1st halfword 2nd halfword51751312\n13124\n14321\n2121\n2121\n21HAS\nHCNTL[1:0]\nHR/W\nHHWIL\nHSTROBE †\nHCS\nHD[15:0]  (input)\nHRDY3\n†HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\nFigure 57. HPI Write Timing (HAS  Not Used, Tied High)\n1st half-word 2nd half-word 5 17 5131213124\n14311\n1011\n1011\n1011\n1011\n1011\n10HAS†\nHCNTL[1:0]\nHR/W\nHHWIL\nHSTROBE ‡\nHCS\nHD[15:0]  (input)\nHRDY1919\n18 18\n†For correct operation, strobe the HAS  signal only once per HSTROBE  active cycle.\n‡HSTROBE  refers to the following logical operation on HCS , HDS1, and HDS2 : [NOT(HDS1  XOR HDS2 )] OR HCS .\nFigure 58. HPI Write Timing (HAS  Used)\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n132 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING \ntiming requirements for McBSP †‡ (see Figure 59)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n2tc(CKRX) Cycle time, CLKR/X CLKR/X ext 2P§ ns\n3tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X ext 0.5 * tc(CKRX) −1¶ ns\n5tsu(FRH-CKRL) Setup time, external FSR high before CLKR lowCLKR int 9\nns 5tsu(FRH-CKRL) Setup time, external FSR high before CLKR lowCLKR ext 1ns\n6th(CKRL-FRH) Hold time, external FSR high after CLKR lowCLKR int 6\nns 6th(CKRL-FRH) Hold time, external FSR high after CLKR lowCLKR ext 3ns\n7tsu(DRV-CKRL) Setup time, DR valid before CLKR lowCLKR int 8\nns 7tsu(DRV-CKRL) Setup time, DR valid before CLKR lowCLKR ext 0ns\n8th(CKRL-DRV) Hold time, DR valid after CLKR lowCLKR int 3\nns 8th(CKRL-DRV) Hold time, DR valid after CLKR lowCLKR ext 4ns\n10tsu(FXH-CKXL) Setup time, external FSX high before CLKX lowCLKX int 9\nns 10tsu(FXH-CKXL) Setup time, external FSX high before CLKX lowCLKX ext 1ns\n11th(CKXL-FXH) Hold time, external FSX high after CLKX lowCLKX int 6\nns 11th(CKXL-FXH) Hold time, external FSX high after CLKX lowCLKX ext 3ns\n†CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are a lso inverted.\n‡P = 1/CPU clock frequency in ns.  For example, when running parts at 300 MHz, use P = 3.3 ns.\n§The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum b it rate for\ncommunications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock;\nwhere the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data shee t are met. The\nmaximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CP U cycle\ntime (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum\nCLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), us e 2P =\n33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the seria l port\nis a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM= 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.\n¶This parameter applies to the maximum McBSP frequency. Operate serial clocks (CLKR/X) in the resonable range of 40/60 duty cycl e.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n133 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\nswitching characteristics over recommended operating conditions for McBSP †‡ (see Figure 59) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMIN MAX\n1td(CKSH-CKRXH)Delay time, CLKS high to CLKR/X high for internal CLKR/X generated from\nCLKS input1.8 10ns\n2tc(CKRX) Cycle time, CLKR/X CLKR/X int 2P§¶ ns\n3tw(CKRX) Pulse duration, CLKR/X high or CLKR/X low CLKR/X int C − 1#C + 1#ns\n4td(CKRH-FRV) Delay time, CLKR high to internal FSR valid CLKR int −2 3ns\n9td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX int −2 3\nns 9td(CKXH-FXV) Delay time, CLKX high to internal FSX validCLKX ext 2 9ns\n12tdis(CKXH-DXHZ)Disable time, DX high impedance following last data bit CLKX int −1 4\nns 12tdis(CKXH-DXHZ)Disable time, DX high impedance following last data bit\nfrom CLKX high CLKX ext 1.5 10ns\n13td(CKXH-DXV) Delay time, CLKX high to DX validCLKX int −3.2 + D1 ||4 + D2||\nns 13td(CKXH-DXV) Delay time, CLKX high to DX validCLKX ext 0.5 + D1||10+ D2||ns\n14td(FXH-DXV)Delay time, FSX high to DX validFSX int −1 7.5\nns 14td(FXH-DXV)ONLY applies when in data delay 0 (XDATDLY = 00b)\nmodeFSX ext 211.5ns\n†CLKRP = CLKXP = FSRP = FSXP = 0. If polarity of any of the signals is inverted, then the timing references of that signal are a lso inverted.\n‡Minimum delay times also represent minimum output hold times.\n§P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n¶The minimum CLKR/X period is twice the CPU cycle time (2P) and not faster than 75 Mbps (13.3 ns). This means that the maximum b it rate for\ncommunications between the McBSP and other devices is 75 Mbps for 167-MHz and 225-MHz CPU clocks or 50 Mbps for 100-MHz CPU clock;\nwhere the McBSP is either the master or the slave. Care must be taken to ensure that the AC timings specified in this data shee t are met. The\nmaximum bit rate for McBSP-to-McBSP communications is 67 Mbps; therefore, the minimum CLKR/X clock cycle is either twice the CP U cycle\ntime (2P), or 15 ns (67 MHz), whichever value is larger. For example, when running parts at 150 MHz (P = 6.7 ns), use 15 ns as the minimum\nCLKR/X clock cycle (by setting the appropriate CLKGDV ratio or external clock source). When running parts at 60 MHz (P = 16.67 ns), us e 2P =\n33 ns (30 MHz) as the minimum CLKR/X clock cycle. The maximum bit rate for McBSP-to-McBSP communications applies when the seria l port\nis a master of the clock and frame syncs (with CLKR connected to CLKX, FSR connected to FSX, CLKXM = FSXM = 1, and CLKRM = FSRM\n= 0) in data delay 1 or 2 mode (R/XDATDLY = 01b or 10b) and the other device the McBSP communicates to is a slave.\n#C = H or L\nS = sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)\n= sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)\nH = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nL = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nCLKGDV should be set appropriately to ensure the McBSP bit rate does not exceed the maximum limit (see ¶ footnote above).\n||Extra delay from CLKX high to DX valid applies only to the first data bit of a device, if and only if DXENA = 1 in SPCR.\nIf DXENA = 0, then D1 = D2 = 0\nIf DXENA = 1, then D1 = 2P, D2 = 4P\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n134 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\nBit(n-1) (n-2) (n-3)\nBit 0 Bit(n-1) (n-2) (n-3)14\n13 1211\n10933287654431\n32CLKS\nCLKR\nFSR (int)\nFSR (ext)\nDR\nCLKX\nFSX (int)\nFSX (ext)\nFSX (XDATDLY=00b)\nDX13 13\nFigure 59. McBSP Timings\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n135 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\ntiming requirements for FSR when GSYNC = 1 (see Figure 60) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tsu(FRH-CKSH) Setup time, FSR high before CLKS high 4 ns\n2th(CKSH-FRH) Hold time, FSR high after CLKS high 4 ns\n21CLKS\nFSR external\nCLKR/X (no need to resync)\nCLKR/X (needs resync)\nFigure 60. FSR Timing When GSYNC = 1\ntiming requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 0 †‡ (see Figure 61)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO.\nMASTER SLAVEUNIT\nMIN MAX MIN MAX\n4tsu(DRV-CKXL) Setup time, DR valid before CLKX low 12 2 − 6P ns\n5th(CKXL-DRV) Hold time, DR valid after CLKX low 4 5 + 12P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n136 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\nswitching characteristics over recommended operating conditions for McBSP as SPI master or\nslave: CLKSTP = 10b, CLKXP = 0 †‡ (see Figure 61) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO. PARAMETER\nMASTER § SLAVEUNIT\nMINMAX MIN MAX\n1th(CKXL-FXL) Hold time, FSX low after CLKX low ¶ T − 2T + 3 ns\n2td(FXL-CKXH) Delay time, FSX low to CLKX high # L − 2L + 3 ns\n3td(CKXH-DXV) Delay time, CLKX high to DX valid −3 46P + 210P + 17 ns\n6tdis(CKXL-DXHZ)Disable time, DX high impedance following last data bit from\nCLKX lowL − 2L + 3 ns\n7tdis(FXH-DXHZ)Disable time, DX high impedance following last data bit from\nFSX high2P + 3 6P + 17 ns\n8td(FXL-DXV) Delay time, FSX low to DX valid 4P + 2 8P + 17 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n§S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)\n= Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)\nT = CLKX period = (1 + CLKGDV) * S\nH = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nL = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.\nCLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP\nCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)5438 7\n62 1CLKX\nFSX\nDX\nDR\nFigure 61. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 0\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n137 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\ntiming requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 0 †‡ (see Figure 62)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO.\nMASTER SLAVEUNIT\nMINMAX MINMAX\n4tsu(DRV-CKXH) Setup time, DR valid before CLKX high 12 2 − 6P ns\n5th(CKXH-DRV) Hold time, DR valid after CLKX high 4 5 + 12P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\nswitching characteristics over recommended operating conditions for McBSP as SPI master or\nslave: CLKSTP = 11b, CLKXP = 0 †‡ (see Figure 62) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO. PARAMETER\nMASTER § SLAVEUNIT\nMINMAX MIN MAX\n1th(CKXL-FXL) Hold time, FSX low after CLKX low ¶ L − 2 L + 3 ns\n2td(FXL-CKXH) Delay time, FSX low to CLKX high # T − 2 T + 3 ns\n3td(CKXL-DXV) Delay time, CLKX low to DX valid −3 46P + 210P + 17 ns\n6tdis(CKXL-DXHZ)Disable time, DX high impedance following last data bit from\nCLKX low−2 46P + 310P + 17 ns\n7td(FXL-DXV) Delay time, FSX low to DX valid H − 2H + 6.5 4P + 2 8P + 17 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n§S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)\n= Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)\nT = CLKX period = (1 + CLKGDV) * SH = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nL = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSPCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n138 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)43 7 62 1CLKX\nFSX\nDX\nDR5\nFigure 62. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 0\ntiming requirements for McBSP as SPI master or slave: CLKSTP = 10b, CLKXP = 1 †‡ (see Figure 63)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO.\nMASTER SLAVEUNIT\nMINMAX MINMAX\n4tsu(DRV-CKXH) Setup time, DR valid before CLKX high 12 2 − 6P ns\n5th(CKXH-DRV) Hold time, DR valid after CLKX high 4 5 + 12P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n139 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443switching characteristics over recommended operating conditions for McBSP as SPI master or\nslave: CLKSTP = 10b, CLKXP = 1 †‡ (see Figure 63) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO. PARAMETER\nMASTER § SLAVEUNIT\nMINMAX MIN MAX\n1th(CKXH-FXL) Hold time, FSX low after CLKX high ¶ T − 2T + 3 ns\n2td(FXL-CKXL) Delay time, FSX low to CLKX low # H − 2H + 3 ns\n3td(CKXL-DXV) Delay time, CLKX low to DX valid −3 46P + 210P + 17 ns\n6tdis(CKXH-DXHZ)Disable time, DX high impedance following last data bit from\nCLKX highH − 2H + 3 ns\n7tdis(FXH-DXHZ)Disable time, DX high impedance following last data bit from\nFSX high2P + 3 6P + 17 ns\n8td(FXL-DXV) Delay time, FSX low to DX valid 4P + 2 8P + 17 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n§S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)\n= Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)\nT = CLKX period = (1 + CLKGDV) * SH = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nL = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSPCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)543 87\n62 1CLKX\nFSX\nDX\nDR\nFigure 63. McBSP Timing as SPI Master or Slave: CLKSTP = 10b, CLKXP = 1\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n140 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\ntiming requirements for McBSP as SPI master or slave: CLKSTP = 11b, CLKXP = 1 †‡ (see Figure 64)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO.\nMASTER SLAVEUNIT\nMINMAX MINMAX\n4tsu(DRV-CKXH) Setup time, DR valid before CLKX high 12 2 − 6P ns\n5th(CKXH-DRV) Hold time, DR valid after CLKX high 4 5 + 12P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\nswitching characteristics over recommended operating conditions for McBSP as SPI master or\nslave: CLKSTP = 11b, CLKXP = 1 †‡ (see Figure 64) \nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200 UNIT NO. PARAMETER\nMASTER § SLAVEUNIT\nMINMAX MIN MAX\n1th(CKXH-FXL) Hold time, FSX low after CLKX high ¶ H − 2 H + 3 ns\n2td(FXL-CKXL) Delay time, FSX low to CLKX low # T − 2 T + 3 ns\n3td(CKXH-DXV) Delay time, CLKX high to DX valid −3 46P + 210P + 17 ns\n6tdis(CKXH-DXHZ)Disable time, DX high impedance following last data bit from\nCLKX high−2 46P + 310P + 17 ns\n7td(FXL-DXV) Delay time, FSX low to DX valid L − 2L + 6.5 4P + 2 8P + 17 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡For all SPI slave modes, CLKG is programmed as 1/2 of the CPU clock by setting CLKSM = CLKGDV = 1.\n§S = Sample rate generator input clock = 2P if CLKSM = 1 (P = 1/CPU clock frequency)\n= Sample rate generator input clock = P_clks if CLKSM = 0 (P_clks = CLKS period)\nT = CLKX period = (1 + CLKGDV) * SH = CLKX high pulse width = (CLKGDV/2 + 1) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\nL = CLKX low pulse width = (CLKGDV/2) * S if CLKGDV is even\n= (CLKGDV + 1)/2 * S if CLKGDV is odd or zero\n¶FSRP = FSXP = 1. As a SPI master, FSX is inverted to provide active-low slave-enable output. As a slave, the active-low signal input on FSX\nand FSR is inverted before being used internally.CLKXM = FSXM = 1, CLKRM = FSRM = 0 for master McBSP\nCLKXM = CLKRM = FSXM = FSRM = 0 for slave McBSP\n#FSX should be low before the rising edge of clock to enable slave devices and then begin a SPI transfer at the rising edge of t he master clock\n(CLKX).\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n141 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MULTICHANNEL BUFFERED SERIAL PORT TIMING (CONTINUED)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)\nBit 0 Bit(n-1) (n-2) (n-3) (n-4)543 7 62 1CLKX\nFSX\nDX\nDR\nFigure 64. McBSP Timing as SPI Master or Slave: CLKSTP = 11b, CLKXP = 1\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n142 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443TIMER TIMING \ntiming requirements for timer inputs † (see Figure 65)\nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tw(TINPH) Pulse duration, TINP high 2P ns\n2tw(TINPL) Pulse duration, TINP low 2P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\nswitching characteristics over recommended operating conditions for timer outputs †\n(see Figure 65)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n3tw(TOUTH) Pulse duration, TOUT high 4P − 3 ns\n4tw(TOUTL) Pulse duration, TOUT low 4P − 3 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\nTINPx\nTOUTx4\n32\n1\nFigure 65. Timer Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n143 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443GENERAL-PURPOSE INPUT/OUTPUT (GPIO) PORT TIMING \ntiming requirements for GPIO inputs †‡ (see Figure 66) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tw(GPIH) Pulse duration, GPIx high 4P ns\n2tw(GPIL) Pulse duration, GPIx low 4P ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n‡The pulse width given is sufficient to generate a CPU interrupt or an EDMA event. However, if a user wants to have the DSP reco gnize the GPIx\nchanges through software polling of the GPIO register, the GPIx duration must be extended to at least 24P to allow the DSP enough time to access\nthe GPIO register through the CFGBUS.\nswitching characteristics over recommended operating conditions for GPIO outputs †§ \n(see Figure 66)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA -167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n3tw(GPOH) Pulse duration, GPOx high 12P − 3 ns\n4tw(GPOL) Pulse duration, GPOx low 12P − 3 ns\n†P = 1/CPU clock frequency in ns. For example, when running parts at 300 MHz, use P = 3.3 ns.\n§The number of CFGBUS cycles between two back-to-back CFGBUS writes to the GPIO register is 12 SYSCLK1 cycles; therefore, the mi nimum\nGPOx pulse width is 12P.\nGPIx\nGPOx4\n32\n1\nFigure 66. GPIO Port Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n144 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443JTAG TEST-PORT TIMING \ntiming requirements for JTAG test port (see Figure 67) \nNO.PYP-200,-225\nGDP/ZDP -225, -300\nPYPA\n-167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n1tc(TCK) Cycle time, TCK 35 ns\n3tsu(TDIV-TCKH) Setup time, TDI/TMS/TRST  valid before TCK high 10 ns\n4th(TCKH-TDIV) Hold time, TDI/TMS/TRST  valid after TCK high 7 ns\nswitching characteristics over recommended operating conditions for JTAG test port\n(see Figure 67)\nNO. PARAMETERPYP-200,-225\nGDP/ZDP -225, -300\nPYPA\n-167, -200\nGDPA/ZDPA −200UNIT\nMINMAX\n2td(TCKL-TDOV) Delay time, TCK low to TDO valid 015ns\nTCK\nTDO\nTDI/TMS/TRST1\n2\n342\nFigure 67. JTAG Test-Port Timing\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n145 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443MECHANICAL DATA \nThe following tables show the thermal resistance characteristics for the GDP and ZDP mechanical packages.\nthermal resistance characteristics (S-PBGA package) for GDP\nNO °C/W Air Flow (m/s) †\nTwo Signals, Two Planes (4-Layer Board)\n1RΘJCJunction-to-case 9.7 N/A\n2PsiJTJunction-to-package top 1.5 0.0\n3RΘJBJunction-to-board 19 N/A\n4RΘJAJunction-to-free air 22 0.0\n5RΘJAJunction-to-free air 21 0.5\n6RΘJAJunction-to-free air 20 1.0\n7RΘJAJunction-to-free air 19 2.0\n8RΘJAJunction-to-free air 18 4.0\n9PsiJBJunction-to-board 16 0.0\n†m/s = meters per second\nthermal resistance characteristics (S-PBGA package) for ZDP\nNO °C/W Air Flow (m/s) †\nTwo Signals, Two Planes (4-Layer Board)\n1RΘJCJunction-to-case 9.7 N/A\n2PsiJTJunction-to-package top 1.5 0.0\n3RΘJBJunction-to-board 19 N/A\n4RΘJAJunction-to-free air 22 0.0\n5RΘJAJunction-to-free air 21 0.5\n6RΘJAJunction-to-free air 20 1.0\n7RΘJAJunction-to-free air 19 2.0\n8RΘJAJunction-to-free air 18 4.0\n9PsiJBJunction-to-board 16 0.0\n†m/s = meters per second\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n146 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443The following table shows the thermal resistance characteristics for the PYP mechanical package.\nthermal resistance characteristics (S-PQFP-G208 package) for PYP \nNO °C/W\nJunction-to-Pad\nTwo Signals, Two Planes (4-Layer Board) − 208-pin PYP\n1RΘJPJunction-to-pad, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going to\nGND plane, isolated from power plane.0.2\nJunction-to-Package Top\nTwo Signals, Two Planes (4-Layer Board) − 208-pin PYP\n2PsiJTJunction-to-package top, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias \ngoing to GND plane, isolated from power plane.0.18\n3PsiJTJunction-to-package top, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and  \nvias going to GND plane, isolated from power plane.0.23\nTwo Signals (2-Layer Board)\n4PsiJTJunction-to-package top, 26 x 26 copper pad on top of PCB with solder connection and vias going to \ncopper plane on bottom of board.0.18\n5PsiJTJunction-to-package top, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to \ncopper plane on bottom of board.0.23\nJunction-to-Still Air\nTwo Signals, Two Planes (4-Layer Board) − 208-pin PYP\n6RΘJAJunction-to-still air, 26 x 26 copper pad on top and bottom of PCB with solder connection and vias going\nto GND plane, isolated from power plane.13\n7RΘJAJunction-to-still air, 7.5 x 7.5 copper pad on top and bottom of PCB with solder connection and vias  \ngoing to GND plane, isolated from power plane.20\nTwo Signals (2-Layer Board)\n8RΘJAJunction-to-still air, 26 x 26 copper pad on top of PCB with solder connection and vias going to copper\nplane on bottom of board.14\n9RΘJAJunction-to-still air, 7.5 x 7.5 copper pad on top of PCB with solder connection and vias going to copper\nplane on bottom of board.20\n/C0084/C0077/C0083/C0051/C0050/C0048/C0067/C0054/C0055/C0049/C0051/C0066\n/C0070/C0076/C0079/C0065/C0084/C0073/C0078/C0071/C0262/C0080/C0079/C0073/C0078/C0084  /C0068/C0073/C0071/C0073/C0084/C0065/C0076  /C0083/C0073/C0071/C0078/C0065/C0076  /C0080/C0082/C0079/C0067/C0069/C0083/C0083/C0079/C0082\nSPRS294B − OCTOBER 2005 − REVISED JUNE 2006\n147 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251−1443packaging information \nFor proper device thermal performance, the thermal pad must be soldered to an external ground thermal plane.\nThis pad is electrically and thermally connected to the backside of the die. For the TMS320C6713B 208−PinPowerPAD plastic quad flatpack, the external thermal pad dimensions are: 7.2 x 7.2 mm and the thermal padis externally flush with the mold compound.\nThe following packaging information and addendum reflect the most current released data available for the\ndesignated device(s). This data is subject to change without notice and without revision of this document.\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Mar-2023\nPACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nC6713BZDPA200CIS ACTIVE BGA ZDP27240RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 105 TMS320C6713B\nZDP\n(A, A200)Samples\nTMS320C6713BGDP225 ACTIVE BGA GDP27240Non-RoHS\n& GreenSNPB Level-3-220C-168 HR 0 to 90 TMS320C6713\nBGDPSamples\nTMS320C6713BGDP300 ACTIVE BGA GDP27240Non-RoHS\n& GreenSNPB Level-3-220C-168 HR 0 to 90 TMS320C6713\nBGDP\n300Samples\nTMS320C6713BPYP200 ACTIVE HLQFP PYP20836RoHS & Green NIPDAU Level-4-260C-72 HR 0 to 90 TMS\n200\n320C6713BPYPSamples\nTMS320C6713BZDP225 ACTIVE BGA ZDP27240RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 90 TMS320C6713\nBZDPSamples\nTMS320C6713BZDP300 ACTIVE BGA ZDP27240RoHS & Green SNAGCU Level-3-260C-168 HR 0 to 90 TMS320C6713\nBZDP\n300Samples\nTMS32C6713BGDPA200 ACTIVE BGA GDP27240Non-RoHS\n& GreenSNPB Level-3-220C-168 HR -40 to 105 TMS320C6713B\nGDP\n(A, A200)Samples\nTMS32C6713BPYPA167 ACTIVE HLQFP PYP20836RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 105 TMS\nA167\n320C6713BPYP\nASamples\nTMS32C6713BPYPA200 ACTIVE HLQFP PYP20836RoHS & Green NIPDAU Level-4-260C-72 HR -40 to 105 TMS\nA200\n320C6713BPYPSamples\nTMS32C6713BZDPA200 ACTIVE BGA ZDP27240RoHS & Green SNAGCU Level-3-260C-168 HR -40 to 105 TMS320C6713B\nZDP\n(A, A200)Samples\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\nAddendum-Page 1\nPACKAGE OPTION ADDENDUM\nwww.ti.com 17-Mar-2023\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nIn no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nAddendum-Page 2\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 17-Mar-2023\nTRAY\n \n \nL - Outer tray length without tabs KO - \nOuter \ntray \nheight\nW - \nOuter \ntray \nwidth\nP1 - Tray unit pocket pitch\nCW - Measurement for tray edge (Y direction) to corner pocket center\nCL - Measurement for tray edge (X direction) to corner pocket centerText\n \n \nChamfer on Tray corner indicates Pin 1 orientation of packed units.\n \n \n*All dimensions are nominal\nDevice Package\nNamePackage\nTypePinsSPQUnit array\nmatrixMax\ntemperature\n(°C)L (mm) W\n(mm)K0\n(µm)P1\n(mm)CL\n(mm)CW\n(mm)\nC6713BZDPA200CIS ZDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS320C6713BGDP225 GDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS320C6713BGDP300 GDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS320C6713BPYP200 PYP HLQFP 208364 x 9 150 315135.9762038.6434.4423.58\nTMS320C6713BZDP225 ZDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS320C6713BZDP300 ZDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS32C6713BGDPA200 GDP BGA 272404x10 150 315135.9762029.226.124.15\nTMS32C6713BPYPA167 PYP HLQFP 208364 x 9 150 315135.9762038.6434.4423.58\nTMS32C6713BPYPA200 PYP HLQFP 208364 x 9 150 315135.9762038.6434.4423.58\nTMS32C6713BZDPA200 ZDP BGA 272404x10 150 315135.9762029.226.124.15\nPack Materials-Page 1\nMECHANICAL DATA\nMPBG274 – MAY 2002\nPOST OFFICE BOX 655303 • DALLAS, TEXAS 75265GDP (S–PBGA–N272) PLASTIC BALL GRID ARRAY\n2468 2 0 1816141210M\nE\nA\n1C\nBDG\nFHK\nJLW\nR\nNPU\nTVY\n357 911 171513 190,6350,63526,80SQ\n23,8024,20SQ27,2024,13 TYP\n0,570,65\n0,600,90Seating Plane\n0,500,702,57 MAX\n0,15  0,10A1 Corner1,27\n1,27\n4204396/A 04/02Bottom View\n1,121,22\nNOTES: A.  All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MO-151\nMECHANICAL DATA\nMPBG276 – MAY 2002\n1 POST OFFICE BOX 655303 • DALLAS, TEXAS 75265ZDP (S–PBGA–N272) PLASTIC BALL GRID ARRAY\n2468 2 0 1816141210M\nE\nA\n1C\nBDG\nFHK\nJLW\nR\nNPU\nTVY\n357 911 171513 190,6350,63526,80SQ\n23,8024,20SQ27,2024,13 TYP\n0,570,65\n0,600,90Seating Plane\n0,500,702,57 MAX\n0,15  0,10A1 Corner1,27\n1,27\n4204398/A 04/02Bottom View\n1,121,22\nNOTES: A.  All linear dimensions are in millimeters.\nB. This drawing is subject to change without notice.\nC. Falls within JEDEC MO-151D. This package is lead-free.\n\n\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com  or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 3, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Technical Summary for TMS320C6713BGDPA200

#### Key Characteristics and Specifications:
- **Voltage Ratings:**
  - Core Voltage (CVDD): 1.20 V (1.14 V to 1.32 V)
  - I/O Voltage (DVDD): 3.3 V (3.13 V to 3.47 V)

- **Current Ratings:**
  - Core Supply Current (IDD2): Up to 945 mA (at 300 MHz)
  - I/O Supply Current (IDD3): Up to 75 mA (at 100 MHz)

- **Power Consumption:**
  - Varies based on operating conditions and clock frequency; typical values are provided in the datasheet.

- **Operating Temperature Range:**
  - Commercial: 0 °C to 90 °C
  - Extended: -40 °C to 105 °C (for specific variants)

- **Package Type:**
  - 272-Ball BGA (GDP/ZDP) or 208-Pin PowerPAD QFP (PYP)

- **Special Features:**
  - High-performance floating-point DSP with VLIW architecture.
  - Supports up to 2400 MIPS and 1800 MFLOPS at 300 MHz.
  - Rich peripheral set including two McASP, two McBSP, two I2C interfaces, and a dedicated GPIO module.
  - Enhanced Direct Memory Access (EDMA) controller with 16 independent channels.
  - Supports various boot modes including HPI, emulation, and EMIF boot.

- **Moisture Sensitive Level (MSL):**
  - Level 3 per JEDEC J-STD-020E.

#### Component Description:
The **TMS320C6713B** is a high-performance floating-point Digital Signal Processor (DSP) from Texas Instruments, part of the TMS320C6000 family. It utilizes an advanced Very Long Instruction Word (VLIW) architecture, allowing it to execute multiple instructions in parallel, making it suitable for complex signal processing tasks. The device is optimized for applications requiring high computational power, such as audio processing, telecommunications, and industrial control systems.

#### Typical Applications:
- **Audio Processing:** The DSP is widely used in audio applications due to its dual McASP interfaces, which support multichannel audio data transmission.
- **Telecommunications:** Its high processing capabilities make it ideal for voice and data communication systems.
- **Industrial Control:** The DSP can be employed in control systems that require real-time processing of sensor data.
- **Signal Processing:** Suitable for applications in radar, sonar, and other signal processing tasks where high-speed computations are necessary.

This summary encapsulates the essential specifications and applications of the TMS320C6713BGDPA200, providing a clear understanding of its capabilities and use cases in various electronic systems.