Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 18 10:48:14 2022
| Host         : DESKTOP-9HU6DH7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file XADCdemo_timing_summary_routed.rpt -pb XADCdemo_timing_summary_routed.pb -rpx XADCdemo_timing_summary_routed.rpx -warn_on_violation
| Design       : XADCdemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (3)
5. checking no_input_delay (0)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There are 3 register/latch pins with no clock driven by root clock pin: segment1/XLXI_47/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (3)
------------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.218      -67.727                     14                  205        0.216        0.000                      0                  205        4.500        0.000                       0                   131  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -5.218      -67.727                     14                  205        0.216        0.000                      0                  205        4.500        0.000                       0                   131  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -5.218ns,  Total Violation      -67.727ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.216ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.218ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.179ns  (logic 6.110ns (40.253%)  route 9.069ns (59.747%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.663    20.110    dig3[3]_i_11_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I5_O)        0.124    20.234 r  dig4[1]_i_1/O
                         net (fo=1, routed)           0.000    20.234    dig4[1]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  dig4_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  dig4_reg[1]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.029    15.016    dig4_reg[1]
  -------------------------------------------------------------------
                         required time                         15.016    
                         arrival time                         -20.234    
  -------------------------------------------------------------------
                         slack                                 -5.218    

Slack (VIOLATED) :        -5.098ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.063ns  (logic 6.110ns (40.562%)  route 8.953ns (59.438%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.547    19.994    dig3[3]_i_11_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I4_O)        0.124    20.118 r  dig3[2]_i_1/O
                         net (fo=1, routed)           0.000    20.118    p_1_in[2]
    SLICE_X9Y77          FDRE                                         r  dig3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y77          FDRE                                         r  dig3_reg[2]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X9Y77          FDRE (Setup_fdre_C_D)        0.031    15.021    dig3_reg[2]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -20.118    
  -------------------------------------------------------------------
                         slack                                 -5.098    

Slack (VIOLATED) :        -5.078ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.040ns  (logic 6.110ns (40.624%)  route 8.930ns (59.376%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.524    19.971    dig3[3]_i_11_n_0
    SLICE_X9Y74          LUT6 (Prop_lut6_I4_O)        0.124    20.095 r  dig4[2]_i_1/O
                         net (fo=1, routed)           0.000    20.095    dig4[2]_i_1_n_0
    SLICE_X9Y74          FDRE                                         r  dig4_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X9Y74          FDRE                                         r  dig4_reg[2]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X9Y74          FDRE (Setup_fdre_C_D)        0.031    15.018    dig4_reg[2]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -20.095    
  -------------------------------------------------------------------
                         slack                                 -5.078    

Slack (VIOLATED) :        -5.041ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.073ns  (logic 6.110ns (40.536%)  route 8.963ns (59.464%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 14.833 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.557    20.004    dig3[3]_i_11_n_0
    SLICE_X7Y76          LUT6 (Prop_lut6_I0_O)        0.124    20.128 r  dig3[1]_i_1/O
                         net (fo=1, routed)           0.000    20.128    p_1_in[1]
    SLICE_X7Y76          FDRE                                         r  dig3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.492    14.833    CLK100MHZ_IBUF_BUFG
    SLICE_X7Y76          FDRE                                         r  dig3_reg[1]/C
                         clock pessimism              0.258    15.091    
                         clock uncertainty           -0.035    15.056    
    SLICE_X7Y76          FDRE (Setup_fdre_C_D)        0.031    15.087    dig3_reg[1]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -20.128    
  -------------------------------------------------------------------
                         slack                                 -5.041    

Slack (VIOLATED) :        -4.993ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.009ns  (logic 6.110ns (40.709%)  route 8.899ns (59.291%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.493    19.940    dig3[3]_i_11_n_0
    SLICE_X8Y77          LUT6 (Prop_lut6_I4_O)        0.124    20.064 r  dig4[0]_i_1/O
                         net (fo=1, routed)           0.000    20.064    dig4[0]_i_1_n_0
    SLICE_X8Y77          FDRE                                         r  dig4_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y77          FDRE                                         r  dig4_reg[0]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X8Y77          FDRE (Setup_fdre_C_D)        0.081    15.071    dig4_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -20.064    
  -------------------------------------------------------------------
                         slack                                 -4.993    

Slack (VIOLATED) :        -4.986ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig4_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.999ns  (logic 6.110ns (40.736%)  route 8.889ns (59.264%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.483    19.930    dig3[3]_i_11_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I3_O)        0.124    20.054 r  dig4[3]_i_1/O
                         net (fo=1, routed)           0.000    20.054    dig4[3]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  dig4_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  dig4_reg[3]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.081    15.068    dig4_reg[3]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -20.054    
  -------------------------------------------------------------------
                         slack                                 -4.986    

Slack (VIOLATED) :        -4.904ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.870ns  (logic 6.110ns (41.090%)  route 8.760ns (58.910%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.354    19.801    dig3[3]_i_11_n_0
    SLICE_X11Y76         LUT6 (Prop_lut6_I2_O)        0.124    19.925 r  dig3[3]_i_3/O
                         net (fo=1, routed)           0.000    19.925    p_1_in[3]
    SLICE_X11Y76         FDRE                                         r  dig3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y76         FDRE                                         r  dig3_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X11Y76         FDRE (Setup_fdre_C_D)        0.031    15.021    dig3_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.925    
  -------------------------------------------------------------------
                         slack                                 -4.904    

Slack (VIOLATED) :        -4.880ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.889ns  (logic 6.110ns (41.037%)  route 8.779ns (58.963%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.764ns = ( 14.764 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.727    19.323    dig3[3]_i_13_n_0
    SLICE_X9Y76          LUT6 (Prop_lut6_I4_O)        0.124    19.447 r  dig3[3]_i_11/O
                         net (fo=8, routed)           0.373    19.820    dig3[3]_i_11_n_0
    SLICE_X8Y75          LUT6 (Prop_lut6_I4_O)        0.124    19.944 r  dig5[0]_i_1/O
                         net (fo=1, routed)           0.000    19.944    dig5[0]_i_1_n_0
    SLICE_X8Y75          FDRE                                         r  dig5_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.423    14.764    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  dig5_reg[0]/C
                         clock pessimism              0.258    15.022    
                         clock uncertainty           -0.035    14.987    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)        0.077    15.064    dig5_reg[0]
  -------------------------------------------------------------------
                         required time                         15.064    
                         arrival time                         -19.944    
  -------------------------------------------------------------------
                         slack                                 -4.880    

Slack (VIOLATED) :        -4.837ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig5_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.803ns  (logic 6.110ns (41.276%)  route 8.693ns (58.724%))
  Logic Levels:           11  (DSP48E1=1 LUT6=10)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.767ns = ( 14.767 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.827    18.472    dig3[3]_i_20_n_0
    SLICE_X8Y76          LUT6 (Prop_lut6_I2_O)        0.124    18.596 r  dig3[3]_i_13/O
                         net (fo=10, routed)          0.374    18.970    dig3[3]_i_13_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I5_O)        0.124    19.094 r  dig4[3]_i_3/O
                         net (fo=8, routed)           0.639    19.734    dig4[3]_i_3_n_0
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.124    19.858 r  dig5[3]_i_1/O
                         net (fo=1, routed)           0.000    19.858    dig5[3]_i_1_n_0
    SLICE_X13Y77         FDRE                                         r  dig5_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.426    14.767    CLK100MHZ_IBUF_BUFG
    SLICE_X13Y77         FDRE                                         r  dig5_reg[3]/C
                         clock pessimism              0.258    15.025    
                         clock uncertainty           -0.035    14.990    
    SLICE_X13Y77         FDRE (Setup_fdre_C_D)        0.031    15.021    dig5_reg[3]
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -19.858    
  -------------------------------------------------------------------
                         slack                                 -4.837    

Slack (VIOLATED) :        -4.749ns  (required time - arrival time)
  Source:                 XLXI_7/inst/DCLK
                            (rising edge-triggered cell XADC clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dig3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        14.765ns  (logic 6.110ns (41.383%)  route 8.655ns (58.617%))
  Logic Levels:           11  (DSP48E1=1 LUT3=1 LUT6=9)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 14.769 - 10.000 ) 
    Source Clock Delay      (SCD):    5.055ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.534     5.055    XLXI_7/dclk_in
    XADC_X0Y0            XADC                                         r  XLXI_7/inst/DCLK
  -------------------------------------------------------------------    -------------------
    XADC_X0Y0            XADC (Prop_xadc_DCLK_DO[15])
                                                      1.214     6.269 r  XLXI_7/inst/DO[15]
                         net (fo=8, routed)           1.124     7.393    data[15]
    DSP48_X0Y30          DSP48E1 (Prop_dsp48e1_B[11]_P[28])
                                                      3.656    11.049 r  dig35/P[28]
                         net (fo=9, routed)           1.217    12.266    dig35_n_77
    SLICE_X15Y76         LUT6 (Prop_lut6_I1_O)        0.124    12.390 r  dig3[3]_i_58/O
                         net (fo=3, routed)           0.633    13.024    dig3[3]_i_58_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I4_O)        0.124    13.148 r  dig3[3]_i_51/O
                         net (fo=13, routed)          0.506    13.653    dig3[3]_i_51_n_0
    SLICE_X13Y75         LUT6 (Prop_lut6_I4_O)        0.124    13.777 r  dig3[3]_i_46/O
                         net (fo=7, routed)           1.023    14.801    dig3[3]_i_46_n_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I2_O)        0.124    14.925 r  dig3[3]_i_40/O
                         net (fo=13, routed)          0.715    15.640    dig3[3]_i_40_n_0
    SLICE_X10Y77         LUT6 (Prop_lut6_I4_O)        0.124    15.764 r  dig3[3]_i_33/O
                         net (fo=7, routed)           0.676    16.440    dig3[3]_i_33_n_0
    SLICE_X11Y74         LUT6 (Prop_lut6_I5_O)        0.124    16.564 r  dig4[3]_i_6/O
                         net (fo=7, routed)           0.958    17.521    dig4[3]_i_6_n_0
    SLICE_X9Y75          LUT6 (Prop_lut6_I0_O)        0.124    17.645 r  dig3[3]_i_20/O
                         net (fo=7, routed)           0.769    18.414    dig3[3]_i_20_n_0
    SLICE_X9Y78          LUT3 (Prop_lut3_I2_O)        0.124    18.538 r  dig3[3]_i_22/O
                         net (fo=1, routed)           0.574    19.112    dig3[3]_i_22_n_0
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.124    19.236 r  dig3[3]_i_10/O
                         net (fo=5, routed)           0.459    19.695    dig3[3]_i_10_n_0
    SLICE_X8Y78          LUT6 (Prop_lut6_I5_O)        0.124    19.819 r  dig3[0]_i_1/O
                         net (fo=1, routed)           0.000    19.819    p_1_in[0]
    SLICE_X8Y78          FDRE                                         r  dig3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         1.428    14.769    CLK100MHZ_IBUF_BUFG
    SLICE_X8Y78          FDRE                                         r  dig3_reg[0]/C
                         clock pessimism              0.258    15.027    
                         clock uncertainty           -0.035    14.992    
    SLICE_X8Y78          FDRE (Setup_fdre_C_D)        0.079    15.071    dig3_reg[0]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -19.819    
  -------------------------------------------------------------------
                         slack                                 -4.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 sw_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Address_in_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.041%)  route 0.179ns (55.959%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X32Y78         FDRE                                         r  sw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  sw_reg/Q
                         net (fo=2, routed)           0.179     1.754    sw_reg_n_0
    SLICE_X28Y78         FDRE                                         r  Address_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.819     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X28Y78         FDRE                                         r  Address_in_reg[3]/C
                         clock pessimism             -0.478     1.468    
    SLICE_X28Y78         FDRE (Hold_fdre_C_D)         0.070     1.538    Address_in_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.549     1.432    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  delay_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y76         FDRE (Prop_fdre_C_Q)         0.141     1.573 r  delay_reg[4]/Q
                         net (fo=2, routed)           0.119     1.693    delay_reg_n_0_[4]
    SLICE_X31Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  delay_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.801    data0[4]
    SLICE_X31Y76         FDRE                                         r  delay_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.814     1.942    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y76         FDRE                                         r  delay_reg[4]/C
                         clock pessimism             -0.510     1.432    
    SLICE_X31Y76         FDRE (Hold_fdre_C_D)         0.105     1.537    delay_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.552     1.435    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  delay_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y79         FDRE (Prop_fdre_C_Q)         0.141     1.576 r  delay_reg[16]/Q
                         net (fo=2, routed)           0.119     1.696    delay_reg_n_0_[16]
    SLICE_X31Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  delay_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.804    data0[16]
    SLICE_X31Y79         FDRE                                         r  delay_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.818     1.946    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y79         FDRE                                         r  delay_reg[16]/C
                         clock pessimism             -0.511     1.435    
    SLICE_X31Y79         FDRE (Hold_fdre_C_D)         0.105     1.540    delay_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.553     1.436    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  delay_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y80         FDRE (Prop_fdre_C_Q)         0.141     1.577 r  delay_reg[20]/Q
                         net (fo=2, routed)           0.119     1.697    delay_reg_n_0_[20]
    SLICE_X31Y80         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  delay_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.805    data0[20]
    SLICE_X31Y80         FDRE                                         r  delay_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.819     1.947    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y80         FDRE                                         r  delay_reg[20]/C
                         clock pessimism             -0.511     1.436    
    SLICE_X31Y80         FDRE (Hold_fdre_C_D)         0.105     1.541    delay_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.555     1.438    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  delay_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y82         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  delay_reg[28]/Q
                         net (fo=2, routed)           0.119     1.699    delay_reg_n_0_[28]
    SLICE_X31Y82         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.807 r  delay_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.807    data0[28]
    SLICE_X31Y82         FDRE                                         r  delay_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.821     1.949    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y82         FDRE                                         r  delay_reg[28]/C
                         clock pessimism             -0.511     1.438    
    SLICE_X31Y82         FDRE (Hold_fdre_C_D)         0.105     1.543    delay_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.554     1.437    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  delay_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y81         FDRE (Prop_fdre_C_Q)         0.141     1.578 r  delay_reg[24]/Q
                         net (fo=2, routed)           0.119     1.698    delay_reg_n_0_[24]
    SLICE_X31Y81         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.806 r  delay_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.806    data0[24]
    SLICE_X31Y81         FDRE                                         r  delay_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.820     1.948    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y81         FDRE                                         r  delay_reg[24]/C
                         clock pessimism             -0.511     1.437    
    SLICE_X31Y81         FDRE (Hold_fdre_C_D)         0.105     1.542    delay_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  delay_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y77         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  delay_reg[8]/Q
                         net (fo=2, routed)           0.119     1.695    delay_reg_n_0_[8]
    SLICE_X31Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  delay_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    data0[8]
    SLICE_X31Y77         FDRE                                         r  delay_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.816     1.944    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y77         FDRE                                         r  delay_reg[8]/C
                         clock pessimism             -0.510     1.434    
    SLICE_X31Y77         FDRE (Hold_fdre_C_D)         0.105     1.539    delay_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.551     1.434    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  delay_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y78         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  delay_reg[12]/Q
                         net (fo=2, routed)           0.119     1.695    delay_reg_n_0_[12]
    SLICE_X31Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  delay_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.803    data0[12]
    SLICE_X31Y78         FDRE                                         r  delay_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.817     1.945    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y78         FDRE                                         r  delay_reg[12]/C
                         clock pessimism             -0.511     1.434    
    SLICE_X31Y78         FDRE (Hold_fdre_C_D)         0.105     1.539    delay_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 delay_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            delay_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.950ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.556     1.439    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  delay_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y83         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  delay_reg[32]/Q
                         net (fo=2, routed)           0.119     1.700    delay_reg_n_0_[32]
    SLICE_X31Y83         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.808 r  delay_reg[32]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.808    data0[32]
    SLICE_X31Y83         FDRE                                         r  delay_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.822     1.950    CLK100MHZ_IBUF_BUFG
    SLICE_X31Y83         FDRE                                         r  delay_reg[32]/C
                         clock pessimism             -0.511     1.439    
    SLICE_X31Y83         FDRE (Hold_fdre_C_D)         0.105     1.544    delay_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 segment1/XLXI_47/clk_div_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segment1/XLXI_47/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.550     1.433    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y72         FDRE (Prop_fdre_C_Q)         0.164     1.597 r  segment1/XLXI_47/clk_div_reg/Q
                         net (fo=4, routed)           0.175     1.772    segment1/XLXI_47/CLK
    SLICE_X34Y72         LUT5 (Prop_lut5_I4_O)        0.045     1.817 r  segment1/XLXI_47/clk_div_i_1/O
                         net (fo=1, routed)           0.000     1.817    segment1/XLXI_47/clk_div_i_1_n_0
    SLICE_X34Y72         FDRE                                         r  segment1/XLXI_47/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=130, routed)         0.815     1.943    segment1/XLXI_47/CLK100MHZ_IBUF_BUFG
    SLICE_X34Y72         FDRE                                         r  segment1/XLXI_47/clk_div_reg/C
                         clock pessimism             -0.510     1.433    
    SLICE_X34Y72         FDRE (Hold_fdre_C_D)         0.120     1.553    segment1/XLXI_47/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK  n/a            4.000         10.000      6.000      XADC_X0Y0      XLXI_7/inst/DCLK
Min Period        n/a     BUFG/I     n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y78   Address_in_reg[3]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y61   LED_reg[11]/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y61   LED_reg[11]_lopt_replica/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y61   LED_reg[11]_lopt_replica_2/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y61    LED_reg[11]_lopt_replica_3/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y61    LED_reg[11]_lopt_replica_4/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X9Y61    LED_reg[11]_lopt_replica_5/C
Min Period        n/a     FDRE/C     n/a            1.000         10.000      9.000      SLICE_X28Y75   LED_reg[12]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[24]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[25]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[26]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y79   count_reg[27]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[28]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[29]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[30]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X29Y80   count_reg[31]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   delay_reg[13]/C
Low Pulse Width   Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X31Y79   delay_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y61    LED_reg[11]_lopt_replica_3/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y61    LED_reg[11]_lopt_replica_4/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X9Y61    LED_reg[11]_lopt_replica_5/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y75   LED_reg[12]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   LED_reg[13]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   LED_reg[14]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X28Y76   LED_reg[15]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X8Y61    LED_reg[5]/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X8Y61    LED_reg[5]_lopt_replica/C
High Pulse Width  Slow    FDRE/C     n/a            0.500         5.000       4.500      SLICE_X8Y61    LED_reg[5]_lopt_replica_2/C



