#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed Oct 26 21:30:25 2022
# Process ID: 6364
# Current directory: C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13500 C:\Users\ahmet\Projects\Vivado\sstu\sstu_deney_2\sstu_deney_2.xpr
# Log file: C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/vivado.log
# Journal file: C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.xpr
update_compile_order -fileset sources_1
open_run impl_1
set_max_delay -from [list [get_ports "*sw*"] [get_ports "*btn*"] ] -to [list [get_ports "*led*"] [get_ports "*cat*"] [get_ports "*an*"] [get_ports "*dp*"] ] 10.0
set_property target_constrs_file C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/constrs_1/imports/Vivado/Nexys-A7-50T-Master.xdc [current_fileset -constrset]
save_constraints -force
reset_run impl_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
close_design
close_project
open_project C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.xpr
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
synth_design -rtl -name rtl_1
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
close_design
launch_simulation
source test_bench.tcl
close_sim
close_design
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
relaunch_sim
add_bp {C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sim_1/new/test_bench.v} 41
relaunch_sim
add_bp {C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/MSI_Library.v} 55
remove_bps -file {C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sim_1/new/test_bench.v} -line 41
relaunch_sim
add_bp {C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/MSI_Library.v} 57
remove_bps -file {C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.srcs/sources_1/new/MSI_Library.v} -line 57
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
run 5 ns
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
launch_simulation
source test_bench.tcl
close_sim
close_project
open_project C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.xpr
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
close_sim
launch_simulation
source test_bench.tcl
close_sim
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
close_design
close_design
close_project
open_project C:/Users/ahmet/Projects/Vivado/sstu/sstu_deney_2/sstu_deney_2.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
close_design
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
source test_bench.tcl
close_sim
synth_design -rtl -name rtl_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
launch_simulation
source test_bench.tcl
synth_design -rtl -name rtl_1
close_design
close_sim
open_run synth_1 -name synth_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
open_run synth_1 -name synth_1
close_design
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
close_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
wait_on_run synth_1
launch_runs impl_1 -jobs 4
wait_on_run impl_1
open_run synth_1 -name synth_1
open_run impl_1
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_utilization -name utilization_1
