Analysis & Synthesis report for completeDataPath
Thu Oct 20 01:41:28 2016
Quartus Prime Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Thu Oct 20 01:41:28 2016               ;
; Quartus Prime Version              ; 16.0.0 Build 211 04/27/2016 SJ Standard Edition ;
; Revision Name                      ; completeDataPath                                ;
; Top-level Entity Name              ; completeDataPath                                ;
; Family                             ; Cyclone IV E                                    ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; completeDataPath   ; completeDataPath   ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition
    Info: Processing started: Thu Oct 20 01:41:15 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off completeDataPath -c completeDataPath
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file subtractor_16bit.vhd
    Info (12022): Found design unit 1: subtractor_16bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/subtractor_16bit.vhd Line: 15
    Info (12023): Found entity 1: subtractor_16bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/subtractor_16bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_9bit.vhd
    Info (12022): Found design unit 1: sign_extender_9bit-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_9bit.vhd Line: 14
    Info (12023): Found entity 1: sign_extender_9bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_9bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file sign_extender_6bit.vhd
    Info (12022): Found design unit 1: sign_extender_6bit-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_6bit.vhd Line: 14
    Info (12023): Found entity 1: sign_extender_6bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/sign_extender_6bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file registerbank.vhd
    Info (12022): Found design unit 1: registerBank-RB File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/registerBank.vhd Line: 21
    Info (12023): Found entity 1: registerBank File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/registerBank.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register16.vhd
    Info (12022): Found design unit 1: register16-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register16.vhd Line: 15
    Info (12023): Found entity 1: register16 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register16.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register8.vhd
    Info (12022): Found design unit 1: register8-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register8.vhd Line: 15
    Info (12023): Found entity 1: register8 File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register8.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file register_1bit.vhd
    Info (12022): Found design unit 1: register_1bit-reg File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register_1bit.vhd Line: 12
    Info (12023): Found entity 1: register_1bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/register_1bit.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file priorityencoder.vhd
    Info (12022): Found design unit 1: priority_encoder-behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/priorityencoder.vhd Line: 11
    Info (12023): Found entity 1: priority_encoder File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/priorityencoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file nand_logic.vhd
    Info (12022): Found design unit 1: nand_logic-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/nand_logic.vhd Line: 15
    Info (12023): Found entity 1: nand_logic File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/nand_logic.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file muxalu.vhd
    Info (12022): Found design unit 1: muxALU-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/muxALU.vhd Line: 13
    Info (12023): Found entity 1: muxALU File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/muxALU.vhd Line: 7
Warning (12019): Can't analyze file -- file mux_4to1_3bit.vhd is missing
Warning (12019): Can't analyze file -- file mux_3to1_16bit.vhd is missing
Warning (12019): Can't analyze file -- file mux_2to1_16bit.vhd is missing
Warning (12019): Can't analyze file -- file mux_2to1_8bit.vhd is missing
Warning (12019): Can't analyze file -- file mux_1bit.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file memory.vhd
    Info (12022): Found design unit 1: memory-SYN File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/memory.vhd Line: 56
    Info (12023): Found entity 1: memory File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/memory.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file lh.vhd
    Info (12022): Found design unit 1: LH-form File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/LH.vhd Line: 14
    Info (12023): Found entity 1: LH File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/LH.vhd Line: 8
Warning (12019): Can't analyze file -- file decoder_3to8.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file decoder.vhd
    Info (12022): Found design unit 1: decoder-Decode File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/decoder.vhd Line: 12
    Info (12023): Found entity 1: decoder File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/decoder.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file datapathcomponents.vhd
    Info (12022): Found design unit 1: datapathComponents File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/datapathComponents.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file components_rb.vhd
    Info (12022): Found design unit 1: components_RB File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/components_RB.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file completedatapath.vhd
    Info (12022): Found design unit 1: completeDataPath-dp File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd Line: 41
    Info (12023): Found entity 1: completeDataPath File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file and_gate_3input.vhd
    Info (12022): Found design unit 1: and_gate_3input-Behave File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/and_gate_3input.vhd Line: 12
    Info (12023): Found entity 1: and_gate_3input File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/and_gate_3input.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file alu_components.vhd
    Info (12022): Found design unit 1: alu_components File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_components.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file alu_combined.vhd
    Info (12022): Found design unit 1: alu_combined-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_combined.vhd Line: 21
    Info (12023): Found entity 1: alu_combined File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/alu_combined.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_16bit.vhd
    Info (12022): Found design unit 1: adder_16bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_16bit.vhd Line: 16
    Info (12023): Found entity 1: adder_16bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_16bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_4bit.vhd
    Info (12022): Found design unit 1: adder_4bit-formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_4bit.vhd Line: 16
    Info (12023): Found entity 1: adder_4bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_4bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file adder_1bit.vhd
    Info (12022): Found design unit 1: adder_1bit-Formulas File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_1bit.vhd Line: 15
    Info (12023): Found entity 1: adder_1bit File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/adder_1bit.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file counter.vhd
    Info (12022): Found design unit 1: counter-SYN File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/counter.vhd Line: 54
    Info (12023): Found entity 1: counter File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/counter.vhd Line: 43
Error (10482): VHDL error at completeDataPath.vhd(77): object "mux2" is used but not declared File: C:/Users/Ayush Agrawal/Desktop/IITB-RISC/Codes/Datapath/completeDataPath.vhd Line: 77
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 7 warnings
    Error: Peak virtual memory: 873 megabytes
    Error: Processing ended: Thu Oct 20 01:41:29 2016
    Error: Elapsed time: 00:00:14
    Error: Total CPU time (on all processors): 00:00:31


