ENOMEM	,	V_45
mbuswins_phys_base	,	V_89
sdramwins_size	,	V_92
mvebu_mbus_window_is_free	,	F_6
orion_mbus_win_offset	,	F_22
"mvebu-mbus: could not find a matching SoC family\n"	,	L_13
basereg	,	V_16
mvebu_sdram_debug_show_orion	,	F_11
inode	,	V_61
remap_hi	,	V_31
compatible	,	V_96
WIN_CTRL_SIZE_MASK	,	V_23
"marvell,coherency-fabric"	,	L_14
mvebu_devs_debug_show	,	F_20
DDR_SIZE_ENABLED	,	V_52
debugfs_sdram	,	V_84
WIN_BASE_HIGH	,	V_21
WIN_REMAP_LOW	,	V_44
single_open	,	F_19
DDR_BASE_CS_LOW_MASK	,	V_54
WIN_CTRL_ENABLE	,	V_20
of_mvebu_mbus_ids	,	V_95
mvebu_mbus_alloc_window	,	F_10
mvebu_mbus_window_conflicts	,	F_7
mbus_state	,	V_59
wend	,	V_37
size	,	V_8
"devices"	,	L_12
setup_cpu_target	,	V_98
DDR_SIZE_CS_SHIFT	,	V_57
mv78xx0_mbus_win_offset	,	F_24
"[%d] disabled\n"	,	L_1
pr_err	,	F_28
"mvebu-mbus"	,	L_10
wsize	,	V_38
ctrlreg	,	V_18
mvebu_mbus_state	,	V_3
remap	,	V_11
ENODEV	,	V_41
ctrl	,	V_33
mvebu_mbus_default_setup_cpu_target	,	F_25
MVEBU_MBUS_NO_REMAP	,	V_43
flags	,	V_78
debugfs_create_file	,	F_33
wtarget	,	V_39
mbus_dram_target_info	,	V_1
hw_io_coherency	,	V_74
attrmask	,	V_66
enabled	,	V_6
i_private	,	V_63
WIN_REMAP_LO_OFF	,	V_30
seq_printf	,	F_14
wattr	,	V_40
file	,	V_62
DDR_BASE_CS_OFF	,	F_12
num_remappable_wins	,	V_28
num_wins	,	V_35
map	,	V_58
seq	,	V_47
DDR_SIZE_CS_OFF	,	F_13
u8	,	T_3
"mvebu-mbus: cannot add window '%s', conflicts with another window\n"	,	L_9
debugfs_root	,	V_83
" (remap %016llx)\n"	,	L_6
mvebu_mbus_add_window	,	F_29
seq_file	,	V_46
i	,	V_49
remap_low	,	V_29
mbuswins_base	,	V_13
mvebu_mbus_find_window	,	F_8
remap_addr	,	V_42
cs	,	V_67
EINVAL	,	V_82
wbase	,	V_36
sizereg	,	V_51
s	,	V_79
v	,	V_48
"[%02d] %016llx - %016llx : %s"	,	L_5
w	,	V_71
__init	,	T_7
phys_addr_t	,	T_5
mvebu_sdram_debug_show	,	F_17
WIN_BASE_OFF	,	V_17
"\n"	,	L_7
WIN_CTRL_OFF	,	V_19
mbuswins_size	,	V_90
debugfs_devs	,	V_87
data	,	V_97
soc	,	V_14
MVEBU_MBUS_PCI_MEM	,	V_80
__iomem	,	T_4
mbus_attr	,	V_73
size_t	,	T_6
mvebu_mbus_debugfs_init	,	F_31
WIN_BASE_LOW	,	V_22
show_cpu_target	,	V_60
num_cs	,	V_76
u32	,	T_2
mvebu_mbus_init	,	F_34
WIN_CTRL_ATTR_MASK	,	V_26
MVEBU_MBUS_PCI_WA	,	V_81
"[%02d] disabled\n"	,	L_3
mvebu_devs_debug_open	,	F_21
S_IRUGO	,	V_85
"mvebu-mbus: unknown device '%s'\n"	,	L_8
ioremap	,	F_35
armada_370_xp_mbus_win_offset	,	F_23
"sdram"	,	L_11
wremap	,	V_64
mvebu_sdram_debug_open	,	F_18
name	,	V_65
WIN_REMAP_HI_OFF	,	V_32
mbus	,	V_4
iounmap	,	F_36
mvebu_mbus_disable_window	,	F_4
"[%d] %016llx - %016llx : cs%d\n"	,	L_2
sdramwins_phys_base	,	V_91
WIN_CTRL_TGT_MASK	,	V_24
DDR_SIZE_MASK	,	V_55
WIN_CTRL_TGT_SHIFT	,	V_25
of_id	,	V_94
WIN_CTRL_ATTR_SHIFT	,	V_27
debugfs_create_dir	,	F_32
mvebu_devs_debug_fops	,	V_88
mvebu_mbus_read_window	,	F_2
of_find_compatible_node	,	F_37
mbus_dram_target_id	,	V_68
end	,	V_34
TARGET_DDR	,	V_69
mbus_dram_window	,	V_70
devname	,	V_77
mvebu_mbus_dram_info	,	V_2
cs_index	,	V_72
of_device_id	,	V_93
attr	,	V_10
addr	,	V_12
win	,	V_5
readl	,	F_3
win_cfg_offset	,	V_15
writel	,	F_5
ATTR_HW_COHERENCY	,	V_75
mvebu_sdram_debug_show_dove	,	F_15
mvebu_mbus_dove_setup_cpu_target	,	F_26
target	,	V_9
DOVE_DDR_BASE_CS_OFF	,	F_16
mvebu_sdram_debug_fops	,	V_86
u64	,	T_1
mv_mbus_dram_info	,	F_1
mvebu_mbus_add_window_remap_flags	,	F_27
mvebu_mbus_setup_window	,	F_9
DDR_BASE_CS_HIGH_MASK	,	V_53
mvebu_mbus_del_window	,	F_30
sdramwins_base	,	V_50
DDR_SIZE_CS_MASK	,	V_56
"unknown"	,	L_4
base	,	V_7
