<profile>

<ReportVersion>
<Version>2021.1</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>zynquplus</ProductFamily>
<Part>xczu7ev-ffvf1517-3-e</Part>
<TopModelName>master_fix</TopModelName>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<FlowTarget>vivado</FlowTarget>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>no</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>7.216</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>47870</Best-caseLatency>
<Average-caseLatency>89150</Average-caseLatency>
<Worst-caseLatency>111198</Worst-caseLatency>
<Best-caseRealTimeLatency>0.479 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.891 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>1.112 ms</Worst-caseRealTimeLatency>
<Interval-min>47871</Interval-min>
<Interval-max>111199</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<VITIS_LOOP_250_1>
<TripCount>8</TripCount>
<Latency>
<range>
<min>176</min>
<max>20496</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>1760</min>
<max>204960</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>22</min>
<max>2562</max>
</range>
</IterationLatency>
<VITIS_LOOP_252_2>
<TripCount>
<range>
<min>1</min>
<max>128</max>
</range>
</TripCount>
<Latency>
<range>
<min>20</min>
<max>2560</max>
</range>
</Latency>
<AbsoluteTimeLatency>
<range>
<min>200</min>
<max>25600</max>
</range>
</AbsoluteTimeLatency>
<IterationLatency>20</IterationLatency>
<VITIS_LOOP_258_3>
<TripCount>3</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</VITIS_LOOP_258_3>
</VITIS_LOOP_252_2>
</VITIS_LOOP_250_1>
<VITIS_LOOP_270_1>
<TripCount>16</TripCount>
<Latency>2048</Latency>
<AbsoluteTimeLatency>20480</AbsoluteTimeLatency>
<IterationLatency>128</IterationLatency>
<VITIS_LOOP_272_2>
<TripCount>42</TripCount>
<Latency>126</Latency>
<AbsoluteTimeLatency>1260</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
</VITIS_LOOP_272_2>
</VITIS_LOOP_270_1>
<VITIS_LOOP_290_1>
<TripCount>16</TripCount>
<Latency>7664</Latency>
<AbsoluteTimeLatency>76640</AbsoluteTimeLatency>
<IterationLatency>479</IterationLatency>
<VITIS_LOOP_293_2>
<TripCount>14</TripCount>
<Latency>476</Latency>
<AbsoluteTimeLatency>4760</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<VITIS_LOOP_297_4>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</VITIS_LOOP_297_4>
</VITIS_LOOP_293_2>
</VITIS_LOOP_290_1>
<VITIS_LOOP_311_1>
<TripCount>4</TripCount>
<Latency>136</Latency>
<AbsoluteTimeLatency>1360</AbsoluteTimeLatency>
<IterationLatency>34</IterationLatency>
<VITIS_LOOP_314_2>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>320</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
</VITIS_LOOP_314_2>
</VITIS_LOOP_311_1>
<VITIS_LOOP_330_2>
<TripCount>4</TripCount>
<Latency>28</Latency>
<AbsoluteTimeLatency>280</AbsoluteTimeLatency>
<IterationLatency>7</IterationLatency>
</VITIS_LOOP_330_2>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>28</BRAM_18K>
<DSP>68</DSP>
<FF>8989</FF>
<LUT>11034</LUT>
<URAM>0</URAM>
</Resources>
<AvailableResources>
<BRAM_18K>624</BRAM_18K>
<DSP>1728</DSP>
<FF>460800</FF>
<LUT>230400</LUT>
<URAM>96</URAM>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>master_fix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_address1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>9</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q1</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>2</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
